INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 15:44:37 EDT 2021
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.19 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 2.17 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       add_library done; 0.25 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.45 sec.
Execute     ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute     config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.69 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     add_library done; 0.21 sec.
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.26 sec.
Execute   create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
Execute   source ./project_1/solution1/directives.tcl 
Execute     set_directive_top -name GIN_compute_one_graph GIN_compute_one_graph 
INFO: [HLS 200-1510] Running: set_directive_top -name GIN_compute_one_graph GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 206.975 MB.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command       ap_eval done; 0.29 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.32 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.06 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.19 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 2.7 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 2.87 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command       ap_eval done; 1.14 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command       ap_eval done; 1.18 sec.
WARNING: [HLS 207-5301] unused parameter 'gnn_node_mlp_1_weights_fixed': GIN_compute.cpp:262:34
WARNING: [HLS 207-5301] unused parameter 'gnn_node_mlp_1_bias_fixed': GIN_compute.cpp:262:73
WARNING: [HLS 207-5301] unused parameter 'gnn_node_mlp_2_weights_fixed': GIN_compute.cpp:263:34
WARNING: [HLS 207-5301] unused parameter 'gnn_node_mlp_2_bias_fixed': GIN_compute.cpp:263:73
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command       ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.18 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.14 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.33 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.06 sec.
Command       clang_tidy done; 2.09 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command       ap_eval done; 0.88 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command       ap_eval done; 1.97 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.35 seconds. CPU system time: 1.52 seconds. Elapsed time: 21.12 seconds; current allocated memory: 208.294 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.29 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.3 sec.
Execute       run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.21 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.21 sec.
Execute       run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.82 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:210:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'load_misc_weights(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:319:20)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:357:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_352_1'(GIN_compute.cpp:352:23) has been inferred on port 'mem' (GIN_compute.cpp:352:23)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_358_3'(GIN_compute.cpp:358:21) has been inferred on port 'mem' (GIN_compute.cpp:358:21)
INFO: [HLS 214-115] Multiple burst reads of length 51900 and bit width 32 in loop 'VITIS_LOOP_363_4'(GIN_compute.cpp:363:23) has been inferred on port 'mem' (GIN_compute.cpp:363:23)
INFO: [HLS 214-115] Multiple burst reads of length 19500 and bit width 32 in loop 'VITIS_LOOP_369_6'(GIN_compute.cpp:369:23) has been inferred on port 'mem' (GIN_compute.cpp:369:23)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_330_1'(GIN_compute.cpp:330:20) has been inferred on port 'mem' (GIN_compute.cpp:330:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_334_2'(GIN_compute.cpp:334:23) has been inferred on port 'mem' (GIN_compute.cpp:334:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_338_3'(GIN_compute.cpp:338:23) has been inferred on port 'mem' (GIN_compute.cpp:338:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:319:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.16 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.08 seconds; current allocated memory: 211.072 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.076 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 223.084 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.39 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 239.484 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_1' (GIN_compute.cpp:161) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_3' (GIN_compute.cpp:178) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (GIN_compute.cpp:51) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_2' (GIN_compute.cpp:109) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_6' (GIN_compute.cpp:135) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_1' (GIN_compute.cpp:201) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_3' (GIN_compute.cpp:217) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_320_2' (GIN_compute.cpp:320) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_297_1' (GIN_compute.cpp:297) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_1' (GIN_compute.cpp:330) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' (GIN_compute.cpp:334) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_338_3' (GIN_compute.cpp:338) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_247_2' (GIN_compute.cpp:247) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_4' (GIN_compute.cpp:253) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_352_1' (GIN_compute.cpp:352) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_358_3' (GIN_compute.cpp:358) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_364_5' (GIN_compute.cpp:364) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_370_7' (GIN_compute.cpp:370) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_297_1' (GIN_compute.cpp:297) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_128_4' (GIN_compute.cpp:128) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_299_2' (GIN_compute.cpp:298) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_1' (GIN_compute.cpp:86) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_94_2' (GIN_compute.cpp:94) in function 'MLP' completely with a factor of 300.
INFO: [XFORM 203-102] Automatically partitioning small array 'ed_feature_table_1' completely based on array size.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:110:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_out.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_out.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_weights.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ed_feature_table_1' in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'message_passing'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'node_embedding.V' in function 'compute_node_embedding'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'edge_embedding.V' in function 'compute_edge_embedding'.
INFO: [XFORM 203-102] Automatically partitioning small array 'graph_pred_bias.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'graph_pred_bias.V' in dimension 1 completely.
Command         transform done; 120.09 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 16:17:58 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.06 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         add_library done; 0.27 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.38 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.61 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       add_library done; 0.21 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.24 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.023 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.2 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.23 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.17 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.23 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.89 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.03 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.08 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.22 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.96 sec.
Command         clang_tidy done; 3.12 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.09 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.25 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.11 seconds. CPU system time: 1.45 seconds. Elapsed time: 22.05 seconds; current allocated memory: 208.465 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.24 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.25 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.17 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.81 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:210:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'load_misc_weights(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:317:20)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:355:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_350_1'(GIN_compute.cpp:350:23) has been inferred on port 'mem' (GIN_compute.cpp:350:23)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_356_3'(GIN_compute.cpp:356:21) has been inferred on port 'mem' (GIN_compute.cpp:356:21)
INFO: [HLS 214-115] Multiple burst reads of length 51900 and bit width 32 in loop 'VITIS_LOOP_361_4'(GIN_compute.cpp:361:23) has been inferred on port 'mem' (GIN_compute.cpp:361:23)
INFO: [HLS 214-115] Multiple burst reads of length 19500 and bit width 32 in loop 'VITIS_LOOP_367_6'(GIN_compute.cpp:367:23) has been inferred on port 'mem' (GIN_compute.cpp:367:23)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_328_1'(GIN_compute.cpp:328:20) has been inferred on port 'mem' (GIN_compute.cpp:328:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_332_2'(GIN_compute.cpp:332:23) has been inferred on port 'mem' (GIN_compute.cpp:332:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_336_3'(GIN_compute.cpp:336:23) has been inferred on port 'mem' (GIN_compute.cpp:336:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:317:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.11 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.94 seconds; current allocated memory: 211.005 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.009 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 223.018 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.4 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 239.419 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_1' (GIN_compute.cpp:161) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_3' (GIN_compute.cpp:178) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (GIN_compute.cpp:51) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_2' (GIN_compute.cpp:109) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_6' (GIN_compute.cpp:135) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_1' (GIN_compute.cpp:201) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_3' (GIN_compute.cpp:217) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_318_2' (GIN_compute.cpp:318) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_295_1' (GIN_compute.cpp:295) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_328_1' (GIN_compute.cpp:328) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_332_2' (GIN_compute.cpp:332) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_336_3' (GIN_compute.cpp:336) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_247_2' (GIN_compute.cpp:247) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_4' (GIN_compute.cpp:253) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_350_1' (GIN_compute.cpp:350) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_356_3' (GIN_compute.cpp:356) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_5' (GIN_compute.cpp:362) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_7' (GIN_compute.cpp:368) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_295_1' (GIN_compute.cpp:295) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_128_4' (GIN_compute.cpp:128) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_297_2' (GIN_compute.cpp:296) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_1' (GIN_compute.cpp:86) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_94_2' (GIN_compute.cpp:94) in function 'MLP' completely with a factor of 300.
INFO: [XFORM 203-102] Automatically partitioning small array 'ed_feature_table_1' completely based on array size.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:110:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_out.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_out.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_weights.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ed_feature_table_1' in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'message_passing'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'node_embedding.V' in function 'compute_node_embedding'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'edge_embedding.V' in function 'compute_edge_embedding'.
INFO: [XFORM 203-102] Automatically partitioning small array 'graph_pred_bias.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'graph_pred_bias.V' in dimension 1 completely.
Command           transform done; 122.88 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 16:26:13 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.54 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         add_library done; 0.27 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.85 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 4.11 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       add_library done; 0.25 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.29 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 207.022 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.3 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.22 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.2 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.45 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.28 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.33 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.91 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.11 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.22 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.12 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.3 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 3.06 sec.
Command         clang_tidy done; 3.24 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.26 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.25 sec.
WARNING: [HLS 207-5301] unused parameter 'layer': GIN_compute.cpp:72:101
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.42 seconds. CPU system time: 1.57 seconds. Elapsed time: 22.39 seconds; current allocated memory: 208.467 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.18 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.26 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.27 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.84 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:210:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'load_misc_weights(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:320:20)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:358:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_353_1'(GIN_compute.cpp:353:23) has been inferred on port 'mem' (GIN_compute.cpp:353:23)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_359_3'(GIN_compute.cpp:359:21) has been inferred on port 'mem' (GIN_compute.cpp:359:21)
INFO: [HLS 214-115] Multiple burst reads of length 51900 and bit width 32 in loop 'VITIS_LOOP_364_4'(GIN_compute.cpp:364:23) has been inferred on port 'mem' (GIN_compute.cpp:364:23)
INFO: [HLS 214-115] Multiple burst reads of length 19500 and bit width 32 in loop 'VITIS_LOOP_370_6'(GIN_compute.cpp:370:23) has been inferred on port 'mem' (GIN_compute.cpp:370:23)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_331_1'(GIN_compute.cpp:331:20) has been inferred on port 'mem' (GIN_compute.cpp:331:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_335_2'(GIN_compute.cpp:335:23) has been inferred on port 'mem' (GIN_compute.cpp:335:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_339_3'(GIN_compute.cpp:339:23) has been inferred on port 'mem' (GIN_compute.cpp:339:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:320:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.25 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.09 seconds; current allocated memory: 211.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.074 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 223.114 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.42 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 239.461 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_1' (GIN_compute.cpp:161) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_3' (GIN_compute.cpp:178) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_247_2' (GIN_compute.cpp:247) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_4' (GIN_compute.cpp:253) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (GIN_compute.cpp:51) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_2' (GIN_compute.cpp:109) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_6' (GIN_compute.cpp:135) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_1' (GIN_compute.cpp:201) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_3' (GIN_compute.cpp:217) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_2' (GIN_compute.cpp:321) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_1' (GIN_compute.cpp:298) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_331_1' (GIN_compute.cpp:331) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_2' (GIN_compute.cpp:335) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_339_3' (GIN_compute.cpp:339) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_1' (GIN_compute.cpp:353) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_359_3' (GIN_compute.cpp:359) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_365_5' (GIN_compute.cpp:365) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_371_7' (GIN_compute.cpp:371) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_298_1' (GIN_compute.cpp:298) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_128_4' (GIN_compute.cpp:128) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_300_2' (GIN_compute.cpp:299) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_1' (GIN_compute.cpp:86) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_94_2' (GIN_compute.cpp:94) in function 'MLP' completely with a factor of 300.
INFO: [XFORM 203-102] Automatically partitioning small array 'ed_feature_table_1' completely based on array size.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:110:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_out.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_out.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_weights.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:248:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_bias.V'  accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_weights.V'  accessed through non-constant indices on dimension 1 (GIN_compute.cpp:254:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_bias.V'  accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ed_feature_table_1' in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'message_passing'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'node_embedding.V' in function 'compute_node_embedding'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'edge_embedding.V' in function 'compute_edge_embedding'.
INFO: [XFORM 203-102] Automatically partitioning small array 'graph_pred_bias.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'graph_pred_bias.V' in dimension 1 completely.
Command           transform done; 15.59 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i32P0A.i2' into 'compute_edge_embedding' (GIN_compute.cpp:163).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.600i32P0A.i10' into 'MLP'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.300i32P0A.i9' into 'MLP' ().
INFO: [XFORM 203-11] Balancing expressions in function 'global_mean_pooling' (GIN_compute.cpp:298:54)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MLP' (aesl_mux_load.600i32P0A.i10:1)...599 expression(s) balanced.
Command           transform done; 19.43 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 34.73 seconds. CPU system time: 0.15 seconds. Elapsed time: 35.03 seconds; current allocated memory: 312.686 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (GIN_compute.cpp:47:30) in function 'message_passing'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_1' (GIN_compute.cpp:245:28) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_251_3' (GIN_compute.cpp:251:31) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_215_2' (GIN_compute.cpp:215:35) in function 'compute_node_embedding' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_214_1' (GIN_compute.cpp:214:31) in function 'compute_node_embedding'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_176_2' (GIN_compute.cpp:176:35) in function 'compute_edge_embedding' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_175_1' (GIN_compute.cpp:175:31) in function 'compute_edge_embedding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_1' (GIN_compute.cpp:108:31) in function 'MLP'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_127_3' (GIN_compute.cpp:127:31) in function 'MLP' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_134_5' (GIN_compute.cpp:134:31) in function 'MLP'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_364_4' (GIN_compute.cpp:364:31) in function 'GIN_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_370_6' (GIN_compute.cpp:370:31) in function 'GIN_compute_one_graph'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 300 on port 'mem' (GIN_compute.cpp:248:44). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 600 on port 'mem' (GIN_compute.cpp:254:44). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_weights.V.0' (GIN_compute.cpp:248:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_weights.V.0' (GIN_compute.cpp:254:44)
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:332:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr' (GIN_compute.cpp:336:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:340:22)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:303:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' (GIN_compute.cpp:137:41)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.0' (GIN_compute.cpp:110:29)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.100' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.101' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.102' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.103' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.104' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.105' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.106' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.107' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.108' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.109' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.110' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.111' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.112' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.113' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.114' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.115' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.116' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.117' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.118' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.119' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.120' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.121' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.122' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.123' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.124' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.125' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.126' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.127' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.128' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.129' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.130' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.131' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.132' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.133' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.134' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.135' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.136' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.137' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.138' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.139' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.140' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.141' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.142' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.143' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.144' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.145' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.146' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.147' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.148' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.149' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.150' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.151' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.152' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.153' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.154' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.155' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.156' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.157' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.158' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.159' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.160' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.161' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.162' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.163' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.164' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.165' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.166' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.167' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.168' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.169' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.170' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.171' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.172' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.173' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.174' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.175' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.176' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.177' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.178' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.179' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.180' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.181' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.182' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.183' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.184' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.185' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.186' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.187' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.188' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.189' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.190' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.191' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.192' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.193' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.194' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.195' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.196' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.197' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.198' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.199' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.200' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.201' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.202' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.203' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.204' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.205' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.206' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.207' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.208' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.209' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.210' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.211' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.212' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.213' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.214' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.215' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.216' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.217' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.218' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.219' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.220' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.221' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.222' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.223' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.224' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.225' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.226' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.227' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.228' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.229' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.230' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.231' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.232' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.233' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.234' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.235' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.236' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.237' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.238' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.239' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.240' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.241' 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.242' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.243' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.244' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.245' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.246' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.247' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.248' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.249' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.250' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.251' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.252' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.253' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.254' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.255' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.256' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.257' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.258' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.259' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.260' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.261' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.262' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.263' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.264' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.265' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.266' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.267' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.268' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.269' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.270' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.271' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.272' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.273' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.274' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.275' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.276' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.277' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.278' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.279' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.280' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.281' 
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 16:32:39 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.22 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.24 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         add_library done; 0.28 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.56 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.83 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       add_library done; 0.22 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 207.024 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.31 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.23 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.26 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.34 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.19 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.23 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.92 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.21 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.46 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.96 sec.
Command         clang_tidy done; 3.14 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.14 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.32 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.39 seconds. CPU system time: 1.53 seconds. Elapsed time: 22.33 seconds; current allocated memory: 208.466 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.19 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.19 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.14 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.8 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:210:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'load_misc_weights(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:317:20)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:355:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:388:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_350_1'(GIN_compute.cpp:350:23) has been inferred on port 'mem' (GIN_compute.cpp:350:23)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_356_3'(GIN_compute.cpp:356:21) has been inferred on port 'mem' (GIN_compute.cpp:356:21)
INFO: [HLS 214-115] Multiple burst reads of length 51900 and bit width 32 in loop 'VITIS_LOOP_361_4'(GIN_compute.cpp:361:23) has been inferred on port 'mem' (GIN_compute.cpp:361:23)
INFO: [HLS 214-115] Multiple burst reads of length 19500 and bit width 32 in loop 'VITIS_LOOP_367_6'(GIN_compute.cpp:367:23) has been inferred on port 'mem' (GIN_compute.cpp:367:23)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_328_1'(GIN_compute.cpp:328:20) has been inferred on port 'mem' (GIN_compute.cpp:328:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_332_2'(GIN_compute.cpp:332:23) has been inferred on port 'mem' (GIN_compute.cpp:332:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_336_3'(GIN_compute.cpp:336:23) has been inferred on port 'mem' (GIN_compute.cpp:336:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:317:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.18 seconds. CPU system time: 0.47 seconds. Elapsed time: 6.96 seconds; current allocated memory: 211.005 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.009 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.46 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 223.018 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.38 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 239.421 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_1' (GIN_compute.cpp:161) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_3' (GIN_compute.cpp:178) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (GIN_compute.cpp:51) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_2' (GIN_compute.cpp:109) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_6' (GIN_compute.cpp:135) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_1' (GIN_compute.cpp:201) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_3' (GIN_compute.cpp:217) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_318_2' (GIN_compute.cpp:318) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_295_1' (GIN_compute.cpp:295) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_328_1' (GIN_compute.cpp:328) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_332_2' (GIN_compute.cpp:332) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_336_3' (GIN_compute.cpp:336) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_247_2' (GIN_compute.cpp:247) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_4' (GIN_compute.cpp:253) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_350_1' (GIN_compute.cpp:350) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_356_3' (GIN_compute.cpp:356) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_5' (GIN_compute.cpp:362) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_7' (GIN_compute.cpp:368) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_295_1' (GIN_compute.cpp:295) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_128_4' (GIN_compute.cpp:128) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_297_2' (GIN_compute.cpp:296) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_1' (GIN_compute.cpp:86) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_94_2' (GIN_compute.cpp:94) in function 'MLP' completely with a factor of 300.
INFO: [XFORM 203-102] Automatically partitioning small array 'ed_feature_table_1' completely based on array size.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:110:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_out.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_out.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_weights.V'  accessed through non-constant indices on dimension 3 (GIN_compute.cpp:248:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_bias.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_weights.V'  accessed through non-constant indices on dimension 3, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 3 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_bias.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ed_feature_table_1' in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'message_passing'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'node_embedding.V' in function 'compute_node_embedding'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'edge_embedding.V' in function 'compute_edge_embedding'.
INFO: [XFORM 203-102] Automatically partitioning small array 'graph_pred_bias.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'graph_pred_bias.V' in dimension 1 completely.
Command           transform done; 127.26 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 16:36:24 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.32 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         add_library done; 0.27 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.66 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.94 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.25 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.31 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.024 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.29 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.22 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.1 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.3 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.16 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.2 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.9 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 1.92 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.02 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.13 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.78 sec.
Command         clang_tidy done; 2.96 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.09 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.2 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.56 seconds. CPU system time: 1.48 seconds. Elapsed time: 21.24 seconds; current allocated memory: 208.466 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.21 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.21 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.16 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.78 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'load_misc_weights(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:319:20)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:357:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_352_1'(GIN_compute.cpp:352:23) has been inferred on port 'mem' (GIN_compute.cpp:352:23)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_358_3'(GIN_compute.cpp:358:21) has been inferred on port 'mem' (GIN_compute.cpp:358:21)
INFO: [HLS 214-115] Multiple burst reads of length 51900 and bit width 32 in loop 'VITIS_LOOP_363_4'(GIN_compute.cpp:363:23) has been inferred on port 'mem' (GIN_compute.cpp:363:23)
INFO: [HLS 214-115] Multiple burst reads of length 19500 and bit width 32 in loop 'VITIS_LOOP_369_6'(GIN_compute.cpp:369:23) has been inferred on port 'mem' (GIN_compute.cpp:369:23)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_330_1'(GIN_compute.cpp:330:20) has been inferred on port 'mem' (GIN_compute.cpp:330:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_334_2'(GIN_compute.cpp:334:23) has been inferred on port 'mem' (GIN_compute.cpp:334:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_338_3'(GIN_compute.cpp:338:23) has been inferred on port 'mem' (GIN_compute.cpp:338:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:319:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.08 seconds. CPU system time: 0.47 seconds. Elapsed time: 6.88 seconds; current allocated memory: 211.005 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.009 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 223.022 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.4 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 239.423 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 16:51:56 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.41 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         add_library done; 0.25 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.71 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.96 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.23 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.024 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.3 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.15 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.28 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.35 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.18 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.25 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.86 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.12 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.12 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.1 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.21 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.78 sec.
ERROR: [HLS 214-124] use of undeclared identifier 'mlp_1_bia': GIN_compute.cpp:91
Command         clang_tidy done; error code: 2; 2.99 sec.
Command       elaborate done; error code: 2; 19.15 sec.
Command     csynth_design done; error code: 2; 19.16 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.64 seconds. CPU system time: 1.35 seconds. Elapsed time: 19.16 seconds; current allocated memory: 208.487 MB.
Command   ap_source done; error code: 1; 23.41 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 16:52:32 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 2.25 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         add_library done; 0.26 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.58 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.83 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.22 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.023 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.18 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.14 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.09 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.14 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.84 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.03 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.15 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.07 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.17 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.85 sec.
Command         clang_tidy done; 3.05 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.23 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; error code: 1; 1.17 sec.
ERROR: [HLS 207-3722] member reference base type 'WT_TYPE [600]' is not a structure or union: GIN_compute.cpp:91:31
ERROR: [HLS 207-3712] invalid operands to binary expression ('WT_TYPE *' (aka 'ap_fixed<32, 10> *') and 'af_range_ref<32, 10, true, (ap_q_mode)5U, (ap_o_mode)3U, 0>'): GIN_compute.cpp:93:53
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1345:170
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1421:77
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1421:289
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1422:78
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1422:292
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1423:79
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1423:295
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1455:139
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1455:382
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1456:148
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1456:409
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1457:138
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1457:386
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1458:139
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1458:391
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1459:151
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1459:419
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1460:152
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1460:431
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1461:149
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1461:411
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1462:150
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1462:423
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1463:150
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1463:415
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1464:151
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1464:427
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1465:154
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1465:431
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1466:155
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1466:434
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1679:174
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1679:489
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1788:168
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1788:470
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1117:1249
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1117:1525
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1118:1330
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1118:1624
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1119:1268
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1119:1549
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1120:1285
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1120:1570
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1121:1361
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1121:1662
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1122:1406
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1122:1718
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1123:1335
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1123:1630
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1124:1380
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1124:1686
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1125:1348
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1125:1646
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1126:1393
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1126:1702
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1127:1400
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1127:1710
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1128:1409
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1128:1721
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1170:169
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1219:269
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2215:1692
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2215:2061
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2216:1773
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2216:2160
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2217:1711
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2217:2085
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2218:1728
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2218:2106
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2219:1921
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2219:2341
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2220:1966
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2220:2397
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2221:1877
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2221:2287
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2222:1922
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2222:2343
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2223:1899
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2223:2314
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2224:1944
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2224:2370
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2225:1987
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2225:2422
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2226:1996
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'af_range_ref': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2226:2433
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W2, _AP_S2>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2305:244
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'ap_fixed<32, 10, AP_TRN, AP_WRAP, 0> [300]': /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2305:678
ERROR: [HLS 207-3722] member reference base type 'WT_TYPE [600]' is not a structure or union: GIN_compute.cpp:100:68
ERROR: [HLS 207-3722] member reference base type 'WT_TYPE [300]' is not a structure or union: GIN_compute.cpp:141:51
ERROR: [HLS 207-3722] member reference base type 'WT_TYPE [300]' is not a structure or union: GIN_compute.cpp:144:78
ERROR: [HLS 207-3722] member reference base type 'WT_TYPE [600]' is not a structure or union: GIN_compute.cpp:251:28
ERROR: [HLS 207-3722] member reference base type 'WT_TYPE [300]' is not a structure or union: GIN_compute.cpp:253:43
ERROR: [HLS 207-3722] member reference base type 'WT_TYPE [300]' is not a structure or union: GIN_compute.cpp:257:28
ERROR: [HLS 207-3722] member reference base type 'WT_TYPE [600]' is not a structure or union: GIN_compute.cpp:259:43
Command       elaborate done; error code: 2; 21.55 sec.
Command     csynth_design done; error code: 2; 21.56 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.83 seconds. CPU system time: 1.46 seconds. Elapsed time: 21.56 seconds; current allocated memory: 193.717 MB.
Command   ap_source done; error code: 1; 24.7 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 16:56:01 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.23 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         add_library done; 0.28 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.56 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.82 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.22 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 207.024 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.32 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.24 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.12 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.17 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.83 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 1.95 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.19 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.24 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 3.01 sec.
Command         clang_tidy done; 3.18 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.1 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; error code: 1; 1.19 sec.
ERROR: [HLS 207-3320] use of overloaded operator '*' is ambiguous (with operand types 'FM_TYPE' (aka 'ap_fixed<32, 10>') and 'ap_range_ref<160, true>'): GIN_compute.cpp:106:38
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1117:1525
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1118:1624
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1119:1549
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1120:1570
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1121:1662
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1122:1718
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1123:1630
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1124:1686
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1125:1646
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1126:1702
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1127:1710
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1128:1721
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2226:1996
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2215:1692
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2216:1773
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2217:1711
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2218:1728
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2219:1921
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2220:1966
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2221:1877
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2222:1922
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2223:1899
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2224:1944
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2225:1987
INFO: [HLS 207-4365] built-in candidate operator*(float, unsigned long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(double, unsigned long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long double, unsigned long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__float128, unsigned long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(int, unsigned long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long, unsigned long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long long, unsigned long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__int128, unsigned long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned int, unsigned long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long, unsigned long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long long, unsigned long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned __int128, unsigned long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(float, float): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(float, double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(float, long double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(float, __float128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(float, int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(float, long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(float, long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(float, __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(float, unsigned int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(float, unsigned long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(float, unsigned __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(double, float): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(double, double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(double, long double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(double, __float128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(double, int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(double, long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(double, long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(double, __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(double, unsigned int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(double, unsigned long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(double, unsigned __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long double, float): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long double, double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long double, long double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long double, __float128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long double, int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long double, long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long double, long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long double, __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long double, unsigned int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long double, unsigned long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long double, unsigned __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__float128, float): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__float128, double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__float128, long double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__float128, __float128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__float128, int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__float128, long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__float128, long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__float128, __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__float128, unsigned int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__float128, unsigned long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__float128, unsigned __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(int, float): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(int, double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(int, long double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(int, __float128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(int, int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(int, long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(int, long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(int, __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(int, unsigned int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(int, unsigned long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(int, unsigned __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long, float): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long, double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long, long double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long, __float128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long, int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long, long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long, long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long, __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long, unsigned int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long, unsigned long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long, unsigned __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long long, float): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long long, double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long long, long double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long long, __float128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long long, int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long long, long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long long, long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long long, __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long long, unsigned int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long long, unsigned long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(long long, unsigned __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__int128, float): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__int128, double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__int128, long double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__int128, __float128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__int128, int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__int128, long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__int128, long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__int128, __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__int128, unsigned int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__int128, unsigned long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(__int128, unsigned __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned int, float): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned int, double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned int, long double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned int, __float128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned int, int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned int, long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned int, long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned int, __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned int, unsigned int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned int, unsigned long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned int, unsigned __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long, float): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long, double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long, long double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long, __float128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long, int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long, long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long, long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long, __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long, unsigned int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long, unsigned long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long, unsigned __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long long, float): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long long, double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long long, long double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long long, __float128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long long, int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long long, long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long long, long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long long, __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long long, unsigned int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long long, unsigned long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned long long, unsigned __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned __int128, float): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned __int128, double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned __int128, long double): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned __int128, __float128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned __int128, int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned __int128, long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned __int128, long long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned __int128, __int128): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned __int128, unsigned int): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned __int128, unsigned long): GIN_compute.cpp:106:38
INFO: [HLS 207-4365] built-in candidate operator*(unsigned __int128, unsigned __int128): GIN_compute.cpp:106:38
ERROR: [HLS 207-3320] use of overloaded operator '+' is ambiguous (with operand types 'FM_TYPE' (aka 'ap_fixed<32, 10>') and 'ap_range_ref<160, true>'): GIN_compute.cpp:147:34
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1117:419
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1118:446
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1119:423
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1120:428
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1121:456
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1122:468
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1123:448
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1124:460
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1125:452
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1126:464
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1127:468
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1128:471
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2226:246
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2215:214
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2216:223
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2217:213
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2218:214
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2219:239
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2220:240
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2221:235
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2222:236
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2223:237
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2224:238
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2225:245
INFO: [HLS 207-4365] built-in candidate operator+(float, unsigned long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(double, unsigned long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long double, unsigned long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__float128, unsigned long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(int, unsigned long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long, unsigned long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long long, unsigned long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__int128, unsigned long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, unsigned long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, unsigned long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, unsigned long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, unsigned long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(float, float): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(float, double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(float, long double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(float, __float128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(float, int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(float, long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(float, long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(float, __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(float, unsigned int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(float, unsigned long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(float, unsigned __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(double, float): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(double, double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(double, long double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(double, __float128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(double, int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(double, long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(double, long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(double, __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(double, unsigned int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(double, unsigned long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(double, unsigned __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long double, float): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long double, double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long double, long double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long double, __float128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long double, int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long double, long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long double, long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long double, __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long double, unsigned int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long double, unsigned long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long double, unsigned __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__float128, float): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__float128, double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__float128, long double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__float128, __float128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__float128, int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__float128, long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__float128, long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__float128, __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__float128, unsigned int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__float128, unsigned long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__float128, unsigned __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(int, float): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(int, double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(int, long double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(int, __float128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(int, int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(int, long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(int, long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(int, __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(int, unsigned int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(int, unsigned long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(int, unsigned __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long, float): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long, double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long, long double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long, __float128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long, int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long, long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long, long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long, __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long, unsigned int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long, unsigned long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long, unsigned __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long long, float): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long long, double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long long, long double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long long, __float128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long long, int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long long, long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long long, long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long long, __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long long, unsigned int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long long, unsigned long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(long long, unsigned __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__int128, float): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__int128, double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__int128, long double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__int128, __float128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__int128, int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__int128, long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__int128, long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__int128, __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__int128, unsigned int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__int128, unsigned long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(__int128, unsigned __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, float): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, long double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, __float128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, unsigned int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, unsigned long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, unsigned __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, float): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, long double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, __float128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, unsigned int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, unsigned long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, unsigned __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, float): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, long double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, __float128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, unsigned int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, unsigned long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, unsigned __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, float): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, long double): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, __float128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, long long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, __int128): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, unsigned int): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, unsigned long): GIN_compute.cpp:147:34
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, unsigned __int128): GIN_compute.cpp:147:34
ERROR: [HLS 207-3320] use of overloaded operator '+' is ambiguous (with operand types 'FM_TYPE' (aka 'ap_fixed<32, 10>') and 'ap_range_ref<160, true>'): GIN_compute.cpp:150:61
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1117:419
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1118:446
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1119:423
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1120:428
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1121:456
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1122:468
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1123:448
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1124:460
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1125:452
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1126:464
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1127:468
INFO: [HLS 207-4367] candidate function [with _AP_W = 160, _AP_S = true]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1128:471
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2226:246
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2215:214
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2216:223
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2217:213
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2218:214
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2219:239
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2220:240
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2221:235
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2222:236
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2223:237
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2224:238
INFO: [HLS 207-4367] candidate function [with _AP_W = 32, _AP_I = 10, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]: /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2225:245
INFO: [HLS 207-4365] built-in candidate operator+(float, unsigned long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(double, unsigned long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long double, unsigned long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__float128, unsigned long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(int, unsigned long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long, unsigned long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long long, unsigned long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__int128, unsigned long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, unsigned long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, unsigned long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, unsigned long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, unsigned long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(float, float): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(float, double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(float, long double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(float, __float128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(float, int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(float, long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(float, long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(float, __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(float, unsigned int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(float, unsigned long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(float, unsigned __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(double, float): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(double, double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(double, long double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(double, __float128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(double, int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(double, long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(double, long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(double, __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(double, unsigned int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(double, unsigned long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(double, unsigned __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long double, float): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long double, double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long double, long double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long double, __float128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long double, int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long double, long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long double, long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long double, __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long double, unsigned int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long double, unsigned long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long double, unsigned __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__float128, float): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__float128, double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__float128, long double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__float128, __float128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__float128, int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__float128, long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__float128, long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__float128, __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__float128, unsigned int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__float128, unsigned long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__float128, unsigned __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(int, float): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(int, double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(int, long double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(int, __float128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(int, int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(int, long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(int, long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(int, __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(int, unsigned int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(int, unsigned long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(int, unsigned __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long, float): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long, double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long, long double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long, __float128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long, int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long, long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long, long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long, __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long, unsigned int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long, unsigned long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long, unsigned __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long long, float): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long long, double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long long, long double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long long, __float128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long long, int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long long, long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long long, long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long long, __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long long, unsigned int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long long, unsigned long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(long long, unsigned __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__int128, float): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__int128, double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__int128, long double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__int128, __float128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__int128, int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__int128, long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__int128, long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__int128, __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__int128, unsigned int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__int128, unsigned long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(__int128, unsigned __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, float): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, long double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, __float128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, unsigned int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, unsigned long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned int, unsigned __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, float): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, long double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, __float128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, unsigned int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, unsigned long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long, unsigned __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, float): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, long double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, __float128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, unsigned int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, unsigned long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned long long, unsigned __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, float): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, long double): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, __float128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, long long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, __int128): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, unsigned int): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, unsigned long): GIN_compute.cpp:150:61
INFO: [HLS 207-4365] built-in candidate operator+(unsigned __int128, unsigned __int128): GIN_compute.cpp:150:61
Command       elaborate done; error code: 2; 25.51 sec.
Command     csynth_design done; error code: 2; 25.52 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.69 seconds. CPU system time: 1.81 seconds. Elapsed time: 25.52 seconds; current allocated memory: 214.492 MB.
Command   ap_source done; error code: 1; 29.64 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 16:59:05 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.37 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         add_library done; 0.27 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.69 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.95 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.23 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 207.024 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.2 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.19 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.11 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.16 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.87 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.13 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.14 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.36 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.84 sec.
Command         clang_tidy done; 3.01 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.2 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.3 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.05 seconds. CPU system time: 1.43 seconds. Elapsed time: 21.56 seconds; current allocated memory: 208.482 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.13 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.24 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.25 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.91 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'load_misc_weights(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:337:20)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:375:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_370_1'(GIN_compute.cpp:370:23) has been inferred on port 'mem' (GIN_compute.cpp:370:23)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_376_3'(GIN_compute.cpp:376:21) has been inferred on port 'mem' (GIN_compute.cpp:376:21)
INFO: [HLS 214-115] Multiple burst reads of length 51900 and bit width 32 in loop 'VITIS_LOOP_381_4'(GIN_compute.cpp:381:23) has been inferred on port 'mem' (GIN_compute.cpp:381:23)
INFO: [HLS 214-115] Multiple burst reads of length 19500 and bit width 32 in loop 'VITIS_LOOP_387_6'(GIN_compute.cpp:387:23) has been inferred on port 'mem' (GIN_compute.cpp:387:23)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_348_1'(GIN_compute.cpp:348:20) has been inferred on port 'mem' (GIN_compute.cpp:348:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_352_2'(GIN_compute.cpp:352:23) has been inferred on port 'mem' (GIN_compute.cpp:352:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_356_3'(GIN_compute.cpp:356:23) has been inferred on port 'mem' (GIN_compute.cpp:356:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:337:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.28 seconds. CPU system time: 0.49 seconds. Elapsed time: 7.12 seconds; current allocated memory: 211.138 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.143 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 223.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.36 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 241.717 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_1' (GIN_compute.cpp:181) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_3' (GIN_compute.cpp:198) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (GIN_compute.cpp:57) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_2' (GIN_compute.cpp:124) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_150_6' (GIN_compute.cpp:150) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_1' (GIN_compute.cpp:221) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_3' (GIN_compute.cpp:237) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_338_2' (GIN_compute.cpp:338) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_315_1' (GIN_compute.cpp:315) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_1' (GIN_compute.cpp:348) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_352_2' (GIN_compute.cpp:352) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_356_3' (GIN_compute.cpp:356) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_267_2' (GIN_compute.cpp:267) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_273_4' (GIN_compute.cpp:273) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_370_1' (GIN_compute.cpp:370) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_3' (GIN_compute.cpp:376) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_382_5' (GIN_compute.cpp:382) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_388_7' (GIN_compute.cpp:388) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_315_1' (GIN_compute.cpp:315) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_143_4' (GIN_compute.cpp:143) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_317_2' (GIN_compute.cpp:316) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_98_1' (GIN_compute.cpp:97) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_2' (GIN_compute.cpp:108) in function 'MLP' completely with a factor of 300.
ERROR: [XFORM 203-103] Cannot partition array 'mlp_1_weights.V' : array does not have dimension 3.
Command           transform done; error code: 1; 4.16 sec.
INFO-FLOW: Error in Presyn 1: transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -interface-port-rename   -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify  -resource-proc  -clib-intrinsic-prepare -dce  -func-buffer -dce -pag -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce  -deadargelim -dce -instcombine  -ptrArgReplace -mem2reg -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -function-uniquify -directive-preproc -mem2reg -dse -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -cfgopt -instcombine  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -clean-region  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce  -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse  -duplicate-dataflow-processes -globaldce -instcombine  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -dce -global-constprop -deadargelim -mem2reg  -simplifycfg -dce   -merge-param -deadargelim   -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-internalize -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -dce -norm-name  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge  -function-inline -complex-op-raise -inst-simplify -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -check-dataflow-syntax  -legalize-stream-variable -legalize-global  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc  -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete -norm-name  /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f:
command 'transform' returned error code
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 5.12 sec.
Command       elaborate done; error code: 2; 33.82 sec.
Command     csynth_design done; error code: 2; 33.83 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28.25 seconds. CPU system time: 1.98 seconds. Elapsed time: 33.83 seconds; current allocated memory: 258.540 MB.
Command   ap_source done; error code: 1; 38.07 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 17:00:05 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 2.35 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         add_library done; 0.28 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.72 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.95 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.22 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 191.023 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.24 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.27 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.31 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.08 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.13 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.83 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.13 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.19 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.26 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.81 sec.
Command         clang_tidy done; 2.98 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.17 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.23 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.39 seconds. CPU system time: 1.39 seconds. Elapsed time: 21.87 seconds; current allocated memory: 192.465 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.25 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.27 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.09 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.1 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 1.01 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'load_misc_weights(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:337:20)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:375:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:408:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_370_1'(GIN_compute.cpp:370:23) has been inferred on port 'mem' (GIN_compute.cpp:370:23)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_376_3'(GIN_compute.cpp:376:21) has been inferred on port 'mem' (GIN_compute.cpp:376:21)
INFO: [HLS 214-115] Multiple burst reads of length 51900 and bit width 32 in loop 'VITIS_LOOP_381_4'(GIN_compute.cpp:381:23) has been inferred on port 'mem' (GIN_compute.cpp:381:23)
INFO: [HLS 214-115] Multiple burst reads of length 19500 and bit width 32 in loop 'VITIS_LOOP_387_6'(GIN_compute.cpp:387:23) has been inferred on port 'mem' (GIN_compute.cpp:387:23)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_348_1'(GIN_compute.cpp:348:20) has been inferred on port 'mem' (GIN_compute.cpp:348:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_352_2'(GIN_compute.cpp:352:23) has been inferred on port 'mem' (GIN_compute.cpp:352:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_356_3'(GIN_compute.cpp:356:23) has been inferred on port 'mem' (GIN_compute.cpp:356:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:337:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.38 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.2 seconds; current allocated memory: 195.153 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.158 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 208.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.46 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 225.741 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_1' (GIN_compute.cpp:181) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_3' (GIN_compute.cpp:198) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (GIN_compute.cpp:57) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_2' (GIN_compute.cpp:124) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_150_6' (GIN_compute.cpp:150) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_1' (GIN_compute.cpp:221) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_3' (GIN_compute.cpp:237) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_338_2' (GIN_compute.cpp:338) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_315_1' (GIN_compute.cpp:315) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_1' (GIN_compute.cpp:348) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_352_2' (GIN_compute.cpp:352) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_356_3' (GIN_compute.cpp:356) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_267_2' (GIN_compute.cpp:267) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_273_4' (GIN_compute.cpp:273) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_370_1' (GIN_compute.cpp:370) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_3' (GIN_compute.cpp:376) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_382_5' (GIN_compute.cpp:382) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_388_7' (GIN_compute.cpp:388) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_315_1' (GIN_compute.cpp:315) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_143_4' (GIN_compute.cpp:143) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_317_2' (GIN_compute.cpp:316) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_98_1' (GIN_compute.cpp:97) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_2' (GIN_compute.cpp:108) in function 'MLP' completely with a factor of 300.
INFO: [XFORM 203-102] Automatically partitioning small array 'ed_feature_table_1' completely based on array size.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:125:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_out.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_out.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_weights.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_bias.V'  accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_weights.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_bias.V'  accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ed_feature_table_1' in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'message_passing'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'node_embedding.V' in function 'compute_node_embedding'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'edge_embedding.V' in function 'compute_edge_embedding'.
INFO: [XFORM 203-102] Automatically partitioning small array 'graph_pred_bias.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'graph_pred_bias.V' in dimension 1 completely.
Command           transform done; 130.21 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 17:12:17 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.22 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         add_library done; 0.27 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.54 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.8 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.23 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.022 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.16 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.16 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.34 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.35 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.41 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.94 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.2 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.36 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.12 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 3 sec.
Command         clang_tidy done; 3.16 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.11 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.28 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.4 seconds. CPU system time: 1.54 seconds. Elapsed time: 22.28 seconds; current allocated memory: 208.465 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.66 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.67 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.31 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.31 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.17 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.89 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'load_misc_weights(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:319:20)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:357:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:390:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_352_1'(GIN_compute.cpp:352:23) has been inferred on port 'mem' (GIN_compute.cpp:352:23)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_358_3'(GIN_compute.cpp:358:21) has been inferred on port 'mem' (GIN_compute.cpp:358:21)
INFO: [HLS 214-115] Multiple burst reads of length 51900 and bit width 32 in loop 'VITIS_LOOP_363_4'(GIN_compute.cpp:363:23) has been inferred on port 'mem' (GIN_compute.cpp:363:23)
INFO: [HLS 214-115] Multiple burst reads of length 19500 and bit width 32 in loop 'VITIS_LOOP_369_6'(GIN_compute.cpp:369:23) has been inferred on port 'mem' (GIN_compute.cpp:369:23)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_330_1'(GIN_compute.cpp:330:20) has been inferred on port 'mem' (GIN_compute.cpp:330:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_334_2'(GIN_compute.cpp:334:23) has been inferred on port 'mem' (GIN_compute.cpp:334:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_338_3'(GIN_compute.cpp:338:23) has been inferred on port 'mem' (GIN_compute.cpp:338:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:319:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.7 seconds. CPU system time: 0.64 seconds. Elapsed time: 7.66 seconds; current allocated memory: 211.005 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.009 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 223.018 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.43 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 239.423 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_1' (GIN_compute.cpp:163) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (GIN_compute.cpp:180) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (GIN_compute.cpp:51) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_2' (GIN_compute.cpp:111) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_6' (GIN_compute.cpp:137) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_1' (GIN_compute.cpp:203) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_3' (GIN_compute.cpp:219) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_320_2' (GIN_compute.cpp:320) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_297_1' (GIN_compute.cpp:297) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_1' (GIN_compute.cpp:330) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' (GIN_compute.cpp:334) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_338_3' (GIN_compute.cpp:338) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_2' (GIN_compute.cpp:249) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_255_4' (GIN_compute.cpp:255) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_352_1' (GIN_compute.cpp:352) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_358_3' (GIN_compute.cpp:358) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_364_5' (GIN_compute.cpp:364) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_370_7' (GIN_compute.cpp:370) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_297_1' (GIN_compute.cpp:297) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_130_4' (GIN_compute.cpp:130) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_299_2' (GIN_compute.cpp:298) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_89_1' (GIN_compute.cpp:88) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_2' (GIN_compute.cpp:96) in function 'MLP' completely with a factor of 300.
INFO: [XFORM 203-102] Automatically partitioning small array 'ed_feature_table_1' completely based on array size.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:112:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_out.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_out.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_bias.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_bias.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ed_feature_table_1' in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_weights.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:250:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_weights.V'  accessed through non-constant indices on dimension 1 (GIN_compute.cpp:256:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'message_passing'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'node_embedding.V' in function 'compute_node_embedding'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'edge_embedding.V' in function 'compute_edge_embedding'.
INFO: [XFORM 203-102] Automatically partitioning small array 'graph_pred_bias.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'graph_pred_bias.V' in dimension 1 completely.
Command           transform done; 29.86 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i32P0A.i2' into 'compute_edge_embedding' (GIN_compute.cpp:165).
INFO: [XFORM 203-11] Balancing expressions in function 'global_mean_pooling' (GIN_compute.cpp:297:54)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MLP' (GIN_compute.cpp:93:58)...599 expression(s) balanced.
Command           transform done; 65.15 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 94.63 seconds. CPU system time: 0.24 seconds. Elapsed time: 95.04 seconds; current allocated memory: 332.526 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (GIN_compute.cpp:47:30) in function 'message_passing'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_247_1' (GIN_compute.cpp:247:28) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_253_3' (GIN_compute.cpp:253:31) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_2' (GIN_compute.cpp:217:35) in function 'compute_node_embedding' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_216_1' (GIN_compute.cpp:216:31) in function 'compute_node_embedding'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_178_2' (GIN_compute.cpp:178:35) in function 'compute_edge_embedding' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_177_1' (GIN_compute.cpp:177:31) in function 'compute_edge_embedding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_1' (GIN_compute.cpp:110:31) in function 'MLP'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_129_3' (GIN_compute.cpp:129:31) in function 'MLP' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_5' (GIN_compute.cpp:136:31) in function 'MLP'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_363_4' (GIN_compute.cpp:363:31) in function 'GIN_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_369_6' (GIN_compute.cpp:369:31) in function 'GIN_compute_one_graph'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 300 on port 'mem' (GIN_compute.cpp:250:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 600 on port 'mem' (GIN_compute.cpp:256:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_bias.V.0' (GIN_compute.cpp:248:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_bias.V.0' (GIN_compute.cpp:254:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_weights.V.0.0' (GIN_compute.cpp:250:51)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_weights.V.0.0' (GIN_compute.cpp:256:51)
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:331:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr' (GIN_compute.cpp:335:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:339:22)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:302:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' (GIN_compute.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.0' (GIN_compute.cpp:112:29)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.100' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.101' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.102' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.103' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.104' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.105' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.106' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.107' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.108' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.109' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.110' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.111' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.112' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.113' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.114' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.115' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.116' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.117' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.118' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.119' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.120' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.121' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.122' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.123' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.124' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.125' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.126' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.127' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.128' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.129' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.130' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.131' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.132' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.133' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.134' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.135' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.136' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.137' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.138' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.139' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.140' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.141' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.142' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.143' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.144' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.145' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.146' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.147' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.148' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.149' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.150' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.151' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.152' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.153' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.154' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.155' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.156' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.157' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.158' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.159' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.160' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.161' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.162' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.163' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.164' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.165' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.166' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.167' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.168' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.169' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.170' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.171' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.172' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.173' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.174' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.175' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.176' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.177' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.178' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.179' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.180' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.181' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.182' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.183' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.184' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.185' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.186' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.187' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.188' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.189' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.190' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.191' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.192' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.193' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.194' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.195' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.196' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.197' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.198' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.199' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.200' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.201' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.202' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.203' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.204' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.205' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.206' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.207' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.208' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.209' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.210' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.211' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.212' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.213' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.214' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.215' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.216' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.217' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.218' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.219' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.220' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.221' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.222' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.223' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.224' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.225' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.226' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.227' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.228' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.229' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.230' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.231' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.232' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.233' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.234' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.235' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.236' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.237' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.238' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.239' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.240' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.241' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.242' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.243' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.244' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.245' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.246' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.247' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.248' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.249' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.250' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.251' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.252' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.253' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.254' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.255' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.256' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.257' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.258' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.259' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.260' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.261' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.262' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.263' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.264' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.265' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.266' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.267' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.268' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.269' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.270' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.271' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.272' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.273' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.274' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.275' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.276' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.277' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.278' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.279' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.280' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.281' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.282' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.283' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.284' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.285' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.286' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.287' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.288' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.289' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.290' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.291' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.292' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.293' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.294' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.295' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.296' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.297' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.298' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.299' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_eps.V' (GIN_compute.cpp:353:20)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_pred_weights.V' (GIN_compute.cpp:359:34)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding_table.V' (GIN_compute.cpp:365:33)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding_table.V' (GIN_compute.cpp:371:33)
Command           transform done; 229.58 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 228.69 seconds. CPU system time: 0.34 seconds. Elapsed time: 229.59 seconds; current allocated memory: 683.944 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 325.6 sec.
Command       elaborate done; 355.56 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
Execute         ap_set_top_model GIN_compute_one_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel -topdown 
Execute         preproc_iomode -model GIN_compute_one_graph 
Execute         preproc_iomode -model global_graph_prediction 
Execute         preproc_iomode -model global_mean_pooling 
Execute         preproc_iomode -model compute_CONV_layer 
Execute         preproc_iomode -model MLP 
Execute         preproc_iomode -model message_passing 
Execute         preproc_iomode -model compute_edge_embedding 
Execute         preproc_iomode -model compute_node_embedding 
Execute         preproc_iomode -model load_graph 
Execute         preproc_iomode -model load_mlp_weights_one_layer 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_mlp_weights_one_layer load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Configuring Module : load_mlp_weights_one_layer ...
Execute         set_default_model load_mlp_weights_one_layer 
Execute         apply_spec_resource_limit load_mlp_weights_one_layer 
INFO-FLOW: Configuring Module : load_graph ...
Execute         set_default_model load_graph 
Execute         apply_spec_resource_limit load_graph 
INFO-FLOW: Configuring Module : compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         apply_spec_resource_limit compute_node_embedding 
INFO-FLOW: Configuring Module : compute_edge_embedding ...
Execute         set_default_model compute_edge_embedding 
Execute         apply_spec_resource_limit compute_edge_embedding 
INFO-FLOW: Configuring Module : message_passing ...
Execute         set_default_model message_passing 
Execute         apply_spec_resource_limit message_passing 
INFO-FLOW: Configuring Module : MLP ...
Execute         set_default_model MLP 
Execute         apply_spec_resource_limit MLP 
INFO-FLOW: Configuring Module : compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         apply_spec_resource_limit compute_CONV_layer 
INFO-FLOW: Configuring Module : global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         apply_spec_resource_limit global_mean_pooling 
INFO-FLOW: Configuring Module : global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         apply_spec_resource_limit global_graph_prediction 
INFO-FLOW: Configuring Module : GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         apply_spec_resource_limit GIN_compute_one_graph 
INFO-FLOW: Model list for preprocess: load_mlp_weights_one_layer load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Preprocessing Module: load_mlp_weights_one_layer ...
Execute         set_default_model load_mlp_weights_one_layer 
Execute         cdfg_preprocess -model load_mlp_weights_one_layer 
Command         cdfg_preprocess done; 3.86 sec.
Execute         rtl_gen_preprocess load_mlp_weights_one_layer 
INFO-FLOW: Preprocessing Module: load_graph ...
Execute         set_default_model load_graph 
Execute         cdfg_preprocess -model load_graph 
Execute         rtl_gen_preprocess load_graph 
INFO-FLOW: Preprocessing Module: compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         cdfg_preprocess -model compute_node_embedding 
Execute         rtl_gen_preprocess compute_node_embedding 
INFO-FLOW: Preprocessing Module: compute_edge_embedding ...
Execute         set_default_model compute_edge_embedding 
Execute         cdfg_preprocess -model compute_edge_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding 
INFO-FLOW: Preprocessing Module: message_passing ...
Execute         set_default_model message_passing 
Execute         cdfg_preprocess -model message_passing 
Execute         rtl_gen_preprocess message_passing 
INFO-FLOW: Preprocessing Module: MLP ...
Execute         set_default_model MLP 
Execute         cdfg_preprocess -model MLP 
Command         cdfg_preprocess done; 6.36 sec.
Execute         rtl_gen_preprocess MLP 
INFO-FLOW: Preprocessing Module: compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         cdfg_preprocess -model compute_CONV_layer 
Execute         rtl_gen_preprocess compute_CONV_layer 
INFO-FLOW: Preprocessing Module: global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         cdfg_preprocess -model global_mean_pooling 
Execute         rtl_gen_preprocess global_mean_pooling 
INFO-FLOW: Preprocessing Module: global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         cdfg_preprocess -model global_graph_prediction 
Execute         rtl_gen_preprocess global_graph_prediction 
INFO-FLOW: Preprocessing Module: GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         cdfg_preprocess -model GIN_compute_one_graph 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: load_mlp_weights_one_layer load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mlp_weights_one_layer 
Execute         schedule -model load_mlp_weights_one_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_249_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_255_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 54.97 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 65.09 seconds. CPU system time: 0.31 seconds. Elapsed time: 65.43 seconds; current allocated memory: 745.398 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 34.77 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.sched.adb -f 
Command         db_write done; 26.59 sec.
INFO-FLOW: Finish scheduling load_mlp_weights_one_layer.
Execute         set_default_model load_mlp_weights_one_layer 
Execute         bind -model load_mlp_weights_one_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.6 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 65.41 seconds. CPU system time: 0.23 seconds. Elapsed time: 65.98 seconds; current allocated memory: 804.042 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 34.5 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.bind.adb -f 
Command         db_write done; 26.32 sec.
INFO-FLOW: Finish binding load_mlp_weights_one_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_graph 
Execute         schedule -model load_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_330_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_338_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_338_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 60.17 seconds. CPU system time: 0.37 seconds. Elapsed time: 61.06 seconds; current allocated memory: 805.690 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.sched.adb -f 
INFO-FLOW: Finish scheduling load_graph.
Execute         set_default_model load_graph 
Execute         bind -model load_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 806.013 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.bind.adb -f 
INFO-FLOW: Finish binding load_graph.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_node_embedding 
Execute         schedule -model compute_node_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_204_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_219_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 806.286 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.sched.adb -f 
INFO-FLOW: Finish scheduling compute_node_embedding.
Execute         set_default_model compute_node_embedding 
Execute         bind -model compute_node_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 806.618 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.bind.adb -f 
INFO-FLOW: Finish binding compute_node_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_edge_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_edge_embedding 
Execute         schedule -model compute_edge_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_164_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 806.904 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.sched.adb -f 
INFO-FLOW: Finish scheduling compute_edge_embedding.
Execute         set_default_model compute_edge_embedding 
Execute         bind -model compute_edge_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 807.264 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.bind.adb -f 
INFO-FLOW: Finish binding compute_edge_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model message_passing 
Execute         schedule -model message_passing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_47_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 807.527 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.sched.adb -f 
INFO-FLOW: Finish scheduling message_passing.
Execute         set_default_model message_passing 
Execute         bind -model message_passing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 807.862 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.bind.adb -f 
INFO-FLOW: Finish binding message_passing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP 
Execute         schedule -model MLP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1_VITIS_LOOP_111_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_110_1_VITIS_LOOP_111_2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_130_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_5_VITIS_LOOP_137_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_136_5_VITIS_LOOP_137_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 117.98 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 117.16 seconds. CPU system time: 1.04 seconds. Elapsed time: 118.25 seconds; current allocated memory: 864.914 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 27.68 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.sched.adb -f 
Command         db_write done; 3.27 sec.
INFO-FLOW: Finish scheduling MLP.
Execute         set_default_model MLP 
Execute         bind -model MLP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 84.69 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 114.76 seconds. CPU system time: 0.43 seconds. Elapsed time: 115.65 seconds; current allocated memory: 952.768 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 34.01 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.bind.adb -f 
Command         db_write done; 3.86 sec.
INFO-FLOW: Finish binding MLP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_CONV_layer 
Execute         schedule -model compute_CONV_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 38.19 seconds. CPU system time: 0.22 seconds. Elapsed time: 39.22 seconds; current allocated memory: 958.254 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.sched.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling compute_CONV_layer.
Execute         set_default_model compute_CONV_layer 
Execute         bind -model compute_CONV_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 18.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 18.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 18.55 seconds; current allocated memory: 968.489 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.39 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.bind.adb -f 
Command         db_write done; 0.24 sec.
INFO-FLOW: Finish binding compute_CONV_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_mean_pooling 
Execute         schedule -model global_mean_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_297_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('node_embedding_V_load_2') on array 'node_embedding_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'node_embedding_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 12, loop 'VITIS_LOOP_297_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.03 seconds; current allocated memory: 968.948 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.sched.adb -f 
INFO-FLOW: Finish scheduling global_mean_pooling.
Execute         set_default_model global_mean_pooling 
Execute         bind -model global_mean_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 969.445 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.bind.adb -f 
INFO-FLOW: Finish binding global_mean_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_graph_prediction 
Execute         schedule -model global_graph_prediction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_320_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_320_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 969.579 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.sched.adb -f 
INFO-FLOW: Finish scheduling global_graph_prediction.
Execute         set_default_model global_graph_prediction 
Execute         bind -model global_graph_prediction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 969.766 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.bind.adb -f 
INFO-FLOW: Finish binding global_graph_prediction.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model GIN_compute_one_graph 
Execute         schedule -model GIN_compute_one_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln371) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_352_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_352_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_358_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_363_4_VITIS_LOOP_364_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_363_4_VITIS_LOOP_364_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_6_VITIS_LOOP_370_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_369_6_VITIS_LOOP_370_7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 971.029 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling GIN_compute_one_graph.
Execute         set_default_model GIN_compute_one_graph 
Execute         bind -model GIN_compute_one_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 53.42 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 53.63 seconds. CPU system time: 0.12 seconds. Elapsed time: 53.81 seconds; current allocated memory: 987.933 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 27.32 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding GIN_compute_one_graph.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_mlp_weights_one_layer 
Execute         rtl_gen_preprocess load_graph 
Execute         rtl_gen_preprocess compute_node_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding 
Execute         rtl_gen_preprocess message_passing 
Execute         rtl_gen_preprocess MLP 
Execute         rtl_gen_preprocess compute_CONV_layer 
Execute         rtl_gen_preprocess global_mean_pooling 
Execute         rtl_gen_preprocess global_graph_prediction 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
INFO-FLOW: Model list for RTL generation: load_mlp_weights_one_layer load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_mlp_weights_one_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'load_mlp_weights_one_layer' is 63000, found 2 HDL expressions with this fanout: ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0)), ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_10ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_19ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mlp_weights_one_layer'.
Command         create_rtl_model done; 21.5 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 48.79 seconds. CPU system time: 0.25 seconds. Elapsed time: 49.16 seconds; current allocated memory: 1.065 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mlp_weights_one_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_mlp_weights_one_layer 
Command         gen_rtl done; 0.19 sec.
Execute         gen_rtl load_mlp_weights_one_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_mlp_weights_one_layer 
Command         gen_rtl done; 0.24 sec.
Execute         syn_report -csynth -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_mlp_weights_one_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.96 sec.
Execute         syn_report -rtlxml -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_mlp_weights_one_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.48 sec.
Execute         syn_report -verbosereport -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 37.58 sec.
Execute         db_write -model load_mlp_weights_one_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.adb 
Command         db_write done; 27.28 sec.
Execute         gen_tb_info load_mlp_weights_one_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer 
Command         gen_tb_info done; 0.18 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_graph -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 68.46 seconds. CPU system time: 0.85 seconds. Elapsed time: 70.56 seconds; current allocated memory: 1.282 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_graph -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_graph 
Execute         gen_rtl load_graph -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_graph 
Execute         syn_report -csynth -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model load_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.adb 
Execute         gen_tb_info load_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_node_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_10ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.284 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_node_embedding 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_node_embedding 
Execute         syn_report -csynth -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_node_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_node_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model compute_node_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.adb 
Execute         gen_tb_info compute_node_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_edge_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_edge_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_edge_embedding'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.285 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_edge_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_edge_embedding 
Execute         gen_rtl compute_edge_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_edge_embedding 
Execute         syn_report -csynth -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_edge_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_edge_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model compute_edge_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.adb 
Execute         gen_tb_info compute_edge_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model message_passing -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_9ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_10ns_9ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.287 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl message_passing -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_message_passing 
Execute         gen_rtl message_passing -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_message_passing 
Execute         syn_report -csynth -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/message_passing_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/message_passing_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model message_passing -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.adb 
Execute         gen_tb_info message_passing -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP' is 96007 from HDL expression: (1'b1 == ap_CS_fsm_state14)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_10ns_9ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3009_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_32_1_1': 600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_60010_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
Command         create_rtl_model done; 9.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.35 seconds. CPU system time: 0.3 seconds. Elapsed time: 9.71 seconds; current allocated memory: 1.416 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.21 sec.
Execute         gen_rtl MLP -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.48 sec.
Execute         syn_report -csynth -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/MLP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 10.56 sec.
Execute         syn_report -rtlxml -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/MLP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 5.29 sec.
Execute         syn_report -verbosereport -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 39.83 sec.
Execute         db_write -model MLP -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.adb 
Command         db_write done; 9.85 sec.
Execute         gen_tb_info MLP -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP 
Command         gen_tb_info done; 0.16 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_CONV_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_CONV_layer' is 36688 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
Command         create_rtl_model done; 47.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 115.41 seconds. CPU system time: 1.51 seconds. Elapsed time: 118.67 seconds; current allocated memory: 1.779 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_CONV_layer 
Command         gen_rtl done; 0.34 sec.
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_CONV_layer 
Command         gen_rtl done; 0.12 sec.
Execute         syn_report -csynth -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_CONV_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         syn_report -rtlxml -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_CONV_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.23 sec.
Execute         db_write -model compute_CONV_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info compute_CONV_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer 
Command         gen_tb_info done; 1.41 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_mean_pooling -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.73 seconds. CPU system time: 0.18 seconds. Elapsed time: 10.47 seconds; current allocated memory: 1.810 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_mean_pooling 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_mean_pooling 
Execute         syn_report -csynth -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_mean_pooling_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_mean_pooling_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.35 sec.
Execute         db_write -model global_mean_pooling -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.adb 
Execute         gen_tb_info global_mean_pooling -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_graph_prediction -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.813 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_graph_prediction 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_graph_prediction 
Execute         syn_report -csynth -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_graph_prediction_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_graph_prediction_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model global_graph_prediction -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.adb 
Execute         gen_tb_info global_graph_prediction -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model GIN_compute_one_graph -top_prefix  -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_300' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_301' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_302' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_303' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_304' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_305' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_306' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_307' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_308' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_309' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_310' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_311' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_312' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_313' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_314' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_315' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_316' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_317' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_318' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_319' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_320' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_321' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_322' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_323' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_324' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_325' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_326' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_327' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_328' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_329' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_330' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_331' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_332' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_333' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_334' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_335' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_336' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_337' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_338' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_339' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_340' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_341' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_342' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_343' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_344' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_345' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_346' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_347' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_348' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_349' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_350' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_351' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_352' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_353' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_354' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_355' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_356' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_357' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_358' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_359' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_360' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_361' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_362' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_363' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_364' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_365' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_366' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_367' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_368' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_369' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_370' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_371' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_372' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_373' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_374' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_375' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_376' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_377' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_378' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_379' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_380' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_381' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_382' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_383' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_384' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_385' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_386' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_387' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_388' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_389' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_390' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_391' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_392' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_393' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_394' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_395' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_396' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_397' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_398' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_399' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_400' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_401' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_402' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_403' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_404' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_405' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_406' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_407' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_408' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_409' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_410' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_411' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_412' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_413' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_414' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_415' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_416' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_417' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_418' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_419' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_420' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_421' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_422' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_423' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_424' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_425' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_426' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_427' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_428' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_429' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_430' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_431' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_432' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_433' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_434' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_435' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_436' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_437' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_438' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_439' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_440' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_441' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_442' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_443' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_444' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_445' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_446' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_447' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_448' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_449' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_450' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_451' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_452' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_453' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_454' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_455' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_456' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_457' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_458' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_459' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_460' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_461' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_462' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_463' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_464' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_465' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_466' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_467' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_468' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_469' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_470' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_471' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_472' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_473' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_474' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_475' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_476' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_477' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_478' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_479' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_480' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_481' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_482' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_483' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_484' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_485' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_486' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_487' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_488' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_489' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_490' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_491' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_492' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_493' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_494' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_495' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_496' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_497' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_498' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_499' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_500' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_501' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_502' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_503' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_504' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_505' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_506' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_507' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_508' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_509' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_510' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_511' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_512' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_513' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_514' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_515' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_516' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_517' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_518' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_519' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_520' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_521' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_522' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_523' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_524' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_525' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_526' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_527' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_528' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_529' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_530' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_531' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_532' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_533' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_534' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_535' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_536' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_537' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_538' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_539' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_540' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_541' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_542' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_543' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_544' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_545' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_546' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_547' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_548' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_549' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_550' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_551' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_552' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_553' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_554' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_555' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_556' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_557' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_558' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_559' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_560' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_561' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_562' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_563' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_564' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_565' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_566' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_567' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_568' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_569' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_570' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_571' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_572' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_573' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_574' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_575' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_576' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_577' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_578' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_579' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_580' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_581' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_582' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_583' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_584' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_585' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_586' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_587' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_588' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_589' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_590' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_591' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_592' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_593' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_594' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_595' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_596' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_597' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_598' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_599' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'graph_pred_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'GIN_compute_one_graph' is 40500 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_10ns_9ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_10ns_9ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
Command         create_rtl_model done; 448.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 412.99 seconds. CPU system time: 6.45 seconds. Elapsed time: 448.69 seconds; current allocated memory: 2.017 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph 
Command         gen_rtl done; 36.75 sec.
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph 
Command         gen_rtl done; 18.34 sec.
Execute         syn_report -csynth -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 18.41 sec.
Execute         syn_report -rtlxml -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 18.1 sec.
Execute         syn_report -verbosereport -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 45.52 sec.
Execute         db_write -model GIN_compute_one_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.adb 
Command         db_write done; 18.46 sec.
Execute         gen_tb_info GIN_compute_one_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph 
Command         gen_tb_info done; 2.69 sec.
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         syn_report -designview -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml 
Command         syn_report done; 46.88 sec.
Execute         syn_report -csynthDesign -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain GIN_compute_one_graph 
INFO-FLOW: Model list for RTL component generation: load_mlp_weights_one_layer load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Handling components in module [load_mlp_weights_one_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_11ns_12_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_19ns_20_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_19ns_20_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_10ns_11_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_10ns_11_1_1
INFO-FLOW: Handling components in module [load_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO-FLOW: Handling components in module [compute_node_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_5ns_10ns_14_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_5ns_10ns_14_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_8ns_10ns_16_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_8ns_10ns_16_1_1
INFO-FLOW: Found component GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1.
INFO-FLOW: Append model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: Handling components in module [compute_edge_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_5ns_7_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_6ns_10ns_15_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_42_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_42_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_7ns_10ns_15_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_7ns_10ns_15_1_1
INFO-FLOW: Handling components in module [message_passing] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: Handling components in module [MLP] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_33s_32s_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_33s_32s_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_60010_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_60010_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_53_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_53_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_32s_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_31ns_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_3009_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_in_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: Handling components in module [compute_CONV_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_message_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: Handling components in module [global_mean_pooling] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_34ns_65_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: Handling components in module [global_graph_prediction] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO-FLOW: Handling components in module [GIN_compute_one_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1
INFO-FLOW: Found component GIN_compute_one_graph_mlp_1_bias_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_mlp_1_bias_V_0
INFO-FLOW: Found component GIN_compute_one_graph_mlp_1_weights_V_0_0.
INFO-FLOW: Append model GIN_compute_one_graph_mlp_1_weights_V_0_0
INFO-FLOW: Found component GIN_compute_one_graph_graph_pred_weights_V.
INFO-FLOW: Append model GIN_compute_one_graph_graph_pred_weights_V
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_table_V.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_table_V
INFO-FLOW: Found component GIN_compute_one_graph_edge_embedding_table_V.
INFO-FLOW: Append model GIN_compute_one_graph_edge_embedding_table_V
INFO-FLOW: Found component GIN_compute_one_graph_node_feature.
INFO-FLOW: Append model GIN_compute_one_graph_node_feature
INFO-FLOW: Found component GIN_compute_one_graph_edge_attr.
INFO-FLOW: Append model GIN_compute_one_graph_edge_attr
INFO-FLOW: Found component GIN_compute_one_graph_edge_list.
INFO-FLOW: Append model GIN_compute_one_graph_edge_list
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_graph_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_graph_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_control_s_axi.
INFO-FLOW: Append model GIN_compute_one_graph_control_s_axi
INFO-FLOW: Found component GIN_compute_one_graph_mem_m_axi.
INFO-FLOW: Append model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: Append model load_mlp_weights_one_layer
INFO-FLOW: Append model load_graph
INFO-FLOW: Append model compute_node_embedding
INFO-FLOW: Append model compute_edge_embedding
INFO-FLOW: Append model message_passing
INFO-FLOW: Append model MLP
INFO-FLOW: Append model compute_CONV_layer
INFO-FLOW: Append model global_mean_pooling
INFO-FLOW: Append model global_graph_prediction
INFO-FLOW: Append model GIN_compute_one_graph
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: GIN_compute_one_graph_mul_3ns_11ns_12_1_1 GIN_compute_one_graph_mul_3ns_19ns_20_1_1 GIN_compute_one_graph_mul_3ns_10ns_11_1_1 GIN_compute_one_graph_mul_5ns_10ns_14_1_1 GIN_compute_one_graph_mul_8ns_10ns_16_1_1 GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1 GIN_compute_one_graph_mul_3ns_5ns_7_1_1 GIN_compute_one_graph_mul_6ns_10ns_15_1_1 GIN_compute_one_graph_mux_42_32_1_1 GIN_compute_one_graph_mul_7ns_10ns_15_1_1 GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1 GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1 GIN_compute_one_graph_mul_33s_32s_54_1_1 GIN_compute_one_graph_mux_60010_32_1_1 GIN_compute_one_graph_mux_53_32_1_1 GIN_compute_one_graph_mul_32s_32s_54_1_1 GIN_compute_one_graph_mul_32s_31ns_54_1_1 GIN_compute_one_graph_mux_3009_32_1_1 GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1 GIN_compute_one_graph_MLP_mlp_in_V_0 GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V GIN_compute_one_graph_compute_CONV_layer_message_V GIN_compute_one_graph_mul_32s_34ns_65_1_1 GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1 GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1 GIN_compute_one_graph_mlp_1_bias_V_0 GIN_compute_one_graph_mlp_1_weights_V_0_0 GIN_compute_one_graph_graph_pred_weights_V GIN_compute_one_graph_node_embedding_table_V GIN_compute_one_graph_edge_embedding_table_V GIN_compute_one_graph_node_feature GIN_compute_one_graph_edge_attr GIN_compute_one_graph_edge_list GIN_compute_one_graph_node_embedding_V GIN_compute_one_graph_graph_embedding_V GIN_compute_one_graph_control_s_axi GIN_compute_one_graph_mem_m_axi load_mlp_weights_one_layer load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_19ns_20_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_10ns_11_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_5ns_10ns_14_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_8ns_10ns_16_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_42_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_7ns_10ns_15_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_33s_32s_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_60010_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_53_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mlp_1_bias_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_mlp_1_weights_V_0_0
INFO-FLOW: To file: write model GIN_compute_one_graph_graph_pred_weights_V
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_table_V
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_embedding_table_V
INFO-FLOW: To file: write model GIN_compute_one_graph_node_feature
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_attr
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_list
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_graph_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_control_s_axi
INFO-FLOW: To file: write model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: To file: write model load_mlp_weights_one_layer
INFO-FLOW: To file: write model load_graph
INFO-FLOW: To file: write model compute_node_embedding
INFO-FLOW: To file: write model compute_edge_embedding
INFO-FLOW: To file: write model message_passing
INFO-FLOW: To file: write model MLP
INFO-FLOW: To file: write model compute_CONV_layer
INFO-FLOW: To file: write model global_mean_pooling
INFO-FLOW: To file: write model global_graph_prediction
INFO-FLOW: To file: write model GIN_compute_one_graph
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): GIN_compute_one_graph
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.2 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_11ns_12_1_1_Multiplier_0'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_19ns_20_1_1_Multiplier_1'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_10ns_11_1_1_Multiplier_2'
Command         ap_source done; 0.46 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_5ns_10ns_14_1_1_Multiplier_3'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_8ns_10ns_16_1_1_Multiplier_4'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1_rom' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.42 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_5ns_7_1_1_Multiplier_5'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_6ns_10ns_15_1_1_Multiplier_6'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_7ns_10ns_15_1_1_Multiplier_7'
Command         ap_source done; 0.41 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Command         ap_source done; 0.14 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_8'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_32s_54_1_1_Multiplier_9'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_31ns_54_1_1_Multiplier_10'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_in_V_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.82 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.21 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_34ns_65_1_1_Multiplier_11'
Command         ap_source done; 0.13 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_mlp_1_bias_V_0_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_mlp_1_weights_V_0_0_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_pred_weights_V_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_attr_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 1.22 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GIN_compute_one_graph xml_exists=0
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=47 #gSsdmPorts=0
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 216.98 seconds. CPU system time: 2.46 seconds. Elapsed time: 226.35 seconds; current allocated memory: 2.159 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model GIN_compute_one_graph -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command         syn_report done; 0.13 sec.
Command       autosyn done; 1488.13 sec.
Command     csynth_design done; 1843.71 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1778.25 seconds. CPU system time: 17.96 seconds. Elapsed time: 1843.71 seconds; current allocated memory: 2.271 GB.
Execute     cleanup_all 
Command     cleanup_all done; 1.37 sec.
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 18:02:02 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.43 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         add_library done; 0.27 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.75 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.97 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.23 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 207.633 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.31 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.23 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.1 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.4 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.34 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.38 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.96 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.21 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.2 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.48 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 3.09 sec.
Command         clang_tidy done; 3.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.16 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.28 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.77 seconds. CPU system time: 1.7 seconds. Elapsed time: 22.72 seconds; current allocated memory: 209.226 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.2 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.2 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.38 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.4 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.25 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.26 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.17 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.94 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:212:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:104:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:358:22)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:319:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:391:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_353_1'(GIN_compute.cpp:353:20) has been inferred on port 'mem' (GIN_compute.cpp:353:20)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_359_3'(GIN_compute.cpp:359:21) has been inferred on port 'mem' (GIN_compute.cpp:359:21)
INFO: [HLS 214-115] Multiple burst reads of length 51900 and bit width 32 in loop 'VITIS_LOOP_364_4'(GIN_compute.cpp:364:23) has been inferred on port 'mem' (GIN_compute.cpp:364:23)
INFO: [HLS 214-115] Multiple burst reads of length 19500 and bit width 32 in loop 'VITIS_LOOP_370_6'(GIN_compute.cpp:370:23) has been inferred on port 'mem' (GIN_compute.cpp:370:23)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_330_1'(GIN_compute.cpp:330:20) has been inferred on port 'mem' (GIN_compute.cpp:330:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_334_2'(GIN_compute.cpp:334:23) has been inferred on port 'mem' (GIN_compute.cpp:334:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_338_3'(GIN_compute.cpp:338:23) has been inferred on port 'mem' (GIN_compute.cpp:338:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:319:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.19 seconds. CPU system time: 0.55 seconds. Elapsed time: 7.72 seconds; current allocated memory: 212.437 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.441 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 224.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.7 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 240.864 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_1' (GIN_compute.cpp:163) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (GIN_compute.cpp:180) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (GIN_compute.cpp:51) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_2' (GIN_compute.cpp:111) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_6' (GIN_compute.cpp:137) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_1' (GIN_compute.cpp:203) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_3' (GIN_compute.cpp:219) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_320_2' (GIN_compute.cpp:320) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_297_1' (GIN_compute.cpp:297) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_1' (GIN_compute.cpp:330) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' (GIN_compute.cpp:334) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_338_3' (GIN_compute.cpp:338) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_1' (GIN_compute.cpp:353) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_359_3' (GIN_compute.cpp:359) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_365_5' (GIN_compute.cpp:365) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_371_7' (GIN_compute.cpp:371) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_2' (GIN_compute.cpp:249) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_255_4' (GIN_compute.cpp:255) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_297_1' (GIN_compute.cpp:297) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_130_4' (GIN_compute.cpp:130) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_299_2' (GIN_compute.cpp:298) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_89_1' (GIN_compute.cpp:88) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_2' (GIN_compute.cpp:96) in function 'MLP' completely with a factor of 300.
INFO: [XFORM 203-102] Automatically partitioning small array 'ed_feature_table_1' completely based on array size.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:112:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_out.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_out.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_weights.V'  accessed through non-constant indices on dimension 3 (GIN_compute.cpp:250:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_bias.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_weights.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:256:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_bias.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ed_feature_table_1' in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'message_passing'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'node_embedding.V' in function 'compute_node_embedding'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'edge_embedding.V' in function 'compute_edge_embedding'.
INFO: [XFORM 203-102] Automatically partitioning small array 'graph_pred_bias.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'graph_pred_bias.V' in dimension 1 completely.
Command           transform done; 19.62 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i32P0A.i2' into 'compute_edge_embedding' (GIN_compute.cpp:165).
INFO: [XFORM 203-11] Balancing expressions in function 'global_mean_pooling' (GIN_compute.cpp:297:54)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MLP' (GIN_compute.cpp:93:58)...599 expression(s) balanced.
Command           transform done; 20.08 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 39.12 seconds. CPU system time: 0.21 seconds. Elapsed time: 40.01 seconds; current allocated memory: 314.822 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (GIN_compute.cpp:47:30) in function 'message_passing'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_247_1' (GIN_compute.cpp:247:28) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_253_3' (GIN_compute.cpp:253:31) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_364_4' (GIN_compute.cpp:364:31) in function 'load_misc_weights'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_370_6' (GIN_compute.cpp:370:31) in function 'load_misc_weights'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_2' (GIN_compute.cpp:217:35) in function 'compute_node_embedding' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_216_1' (GIN_compute.cpp:216:31) in function 'compute_node_embedding'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_178_2' (GIN_compute.cpp:178:35) in function 'compute_edge_embedding' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_177_1' (GIN_compute.cpp:177:31) in function 'compute_edge_embedding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_1' (GIN_compute.cpp:110:31) in function 'MLP'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_129_3' (GIN_compute.cpp:129:31) in function 'MLP' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_5' (GIN_compute.cpp:136:31) in function 'MLP'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 300 on port 'mem' (GIN_compute.cpp:250:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 600 on port 'mem' (GIN_compute.cpp:256:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_weights.V.0' (GIN_compute.cpp:250:51)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_bias.V.0' (GIN_compute.cpp:248:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_weights.V.0' (GIN_compute.cpp:256:51)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_bias.V.0' (GIN_compute.cpp:254:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_eps.V' (GIN_compute.cpp:354:20)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_pred_weights.V' (GIN_compute.cpp:360:34)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding_table.V' (GIN_compute.cpp:366:33)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding_table.V' (GIN_compute.cpp:372:33)
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:331:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr' (GIN_compute.cpp:335:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:339:22)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:302:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' (GIN_compute.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.0' (GIN_compute.cpp:112:29)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.100' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.101' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.102' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.103' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.104' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.105' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.106' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.107' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.108' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.109' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.110' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.111' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.112' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.113' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.114' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.115' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.116' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.117' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.118' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.119' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.120' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.121' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.122' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.123' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.124' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.125' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.126' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.127' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.128' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.129' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.130' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.131' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.132' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.133' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.134' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.135' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.136' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.137' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.138' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.139' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.140' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.141' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.142' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.143' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.144' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.145' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.146' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.147' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.148' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.149' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.150' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.151' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.152' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.153' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.154' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.155' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.156' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.157' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.158' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.159' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.160' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.161' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.162' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.163' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.164' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.165' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.166' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.167' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.168' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.169' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.170' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.171' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.172' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.173' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.174' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.175' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.176' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.177' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.178' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.179' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.180' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.181' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.182' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.183' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.184' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.185' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.186' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.187' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.188' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.189' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.190' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.191' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.192' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.193' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.194' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.195' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.196' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.197' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.198' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.199' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.200' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.201' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.202' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.203' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.204' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.205' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.206' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.207' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.208' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.209' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.210' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.211' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.212' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.213' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.214' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.215' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.216' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.217' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.218' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.219' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.220' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.221' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.222' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.223' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.224' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.225' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.226' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.227' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.228' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.229' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.230' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.231' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.232' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.233' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.234' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.235' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.236' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.237' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.238' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.239' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.240' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.241' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.242' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.243' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.244' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.245' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.246' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.247' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.248' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.249' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.250' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.251' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.252' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.253' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.254' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.255' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.256' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.257' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.258' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.259' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.260' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.261' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.262' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.263' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.264' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.265' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.266' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.267' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.268' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.269' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.270' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.271' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.272' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.273' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.274' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.275' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.276' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.277' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.278' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.279' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.280' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.281' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.282' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.283' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.284' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.285' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.286' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.287' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.288' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.289' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.290' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.291' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.292' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.293' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.294' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.295' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.296' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.297' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.298' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.299' 
Command           transform done; 76.23 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 75.12 seconds. CPU system time: 0.33 seconds. Elapsed time: 76.24 seconds; current allocated memory: 587.010 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 117.53 sec.
Command       elaborate done; 148.03 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
Execute         ap_set_top_model GIN_compute_one_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel -topdown 
Execute         preproc_iomode -model GIN_compute_one_graph 
Execute         preproc_iomode -model global_graph_prediction 
Execute         preproc_iomode -model global_mean_pooling 
Execute         preproc_iomode -model compute_CONV_layer 
Execute         preproc_iomode -model MLP 
Execute         preproc_iomode -model message_passing 
Execute         preproc_iomode -model compute_edge_embedding 
Execute         preproc_iomode -model compute_node_embedding 
Execute         preproc_iomode -model load_graph 
Execute         preproc_iomode -model load_misc_weights 
Execute         preproc_iomode -model load_mlp_weights_one_layer 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Configuring Module : load_mlp_weights_one_layer ...
Execute         set_default_model load_mlp_weights_one_layer 
Execute         apply_spec_resource_limit load_mlp_weights_one_layer 
INFO-FLOW: Configuring Module : load_misc_weights ...
Execute         set_default_model load_misc_weights 
Execute         apply_spec_resource_limit load_misc_weights 
INFO-FLOW: Configuring Module : load_graph ...
Execute         set_default_model load_graph 
Execute         apply_spec_resource_limit load_graph 
INFO-FLOW: Configuring Module : compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         apply_spec_resource_limit compute_node_embedding 
INFO-FLOW: Configuring Module : compute_edge_embedding ...
Execute         set_default_model compute_edge_embedding 
Execute         apply_spec_resource_limit compute_edge_embedding 
INFO-FLOW: Configuring Module : message_passing ...
Execute         set_default_model message_passing 
Execute         apply_spec_resource_limit message_passing 
INFO-FLOW: Configuring Module : MLP ...
Execute         set_default_model MLP 
Execute         apply_spec_resource_limit MLP 
INFO-FLOW: Configuring Module : compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         apply_spec_resource_limit compute_CONV_layer 
INFO-FLOW: Configuring Module : global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         apply_spec_resource_limit global_mean_pooling 
INFO-FLOW: Configuring Module : global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         apply_spec_resource_limit global_graph_prediction 
INFO-FLOW: Configuring Module : GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         apply_spec_resource_limit GIN_compute_one_graph 
INFO-FLOW: Model list for preprocess: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Preprocessing Module: load_mlp_weights_one_layer ...
Execute         set_default_model load_mlp_weights_one_layer 
Execute         cdfg_preprocess -model load_mlp_weights_one_layer 
Command         cdfg_preprocess done; 0.72 sec.
Execute         rtl_gen_preprocess load_mlp_weights_one_layer 
INFO-FLOW: Preprocessing Module: load_misc_weights ...
Execute         set_default_model load_misc_weights 
Execute         cdfg_preprocess -model load_misc_weights 
Execute         rtl_gen_preprocess load_misc_weights 
INFO-FLOW: Preprocessing Module: load_graph ...
Execute         set_default_model load_graph 
Execute         cdfg_preprocess -model load_graph 
Execute         rtl_gen_preprocess load_graph 
INFO-FLOW: Preprocessing Module: compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         cdfg_preprocess -model compute_node_embedding 
Execute         rtl_gen_preprocess compute_node_embedding 
INFO-FLOW: Preprocessing Module: compute_edge_embedding ...
Execute         set_default_model compute_edge_embedding 
Execute         cdfg_preprocess -model compute_edge_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding 
INFO-FLOW: Preprocessing Module: message_passing ...
Execute         set_default_model message_passing 
Execute         cdfg_preprocess -model message_passing 
Execute         rtl_gen_preprocess message_passing 
INFO-FLOW: Preprocessing Module: MLP ...
Execute         set_default_model MLP 
Execute         cdfg_preprocess -model MLP 
Command         cdfg_preprocess done; 1.55 sec.
Execute         rtl_gen_preprocess MLP 
INFO-FLOW: Preprocessing Module: compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         cdfg_preprocess -model compute_CONV_layer 
Execute         rtl_gen_preprocess compute_CONV_layer 
INFO-FLOW: Preprocessing Module: global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         cdfg_preprocess -model global_mean_pooling 
Execute         rtl_gen_preprocess global_mean_pooling 
INFO-FLOW: Preprocessing Module: global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         cdfg_preprocess -model global_graph_prediction 
Execute         rtl_gen_preprocess global_graph_prediction 
INFO-FLOW: Preprocessing Module: GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         cdfg_preprocess -model GIN_compute_one_graph 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mlp_weights_one_layer 
Execute         schedule -model load_mlp_weights_one_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_249_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_255_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 14.82 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 17.26 seconds; current allocated memory: 616.298 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 8.15 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.sched.adb -f 
Command         db_write done; 4.81 sec.
INFO-FLOW: Finish scheduling load_mlp_weights_one_layer.
Execute         set_default_model load_mlp_weights_one_layer 
Execute         bind -model load_mlp_weights_one_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.84 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 14.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.8 seconds; current allocated memory: 644.172 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.95 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.bind.adb -f 
Command         db_write done; 4.9 sec.
INFO-FLOW: Finish binding load_mlp_weights_one_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_misc_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_misc_weights 
Execute         schedule -model load_misc_weights 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln372) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_353_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_353_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_359_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_4_VITIS_LOOP_365_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_364_4_VITIS_LOOP_365_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_370_6_VITIS_LOOP_371_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_370_6_VITIS_LOOP_371_7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 13.21 seconds; current allocated memory: 645.268 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.sched.adb -f 
INFO-FLOW: Finish scheduling load_misc_weights.
Execute         set_default_model load_misc_weights 
Execute         bind -model load_misc_weights 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 645.888 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.bind.adb -f 
INFO-FLOW: Finish binding load_misc_weights.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_graph 
Execute         schedule -model load_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_330_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_338_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_338_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 646.124 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.sched.adb -f 
INFO-FLOW: Finish scheduling load_graph.
Execute         set_default_model load_graph 
Execute         bind -model load_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 646.443 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.bind.adb -f 
INFO-FLOW: Finish binding load_graph.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_node_embedding 
Execute         schedule -model compute_node_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_204_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_219_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 646.722 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.sched.adb -f 
INFO-FLOW: Finish scheduling compute_node_embedding.
Execute         set_default_model compute_node_embedding 
Execute         bind -model compute_node_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 647.048 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.bind.adb -f 
INFO-FLOW: Finish binding compute_node_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_edge_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_edge_embedding 
Execute         schedule -model compute_edge_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_164_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 647.396 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.sched.adb -f 
INFO-FLOW: Finish scheduling compute_edge_embedding.
Execute         set_default_model compute_edge_embedding 
Execute         bind -model compute_edge_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 647.748 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.bind.adb -f 
INFO-FLOW: Finish binding compute_edge_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model message_passing 
Execute         schedule -model message_passing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_47_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 648.012 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.sched.adb -f 
INFO-FLOW: Finish scheduling message_passing.
Execute         set_default_model message_passing 
Execute         bind -model message_passing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 648.345 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.bind.adb -f 
INFO-FLOW: Finish binding message_passing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP 
Execute         schedule -model MLP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1_VITIS_LOOP_111_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_110_1_VITIS_LOOP_111_2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_130_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_5_VITIS_LOOP_137_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_136_5_VITIS_LOOP_137_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 75.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 74.51 seconds. CPU system time: 0.95 seconds. Elapsed time: 75.5 seconds; current allocated memory: 683.911 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 15.47 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.sched.adb -f 
Command         db_write done; 2.29 sec.
INFO-FLOW: Finish scheduling MLP.
Execute         set_default_model MLP 
Execute         bind -model MLP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 19.89 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 37.24 seconds. CPU system time: 0.12 seconds. Elapsed time: 37.66 seconds; current allocated memory: 736.522 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 21.12 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.bind.adb -f 
Command         db_write done; 2.48 sec.
INFO-FLOW: Finish binding MLP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_CONV_layer 
Execute         schedule -model compute_CONV_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.48 seconds. CPU system time: 0.09 seconds. Elapsed time: 23.97 seconds; current allocated memory: 739.406 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.sched.adb -f 
INFO-FLOW: Finish scheduling compute_CONV_layer.
Execute         set_default_model compute_CONV_layer 
Execute         bind -model compute_CONV_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 11.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.39 seconds; current allocated memory: 744.365 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 5.93 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding compute_CONV_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_mean_pooling 
Execute         schedule -model global_mean_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_297_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('node_embedding_V_load_2') on array 'node_embedding_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'node_embedding_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 12, loop 'VITIS_LOOP_297_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.39 seconds. CPU system time: 0 seconds. Elapsed time: 6.45 seconds; current allocated memory: 744.802 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.sched.adb -f 
INFO-FLOW: Finish scheduling global_mean_pooling.
Execute         set_default_model global_mean_pooling 
Execute         bind -model global_mean_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 745.319 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.bind.adb -f 
INFO-FLOW: Finish binding global_mean_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_graph_prediction 
Execute         schedule -model global_graph_prediction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_320_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_320_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 745.484 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.sched.adb -f 
INFO-FLOW: Finish scheduling global_graph_prediction.
Execute         set_default_model global_graph_prediction 
Execute         bind -model global_graph_prediction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 745.679 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.bind.adb -f 
INFO-FLOW: Finish binding global_graph_prediction.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model GIN_compute_one_graph 
Execute         schedule -model GIN_compute_one_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 746.194 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.sched.adb -f 
INFO-FLOW: Finish scheduling GIN_compute_one_graph.
Execute         set_default_model GIN_compute_one_graph 
Execute         bind -model GIN_compute_one_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 28.83 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 28.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 28.95 seconds; current allocated memory: 753.895 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 15.66 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.bind.adb -f 
INFO-FLOW: Finish binding GIN_compute_one_graph.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_mlp_weights_one_layer 
Execute         rtl_gen_preprocess load_misc_weights 
Execute         rtl_gen_preprocess load_graph 
Execute         rtl_gen_preprocess compute_node_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding 
Execute         rtl_gen_preprocess message_passing 
Execute         rtl_gen_preprocess MLP 
Execute         rtl_gen_preprocess compute_CONV_layer 
Execute         rtl_gen_preprocess global_mean_pooling 
Execute         rtl_gen_preprocess global_graph_prediction 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
INFO-FLOW: Model list for RTL generation: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_mlp_weights_one_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'load_mlp_weights_one_layer' is 25263 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_10ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_19ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mlp_weights_one_layer'.
Command         create_rtl_model done; 5.05 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 20.9 seconds; current allocated memory: 795.606 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mlp_weights_one_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_mlp_weights_one_layer 
Execute         gen_rtl load_mlp_weights_one_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_mlp_weights_one_layer 
Execute         syn_report -csynth -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_mlp_weights_one_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.42 sec.
Execute         syn_report -rtlxml -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_mlp_weights_one_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         syn_report -verbosereport -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 8.34 sec.
Execute         db_write -model load_mlp_weights_one_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.adb 
Command         db_write done; 5.25 sec.
Execute         gen_tb_info load_mlp_weights_one_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_misc_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_misc_weights -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_10ns_9ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_10ns_9ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_misc_weights'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.28 seconds. CPU system time: 0.21 seconds. Elapsed time: 16.05 seconds; current allocated memory: 885.367 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_misc_weights -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_misc_weights 
Execute         gen_rtl load_misc_weights -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_misc_weights 
Execute         syn_report -csynth -model load_misc_weights -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_misc_weights_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model load_misc_weights -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_misc_weights_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_misc_weights -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model load_misc_weights -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.adb 
Execute         gen_tb_info load_misc_weights -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_graph -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 888.103 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_graph -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_graph 
Execute         gen_rtl load_graph -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_graph 
Execute         syn_report -csynth -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model load_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.adb 
Execute         gen_tb_info load_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_node_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_10ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 889.882 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_node_embedding 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_node_embedding 
Execute         syn_report -csynth -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_node_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_node_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model compute_node_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.adb 
Execute         gen_tb_info compute_node_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_edge_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_edge_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_edge_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 891.922 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_edge_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_edge_embedding 
Execute         gen_rtl compute_edge_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_edge_embedding 
Execute         syn_report -csynth -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_edge_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_edge_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model compute_edge_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.adb 
Execute         gen_tb_info compute_edge_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model message_passing -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_9ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_10ns_9ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 894.022 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl message_passing -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_message_passing 
Execute         gen_rtl message_passing -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_message_passing 
Execute         syn_report -csynth -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/message_passing_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/message_passing_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model message_passing -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.adb 
Execute         gen_tb_info message_passing -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP' is 32407 from HDL expression: (1'b1 == ap_CS_fsm_state14)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_10ns_9ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3009_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_60010_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
Command         create_rtl_model done; 6.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.23 seconds. CPU system time: 0.18 seconds. Elapsed time: 6.55 seconds; current allocated memory: 977.203 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.21 sec.
Execute         gen_rtl MLP -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.17 sec.
Execute         syn_report -csynth -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/MLP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 10.2 sec.
Execute         syn_report -rtlxml -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/MLP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 4.88 sec.
Execute         syn_report -verbosereport -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 27 sec.
Execute         db_write -model MLP -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.adb 
Command         db_write done; 7.68 sec.
Execute         gen_tb_info MLP -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP 
Command         gen_tb_info done; 0.11 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_CONV_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_CONV_layer' is 11488 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
Command         create_rtl_model done; 6.87 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 58.27 seconds. CPU system time: 0.68 seconds. Elapsed time: 60.4 seconds; current allocated memory: 1.165 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_CONV_layer 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_CONV_layer 
Execute         syn_report -csynth -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_CONV_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_CONV_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.27 sec.
Execute         db_write -model compute_CONV_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info compute_CONV_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer 
Command         gen_tb_info done; 0.36 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_mean_pooling -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.57 seconds; current allocated memory: 1.178 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_mean_pooling 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_mean_pooling 
Execute         syn_report -csynth -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_mean_pooling_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_mean_pooling_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.4 sec.
Execute         db_write -model global_mean_pooling -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.adb 
Execute         gen_tb_info global_mean_pooling -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_graph_prediction -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.180 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_graph_prediction 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_graph_prediction 
Execute         syn_report -csynth -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_graph_prediction_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_graph_prediction_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model global_graph_prediction -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.adb 
Execute         gen_tb_info global_graph_prediction -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model GIN_compute_one_graph -top_prefix  -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_300' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_301' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_302' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_303' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_304' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_305' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_306' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_307' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_308' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_309' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_310' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_311' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_312' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_313' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_314' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_315' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_316' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_317' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_318' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_319' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_320' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_321' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_322' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_323' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_324' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_325' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_326' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_327' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_328' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_329' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_330' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_331' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_332' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_333' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_334' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_335' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_336' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_337' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_338' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_339' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_340' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_341' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_342' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_343' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_344' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_345' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_346' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_347' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_348' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_349' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_350' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_351' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_352' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_353' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_354' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_355' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_356' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_357' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_358' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_359' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_360' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_361' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_362' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_363' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_364' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_365' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_366' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_367' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_368' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_369' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_370' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_371' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_372' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_373' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_374' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_375' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_376' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_377' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_378' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_379' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_380' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_381' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_382' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_383' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_384' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_385' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_386' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_387' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_388' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_389' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_390' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_391' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_392' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_393' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_394' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_395' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_396' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_397' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_398' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_399' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_400' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_401' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_402' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_403' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_404' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_405' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_406' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_407' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_408' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_409' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_410' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_411' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_412' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_413' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_414' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_415' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_416' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_417' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_418' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_419' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_420' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_421' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_422' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_423' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_424' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_425' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_426' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_427' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_428' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_429' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_430' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_431' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_432' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_433' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_434' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_435' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_436' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_437' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_438' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_439' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_440' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_441' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_442' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_443' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_444' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_445' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_446' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_447' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_448' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_449' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_450' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_451' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_452' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_453' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_454' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_455' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_456' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_457' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_458' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_459' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_460' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_461' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_462' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_463' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_464' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_465' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_466' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_467' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_468' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_469' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_470' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_471' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_472' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_473' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_474' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_475' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_476' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_477' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_478' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_479' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_480' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_481' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_482' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_483' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_484' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_485' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_486' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_487' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_488' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_489' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_490' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_491' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_492' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_493' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_494' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_495' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_496' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_497' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_498' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_499' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_500' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_501' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_502' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_503' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_504' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_505' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_506' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_507' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_508' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_509' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_510' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_511' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_512' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_513' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_514' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_515' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_516' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_517' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_518' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_519' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_520' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_521' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_522' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_523' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_524' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_525' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_526' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_527' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_528' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_529' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_530' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_531' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_532' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_533' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_534' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_535' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_536' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_537' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_538' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_539' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_540' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_541' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_542' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_543' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_544' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_545' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_546' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_547' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_548' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_549' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_550' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_551' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_552' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_553' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_554' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_555' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_556' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_557' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_558' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_559' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_560' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_561' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_562' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_563' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_564' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_565' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_566' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_567' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_568' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_569' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_570' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_571' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_572' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_573' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_574' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_575' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_576' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_577' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_578' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_579' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_580' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_581' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_582' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_583' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_584' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_585' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_586' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_587' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_588' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_589' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_590' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_591' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_592' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_593' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_594' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_595' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_596' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_597' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_598' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_599' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'graph_pred_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'GIN_compute_one_graph' is 12900 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
Command         create_rtl_model done; 101.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 90.42 seconds. CPU system time: 1.08 seconds. Elapsed time: 101.64 seconds; current allocated memory: 1.266 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph 
Command         gen_rtl done; 20.08 sec.
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph 
Command         gen_rtl done; 7.38 sec.
Execute         syn_report -csynth -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.11 sec.
Execute         syn_report -rtlxml -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 7.16 sec.
Execute         syn_report -verbosereport -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 23.53 sec.
Execute         db_write -model GIN_compute_one_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.adb 
Command         db_write done; 8.09 sec.
Execute         gen_tb_info GIN_compute_one_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph 
Command         gen_tb_info done; 0.49 sec.
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         syn_report -designview -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml 
Command         syn_report done; 25.27 sec.
Execute         syn_report -csynthDesign -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain GIN_compute_one_graph 
INFO-FLOW: Model list for RTL component generation: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Handling components in module [load_mlp_weights_one_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_11ns_12_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_19ns_20_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_19ns_20_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_10ns_11_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_10ns_11_1_1
INFO-FLOW: Handling components in module [load_misc_weights] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1
INFO-FLOW: Handling components in module [load_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO-FLOW: Handling components in module [compute_node_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_5ns_10ns_14_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_5ns_10ns_14_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_8ns_10ns_16_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_8ns_10ns_16_1_1
INFO-FLOW: Found component GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1.
INFO-FLOW: Append model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: Handling components in module [compute_edge_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_5ns_7_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_6ns_10ns_15_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_42_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_42_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_7ns_10ns_15_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_7ns_10ns_15_1_1
INFO-FLOW: Handling components in module [message_passing] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: Handling components in module [MLP] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_33s_32s_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_33s_32s_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_60010_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_60010_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_32s_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_31ns_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_3009_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_in_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: Handling components in module [compute_CONV_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_message_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: Handling components in module [global_mean_pooling] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_34ns_65_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: Handling components in module [global_graph_prediction] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO-FLOW: Handling components in module [GIN_compute_one_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mlp_1_weights_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_mlp_1_weights_V_0
INFO-FLOW: Found component GIN_compute_one_graph_mlp_1_bias_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_mlp_1_bias_V_0
INFO-FLOW: Found component GIN_compute_one_graph_graph_pred_weights_V.
INFO-FLOW: Append model GIN_compute_one_graph_graph_pred_weights_V
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_table_V.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_table_V
INFO-FLOW: Found component GIN_compute_one_graph_edge_embedding_table_V.
INFO-FLOW: Append model GIN_compute_one_graph_edge_embedding_table_V
INFO-FLOW: Found component GIN_compute_one_graph_node_feature.
INFO-FLOW: Append model GIN_compute_one_graph_node_feature
INFO-FLOW: Found component GIN_compute_one_graph_edge_attr.
INFO-FLOW: Append model GIN_compute_one_graph_edge_attr
INFO-FLOW: Found component GIN_compute_one_graph_edge_list.
INFO-FLOW: Append model GIN_compute_one_graph_edge_list
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_graph_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_graph_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_control_s_axi.
INFO-FLOW: Append model GIN_compute_one_graph_control_s_axi
INFO-FLOW: Found component GIN_compute_one_graph_mem_m_axi.
INFO-FLOW: Append model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: Append model load_mlp_weights_one_layer
INFO-FLOW: Append model load_misc_weights
INFO-FLOW: Append model load_graph
INFO-FLOW: Append model compute_node_embedding
INFO-FLOW: Append model compute_edge_embedding
INFO-FLOW: Append model message_passing
INFO-FLOW: Append model MLP
INFO-FLOW: Append model compute_CONV_layer
INFO-FLOW: Append model global_mean_pooling
INFO-FLOW: Append model global_graph_prediction
INFO-FLOW: Append model GIN_compute_one_graph
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: GIN_compute_one_graph_mul_3ns_11ns_12_1_1 GIN_compute_one_graph_mul_3ns_19ns_20_1_1 GIN_compute_one_graph_mul_3ns_10ns_11_1_1 GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1 GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1 GIN_compute_one_graph_mul_5ns_10ns_14_1_1 GIN_compute_one_graph_mul_8ns_10ns_16_1_1 GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1 GIN_compute_one_graph_mul_3ns_5ns_7_1_1 GIN_compute_one_graph_mul_6ns_10ns_15_1_1 GIN_compute_one_graph_mux_42_32_1_1 GIN_compute_one_graph_mul_7ns_10ns_15_1_1 GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1 GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1 GIN_compute_one_graph_mul_33s_32s_54_1_1 GIN_compute_one_graph_mux_60010_32_1_1 GIN_compute_one_graph_mul_32s_32s_54_1_1 GIN_compute_one_graph_mul_32s_31ns_54_1_1 GIN_compute_one_graph_mux_3009_32_1_1 GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1 GIN_compute_one_graph_MLP_mlp_in_V_0 GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V GIN_compute_one_graph_compute_CONV_layer_message_V GIN_compute_one_graph_mul_32s_34ns_65_1_1 GIN_compute_one_graph_mlp_1_weights_V_0 GIN_compute_one_graph_mlp_1_bias_V_0 GIN_compute_one_graph_graph_pred_weights_V GIN_compute_one_graph_node_embedding_table_V GIN_compute_one_graph_edge_embedding_table_V GIN_compute_one_graph_node_feature GIN_compute_one_graph_edge_attr GIN_compute_one_graph_edge_list GIN_compute_one_graph_node_embedding_V GIN_compute_one_graph_graph_embedding_V GIN_compute_one_graph_control_s_axi GIN_compute_one_graph_mem_m_axi load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_19ns_20_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_10ns_11_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_5ns_10ns_14_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_8ns_10ns_16_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_42_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_7ns_10ns_15_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_33s_32s_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_60010_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mlp_1_weights_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_mlp_1_bias_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_graph_pred_weights_V
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_table_V
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_embedding_table_V
INFO-FLOW: To file: write model GIN_compute_one_graph_node_feature
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_attr
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_list
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_graph_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_control_s_axi
INFO-FLOW: To file: write model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: To file: write model load_mlp_weights_one_layer
INFO-FLOW: To file: write model load_misc_weights
INFO-FLOW: To file: write model load_graph
INFO-FLOW: To file: write model compute_node_embedding
INFO-FLOW: To file: write model compute_edge_embedding
INFO-FLOW: To file: write model message_passing
INFO-FLOW: To file: write model MLP
INFO-FLOW: To file: write model compute_CONV_layer
INFO-FLOW: To file: write model global_mean_pooling
INFO-FLOW: To file: write model global_graph_prediction
INFO-FLOW: To file: write model GIN_compute_one_graph
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): GIN_compute_one_graph
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_11ns_12_1_1_Multiplier_0'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_19ns_20_1_1_Multiplier_1'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_10ns_11_1_1_Multiplier_2'
Command         ap_source done; 0.34 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Command         ap_source done; 0.14 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_5ns_10ns_14_1_1_Multiplier_3'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_8ns_10ns_16_1_1_Multiplier_4'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1_rom' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.29 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_5ns_7_1_1_Multiplier_5'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_6ns_10ns_15_1_1_Multiplier_6'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_7ns_10ns_15_1_1_Multiplier_7'
Command         ap_source done; 0.33 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Command         ap_source done; 0.15 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_8'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_32s_54_1_1_Multiplier_9'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_31ns_54_1_1_Multiplier_10'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_in_V_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.67 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.22 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_34ns_65_1_1_Multiplier_11'
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_mlp_1_weights_V_0_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_mlp_1_bias_V_0_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_pred_weights_V_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_attr_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.93 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GIN_compute_one_graph xml_exists=1
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=47 #gSsdmPorts=0
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 107 seconds. CPU system time: 1.16 seconds. Elapsed time: 113.5 seconds; current allocated memory: 1.328 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model GIN_compute_one_graph -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 564.79 sec.
Command     csynth_design done; 712.84 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 678.6 seconds. CPU system time: 7.91 seconds. Elapsed time: 712.84 seconds; current allocated memory: 1.372 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.67 sec.
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 18:33:42 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.16 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         add_library done; 0.24 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.46 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.71 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       add_library done; 0.2 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 207.633 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.3 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.29 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.22 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.78 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.29 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.34 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.96 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.38 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.29 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.28 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.81 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 3 sec.
Command         clang_tidy done; 3.16 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.28 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.28 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.49 seconds. CPU system time: 1.57 seconds. Elapsed time: 23.81 seconds; current allocated memory: 209.226 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.43 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.43 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.31 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.32 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.94 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:215:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:107:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:361:22)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:322:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_356_1'(GIN_compute.cpp:356:20) has been inferred on port 'mem' (GIN_compute.cpp:356:20)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_362_3'(GIN_compute.cpp:362:21) has been inferred on port 'mem' (GIN_compute.cpp:362:21)
INFO: [HLS 214-115] Multiple burst reads of length 51900 and bit width 32 in loop 'VITIS_LOOP_367_4'(GIN_compute.cpp:367:23) has been inferred on port 'mem' (GIN_compute.cpp:367:23)
INFO: [HLS 214-115] Multiple burst reads of length 19500 and bit width 32 in loop 'VITIS_LOOP_373_6'(GIN_compute.cpp:373:23) has been inferred on port 'mem' (GIN_compute.cpp:373:23)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_333_1'(GIN_compute.cpp:333:20) has been inferred on port 'mem' (GIN_compute.cpp:333:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_337_2'(GIN_compute.cpp:337:23) has been inferred on port 'mem' (GIN_compute.cpp:337:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_341_3'(GIN_compute.cpp:341:23) has been inferred on port 'mem' (GIN_compute.cpp:341:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:322:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.52 seconds. CPU system time: 0.6 seconds. Elapsed time: 7.44 seconds; current allocated memory: 212.437 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.440 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 224.476 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.39 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 240.867 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (GIN_compute.cpp:166) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_3' (GIN_compute.cpp:183) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (GIN_compute.cpp:51) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_2' (GIN_compute.cpp:114) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_6' (GIN_compute.cpp:140) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_1' (GIN_compute.cpp:206) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_3' (GIN_compute.cpp:222) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_323_2' (GIN_compute.cpp:323) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_300_1' (GIN_compute.cpp:300) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_1' (GIN_compute.cpp:333) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_2' (GIN_compute.cpp:337) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_3' (GIN_compute.cpp:341) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_356_1' (GIN_compute.cpp:356) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_3' (GIN_compute.cpp:362) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_5' (GIN_compute.cpp:368) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_7' (GIN_compute.cpp:374) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_252_2' (GIN_compute.cpp:252) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_258_4' (GIN_compute.cpp:258) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_300_1' (GIN_compute.cpp:300) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_133_4' (GIN_compute.cpp:133) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_302_2' (GIN_compute.cpp:301) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_92_1' (GIN_compute.cpp:91) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_2' (GIN_compute.cpp:99) in function 'MLP' completely with a factor of 300.
INFO: [XFORM 203-102] Automatically partitioning small array 'ed_feature_table_1' completely based on array size.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:115:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_out.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_out.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_weights.V'  accessed through non-constant indices on dimension 3 (GIN_compute.cpp:253:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_bias.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_weights.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:259:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_bias.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ed_feature_table_1' in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'message_passing'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'node_embedding.V' in function 'compute_node_embedding'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'edge_embedding.V' in function 'compute_edge_embedding'.
INFO: [XFORM 203-102] Automatically partitioning small array 'graph_pred_bias.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'graph_pred_bias.V' in dimension 1 completely.
Command           transform done; 19 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i32P0A.i2' into 'compute_edge_embedding' (GIN_compute.cpp:168).
INFO: [XFORM 203-11] Balancing expressions in function 'global_mean_pooling' (GIN_compute.cpp:300:54)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MLP' (GIN_compute.cpp:82:58)...599 expression(s) balanced.
Command           transform done; 21.21 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 39.9 seconds. CPU system time: 0.19 seconds. Elapsed time: 40.24 seconds; current allocated memory: 314.655 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (GIN_compute.cpp:47:30) in function 'message_passing'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_250_1' (GIN_compute.cpp:250:28) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_256_3' (GIN_compute.cpp:256:31) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_367_4' (GIN_compute.cpp:367:31) in function 'load_misc_weights'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_373_6' (GIN_compute.cpp:373:31) in function 'load_misc_weights'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_220_2' (GIN_compute.cpp:220:35) in function 'compute_node_embedding' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_1' (GIN_compute.cpp:219:31) in function 'compute_node_embedding'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_2' (GIN_compute.cpp:181:35) in function 'compute_edge_embedding' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_1' (GIN_compute.cpp:180:31) in function 'compute_edge_embedding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_1' (GIN_compute.cpp:113:31) in function 'MLP'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_132_3' (GIN_compute.cpp:132:31) in function 'MLP' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_5' (GIN_compute.cpp:139:31) in function 'MLP'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 300 on port 'mem' (GIN_compute.cpp:253:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 600 on port 'mem' (GIN_compute.cpp:259:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_weights.V.0' (GIN_compute.cpp:253:51)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_bias.V.0' (GIN_compute.cpp:251:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_weights.V.0' (GIN_compute.cpp:259:51)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_bias.V.0' (GIN_compute.cpp:257:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_eps.V' (GIN_compute.cpp:357:20)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_pred_weights.V' (GIN_compute.cpp:363:34)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding_table.V' (GIN_compute.cpp:369:33)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding_table.V' (GIN_compute.cpp:375:33)
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:334:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr' (GIN_compute.cpp:338:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:342:22)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:305:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' (GIN_compute.cpp:142:41)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.0' (GIN_compute.cpp:115:29)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.100' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.101' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.102' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.103' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.104' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.105' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.106' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.107' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.108' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.109' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.110' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.111' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.112' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.113' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.114' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.115' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.116' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.117' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.118' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.119' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.120' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.121' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.122' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.123' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.124' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.125' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.126' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.127' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.128' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.129' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.130' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.131' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.132' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.133' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.134' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.135' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.136' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.137' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.138' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.139' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.140' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.141' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.142' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.143' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.144' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.145' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.146' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.147' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.148' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.149' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.150' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.151' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.152' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.153' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.154' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.155' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.156' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.157' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.158' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.159' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.160' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.161' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.162' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.163' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.164' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.165' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.166' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.167' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.168' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.169' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.170' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.171' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.172' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.173' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.174' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.175' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.176' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.177' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.178' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.179' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.180' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.181' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.182' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.183' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.184' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.185' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.186' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.187' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.188' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.189' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.190' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.191' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.192' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.193' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.194' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.195' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.196' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.197' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.198' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.199' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.200' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.201' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.202' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.203' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.204' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.205' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.206' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.207' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.208' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.209' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.210' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.211' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.212' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.213' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.214' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.215' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.216' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.217' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.218' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.219' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.220' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.221' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.222' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.223' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.224' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.225' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.226' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.227' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.228' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.229' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.230' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.231' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.232' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.233' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.234' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.235' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.236' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.237' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.238' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.239' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.240' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.241' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.242' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.243' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.244' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.245' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.246' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.247' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.248' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.249' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.250' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.251' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.252' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.253' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.254' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.255' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.256' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.257' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.258' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.259' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.260' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.261' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.262' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.263' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.264' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.265' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.266' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.267' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.268' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.269' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.270' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.271' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.272' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.273' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.274' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.275' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.276' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.277' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.278' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.279' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.280' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.281' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.282' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.283' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.284' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.285' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.286' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.287' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.288' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.289' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.290' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.291' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.292' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.293' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.294' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.295' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.296' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.297' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.298' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.299' 
Command           transform done; 79.65 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 78.63 seconds. CPU system time: 0.38 seconds. Elapsed time: 79.66 seconds; current allocated memory: 587.383 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 120.87 sec.
Command       elaborate done; 152.19 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
Execute         ap_set_top_model GIN_compute_one_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel -topdown 
Execute         preproc_iomode -model GIN_compute_one_graph 
Execute         preproc_iomode -model global_graph_prediction 
Execute         preproc_iomode -model global_mean_pooling 
Execute         preproc_iomode -model compute_CONV_layer 
Execute         preproc_iomode -model MLP 
Execute         preproc_iomode -model message_passing 
Execute         preproc_iomode -model compute_edge_embedding 
Execute         preproc_iomode -model compute_node_embedding 
Execute         preproc_iomode -model load_graph 
Execute         preproc_iomode -model load_misc_weights 
Execute         preproc_iomode -model load_mlp_weights_one_layer 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Configuring Module : load_mlp_weights_one_layer ...
Execute         set_default_model load_mlp_weights_one_layer 
Execute         apply_spec_resource_limit load_mlp_weights_one_layer 
INFO-FLOW: Configuring Module : load_misc_weights ...
Execute         set_default_model load_misc_weights 
Execute         apply_spec_resource_limit load_misc_weights 
INFO-FLOW: Configuring Module : load_graph ...
Execute         set_default_model load_graph 
Execute         apply_spec_resource_limit load_graph 
INFO-FLOW: Configuring Module : compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         apply_spec_resource_limit compute_node_embedding 
INFO-FLOW: Configuring Module : compute_edge_embedding ...
Execute         set_default_model compute_edge_embedding 
Execute         apply_spec_resource_limit compute_edge_embedding 
INFO-FLOW: Configuring Module : message_passing ...
Execute         set_default_model message_passing 
Execute         apply_spec_resource_limit message_passing 
INFO-FLOW: Configuring Module : MLP ...
Execute         set_default_model MLP 
Execute         apply_spec_resource_limit MLP 
INFO-FLOW: Configuring Module : compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         apply_spec_resource_limit compute_CONV_layer 
INFO-FLOW: Configuring Module : global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         apply_spec_resource_limit global_mean_pooling 
INFO-FLOW: Configuring Module : global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         apply_spec_resource_limit global_graph_prediction 
INFO-FLOW: Configuring Module : GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         apply_spec_resource_limit GIN_compute_one_graph 
INFO-FLOW: Model list for preprocess: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Preprocessing Module: load_mlp_weights_one_layer ...
Execute         set_default_model load_mlp_weights_one_layer 
Execute         cdfg_preprocess -model load_mlp_weights_one_layer 
Command         cdfg_preprocess done; 0.75 sec.
Execute         rtl_gen_preprocess load_mlp_weights_one_layer 
INFO-FLOW: Preprocessing Module: load_misc_weights ...
Execute         set_default_model load_misc_weights 
Execute         cdfg_preprocess -model load_misc_weights 
Execute         rtl_gen_preprocess load_misc_weights 
INFO-FLOW: Preprocessing Module: load_graph ...
Execute         set_default_model load_graph 
Execute         cdfg_preprocess -model load_graph 
Execute         rtl_gen_preprocess load_graph 
INFO-FLOW: Preprocessing Module: compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         cdfg_preprocess -model compute_node_embedding 
Execute         rtl_gen_preprocess compute_node_embedding 
INFO-FLOW: Preprocessing Module: compute_edge_embedding ...
Execute         set_default_model compute_edge_embedding 
Execute         cdfg_preprocess -model compute_edge_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding 
INFO-FLOW: Preprocessing Module: message_passing ...
Execute         set_default_model message_passing 
Execute         cdfg_preprocess -model message_passing 
Execute         rtl_gen_preprocess message_passing 
INFO-FLOW: Preprocessing Module: MLP ...
Execute         set_default_model MLP 
Execute         cdfg_preprocess -model MLP 
Command         cdfg_preprocess done; 1.63 sec.
Execute         rtl_gen_preprocess MLP 
INFO-FLOW: Preprocessing Module: compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         cdfg_preprocess -model compute_CONV_layer 
Execute         rtl_gen_preprocess compute_CONV_layer 
INFO-FLOW: Preprocessing Module: global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         cdfg_preprocess -model global_mean_pooling 
Execute         rtl_gen_preprocess global_mean_pooling 
INFO-FLOW: Preprocessing Module: global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         cdfg_preprocess -model global_graph_prediction 
Execute         rtl_gen_preprocess global_graph_prediction 
INFO-FLOW: Preprocessing Module: GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         cdfg_preprocess -model GIN_compute_one_graph 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mlp_weights_one_layer 
Execute         schedule -model load_mlp_weights_one_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_252_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_252_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_258_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_258_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 15.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.59 seconds. CPU system time: 0.08 seconds. Elapsed time: 17.73 seconds; current allocated memory: 616.443 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 8.72 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.sched.adb -f 
Command         db_write done; 5.38 sec.
INFO-FLOW: Finish scheduling load_mlp_weights_one_layer.
Execute         set_default_model load_mlp_weights_one_layer 
Execute         bind -model load_mlp_weights_one_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 16.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 16.31 seconds; current allocated memory: 644.829 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 8.63 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.bind.adb -f 
Command         db_write done; 5.49 sec.
INFO-FLOW: Finish binding load_mlp_weights_one_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_misc_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_misc_weights 
Execute         schedule -model load_misc_weights 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln375) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_356_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_362_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_4_VITIS_LOOP_368_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_367_4_VITIS_LOOP_368_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_373_6_VITIS_LOOP_374_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_373_6_VITIS_LOOP_374_7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.9 seconds. CPU system time: 0.1 seconds. Elapsed time: 14.47 seconds; current allocated memory: 645.926 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.sched.adb -f 
INFO-FLOW: Finish scheduling load_misc_weights.
Execute         set_default_model load_misc_weights 
Execute         bind -model load_misc_weights 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 646.544 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.bind.adb -f 
INFO-FLOW: Finish binding load_misc_weights.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_graph 
Execute         schedule -model load_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_337_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_341_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 646.781 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.sched.adb -f 
INFO-FLOW: Finish scheduling load_graph.
Execute         set_default_model load_graph 
Execute         bind -model load_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 647.098 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.bind.adb -f 
INFO-FLOW: Finish binding load_graph.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_node_embedding 
Execute         schedule -model compute_node_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_207_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_222_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_222_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 647.378 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.sched.adb -f 
INFO-FLOW: Finish scheduling compute_node_embedding.
Execute         set_default_model compute_node_embedding 
Execute         bind -model compute_node_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 647.704 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.bind.adb -f 
INFO-FLOW: Finish binding compute_node_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_edge_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_edge_embedding 
Execute         schedule -model compute_edge_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_183_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 648.051 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.sched.adb -f 
INFO-FLOW: Finish scheduling compute_edge_embedding.
Execute         set_default_model compute_edge_embedding 
Execute         bind -model compute_edge_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 648.405 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.bind.adb -f 
INFO-FLOW: Finish binding compute_edge_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model message_passing 
Execute         schedule -model message_passing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_47_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 648.667 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.sched.adb -f 
INFO-FLOW: Finish scheduling message_passing.
Execute         set_default_model message_passing 
Execute         bind -model message_passing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 649.001 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.bind.adb -f 
INFO-FLOW: Finish binding message_passing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP 
Execute         schedule -model MLP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln144) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1_VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_113_1_VITIS_LOOP_114_2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_133_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_5_VITIS_LOOP_140_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_139_5_VITIS_LOOP_140_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 79.02 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 78.4 seconds. CPU system time: 0.84 seconds. Elapsed time: 79.28 seconds; current allocated memory: 684.150 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 16.9 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.sched.adb -f 
Command         db_write done; 2.37 sec.
INFO-FLOW: Finish scheduling MLP.
Execute         set_default_model MLP 
Execute         bind -model MLP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 20.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 39.36 seconds. CPU system time: 0.19 seconds. Elapsed time: 39.86 seconds; current allocated memory: 736.942 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 22.99 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.bind.adb -f 
Command         db_write done; 2.54 sec.
INFO-FLOW: Finish binding MLP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_CONV_layer 
Execute         schedule -model compute_CONV_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.33 seconds. CPU system time: 0.13 seconds. Elapsed time: 25.92 seconds; current allocated memory: 739.829 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.sched.adb -f 
INFO-FLOW: Finish scheduling compute_CONV_layer.
Execute         set_default_model compute_CONV_layer 
Execute         bind -model compute_CONV_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 11.84 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.96 seconds; current allocated memory: 744.787 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.06 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding compute_CONV_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_mean_pooling 
Execute         schedule -model global_mean_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('node_embedding_V_load_2') on array 'node_embedding_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'node_embedding_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 12, loop 'VITIS_LOOP_300_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.65 seconds; current allocated memory: 745.224 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.sched.adb -f 
INFO-FLOW: Finish scheduling global_mean_pooling.
Execute         set_default_model global_mean_pooling 
Execute         bind -model global_mean_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 745.738 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.bind.adb -f 
INFO-FLOW: Finish binding global_mean_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_graph_prediction 
Execute         schedule -model global_graph_prediction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_323_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_323_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 745.902 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.sched.adb -f 
INFO-FLOW: Finish scheduling global_graph_prediction.
Execute         set_default_model global_graph_prediction 
Execute         bind -model global_graph_prediction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 746.097 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.bind.adb -f 
INFO-FLOW: Finish binding global_graph_prediction.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model GIN_compute_one_graph 
Execute         schedule -model GIN_compute_one_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 746.612 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.sched.adb -f 
INFO-FLOW: Finish scheduling GIN_compute_one_graph.
Execute         set_default_model GIN_compute_one_graph 
Execute         bind -model GIN_compute_one_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 30.79 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 30.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 30.91 seconds; current allocated memory: 754.313 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 16 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.bind.adb -f 
INFO-FLOW: Finish binding GIN_compute_one_graph.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_mlp_weights_one_layer 
Execute         rtl_gen_preprocess load_misc_weights 
Execute         rtl_gen_preprocess load_graph 
Execute         rtl_gen_preprocess compute_node_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding 
Execute         rtl_gen_preprocess message_passing 
Execute         rtl_gen_preprocess MLP 
Execute         rtl_gen_preprocess compute_CONV_layer 
Execute         rtl_gen_preprocess global_mean_pooling 
Execute         rtl_gen_preprocess global_graph_prediction 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
INFO-FLOW: Model list for RTL generation: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_mlp_weights_one_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'load_mlp_weights_one_layer' is 25263 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_10ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_19ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mlp_weights_one_layer'.
Command         create_rtl_model done; 5.64 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 21.68 seconds. CPU system time: 0.09 seconds. Elapsed time: 21.84 seconds; current allocated memory: 796.023 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mlp_weights_one_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_mlp_weights_one_layer 
Execute         gen_rtl load_mlp_weights_one_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_mlp_weights_one_layer 
Execute         syn_report -csynth -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_mlp_weights_one_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.39 sec.
Execute         syn_report -rtlxml -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_mlp_weights_one_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 8.71 sec.
Execute         db_write -model load_mlp_weights_one_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.adb 
Command         db_write done; 5.5 sec.
Execute         gen_tb_info load_mlp_weights_one_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_misc_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_misc_weights -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_10ns_9ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_10ns_9ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_misc_weights'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.62 seconds. CPU system time: 0.25 seconds. Elapsed time: 16.57 seconds; current allocated memory: 885.787 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_misc_weights -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_misc_weights 
Execute         gen_rtl load_misc_weights -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_misc_weights 
Execute         syn_report -csynth -model load_misc_weights -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_misc_weights_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model load_misc_weights -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_misc_weights_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_misc_weights -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model load_misc_weights -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.adb 
Execute         gen_tb_info load_misc_weights -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_graph -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 888.517 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_graph -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_graph 
Execute         gen_rtl load_graph -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_graph 
Execute         syn_report -csynth -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model load_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.adb 
Execute         gen_tb_info load_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_node_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_10ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 890.326 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_node_embedding 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_node_embedding 
Execute         syn_report -csynth -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_node_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_node_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -model compute_node_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.adb 
Execute         gen_tb_info compute_node_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_edge_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_edge_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_edge_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 892.336 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_edge_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_edge_embedding 
Execute         gen_rtl compute_edge_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_edge_embedding 
Execute         syn_report -csynth -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_edge_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_edge_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model compute_edge_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.adb 
Execute         gen_tb_info compute_edge_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model message_passing -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_9ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_10ns_9ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 894.438 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl message_passing -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_message_passing 
Execute         gen_rtl message_passing -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_message_passing 
Execute         syn_report -csynth -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/message_passing_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/message_passing_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model message_passing -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.adb 
Execute         gen_tb_info message_passing -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP' is 32407 from HDL expression: (1'b1 == ap_CS_fsm_state14)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_10ns_9ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3009_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_60010_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
Command         create_rtl_model done; 5.95 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.19 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.35 seconds; current allocated memory: 977.614 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.14 sec.
Execute         gen_rtl MLP -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.17 sec.
Execute         syn_report -csynth -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/MLP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 9.91 sec.
Execute         syn_report -rtlxml -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/MLP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 5.01 sec.
Execute         syn_report -verbosereport -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 28.66 sec.
Execute         db_write -model MLP -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.adb 
Command         db_write done; 8.49 sec.
Execute         gen_tb_info MLP -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_CONV_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_CONV_layer' is 11488 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
Command         create_rtl_model done; 6.81 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 60.58 seconds. CPU system time: 0.65 seconds. Elapsed time: 62.22 seconds; current allocated memory: 1.166 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_CONV_layer 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_CONV_layer 
Execute         syn_report -csynth -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_CONV_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_CONV_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.18 sec.
Execute         db_write -model compute_CONV_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.adb 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info compute_CONV_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer 
Command         gen_tb_info done; 0.38 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_mean_pooling -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.61 seconds; current allocated memory: 1.178 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_mean_pooling 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_mean_pooling 
Execute         syn_report -csynth -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_mean_pooling_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_mean_pooling_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.42 sec.
Execute         db_write -model global_mean_pooling -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.adb 
Execute         gen_tb_info global_mean_pooling -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_graph_prediction -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.181 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_graph_prediction 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_graph_prediction 
Execute         syn_report -csynth -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_graph_prediction_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_graph_prediction_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model global_graph_prediction -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.adb 
Execute         gen_tb_info global_graph_prediction -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model GIN_compute_one_graph -top_prefix  -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_300' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_301' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_302' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_303' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_304' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_305' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_306' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_307' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_308' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_309' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_310' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_311' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_312' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_313' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_314' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_315' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_316' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_317' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_318' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_319' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_320' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_321' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_322' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_323' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_324' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_325' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_326' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_327' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_328' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_329' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_330' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_331' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_332' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_333' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_334' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_335' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_336' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_337' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_338' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_339' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_340' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_341' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_342' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_343' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_344' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_345' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_346' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_347' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_348' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_349' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_350' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_351' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_352' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_353' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_354' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_355' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_356' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_357' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_358' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_359' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_360' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_361' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_362' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_363' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_364' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_365' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_366' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_367' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_368' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_369' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_370' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_371' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_372' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_373' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_374' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_375' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_376' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_377' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_378' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_379' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_380' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_381' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_382' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_383' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_384' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_385' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_386' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_387' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_388' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_389' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_390' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_391' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_392' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_393' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_394' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_395' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_396' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_397' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_398' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_399' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_400' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_401' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_402' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_403' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_404' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_405' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_406' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_407' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_408' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_409' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_410' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_411' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_412' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_413' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_414' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_415' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_416' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_417' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_418' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_419' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_420' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_421' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_422' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_423' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_424' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_425' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_426' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_427' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_428' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_429' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_430' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_431' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_432' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_433' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_434' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_435' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_436' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_437' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_438' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_439' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_440' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_441' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_442' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_443' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_444' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_445' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_446' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_447' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_448' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_449' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_450' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_451' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_452' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_453' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_454' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_455' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_456' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_457' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_458' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_459' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_460' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_461' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_462' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_463' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_464' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_465' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_466' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_467' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_468' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_469' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_470' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_471' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_472' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_473' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_474' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_475' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_476' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_477' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_478' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_479' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_480' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_481' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_482' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_483' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_484' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_485' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_486' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_487' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_488' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_489' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_490' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_491' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_492' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_493' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_494' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_495' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_496' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_497' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_498' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_499' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_500' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_501' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_502' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_503' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_504' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_505' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_506' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_507' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_508' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_509' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_510' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_511' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_512' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_513' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_514' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_515' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_516' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_517' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_518' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_519' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_520' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_521' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_522' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_523' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_524' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_525' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_526' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_527' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_528' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_529' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_530' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_531' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_532' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_533' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_534' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_535' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_536' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_537' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_538' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_539' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_540' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_541' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_542' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_543' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_544' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_545' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_546' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_547' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_548' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_549' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_550' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_551' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_552' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_553' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_554' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_555' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_556' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_557' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_558' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_559' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_560' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_561' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_562' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_563' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_564' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_565' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_566' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_567' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_568' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_569' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_570' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_571' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_572' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_573' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_574' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_575' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_576' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_577' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_578' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_579' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_580' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_581' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_582' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_583' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_584' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_585' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_586' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_587' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_588' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_589' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_590' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_591' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_592' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_593' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_594' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_595' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_596' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_597' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_598' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_599' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'graph_pred_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'GIN_compute_one_graph' is 5700 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
Command         create_rtl_model done; 108.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 94.59 seconds. CPU system time: 1.77 seconds. Elapsed time: 108.43 seconds; current allocated memory: 1.270 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph 
Command         gen_rtl done; 15.34 sec.
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph 
Command         gen_rtl done; 7.91 sec.
Execute         syn_report -csynth -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 17.38 sec.
Execute         syn_report -rtlxml -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 19.3 sec.
Execute         syn_report -verbosereport -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 39.65 sec.
Execute         db_write -model GIN_compute_one_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.adb 
Command         db_write done; 7.83 sec.
Execute         gen_tb_info GIN_compute_one_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph 
Command         gen_tb_info done; 0.53 sec.
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         syn_report -designview -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml 
Command         syn_report done; 26.09 sec.
Execute         syn_report -csynthDesign -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain GIN_compute_one_graph 
INFO-FLOW: Model list for RTL component generation: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Handling components in module [load_mlp_weights_one_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_11ns_12_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_19ns_20_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_19ns_20_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_10ns_11_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_10ns_11_1_1
INFO-FLOW: Handling components in module [load_misc_weights] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1
INFO-FLOW: Handling components in module [load_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO-FLOW: Handling components in module [compute_node_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_5ns_10ns_14_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_5ns_10ns_14_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_8ns_10ns_16_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_8ns_10ns_16_1_1
INFO-FLOW: Found component GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1.
INFO-FLOW: Append model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: Handling components in module [compute_edge_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_5ns_7_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_6ns_10ns_15_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_42_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_42_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_7ns_10ns_15_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_7ns_10ns_15_1_1
INFO-FLOW: Handling components in module [message_passing] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: Handling components in module [MLP] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_33s_32s_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_33s_32s_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_60010_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_60010_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_32s_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_31ns_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_3009_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_in_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: Handling components in module [compute_CONV_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_message_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: Handling components in module [global_mean_pooling] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_34ns_65_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: Handling components in module [global_graph_prediction] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO-FLOW: Handling components in module [GIN_compute_one_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mlp_1_weights_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_mlp_1_weights_V_0
INFO-FLOW: Found component GIN_compute_one_graph_mlp_1_bias_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_mlp_1_bias_V_0
INFO-FLOW: Found component GIN_compute_one_graph_graph_pred_weights_V.
INFO-FLOW: Append model GIN_compute_one_graph_graph_pred_weights_V
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_table_V.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_table_V
INFO-FLOW: Found component GIN_compute_one_graph_edge_embedding_table_V.
INFO-FLOW: Append model GIN_compute_one_graph_edge_embedding_table_V
INFO-FLOW: Found component GIN_compute_one_graph_node_feature.
INFO-FLOW: Append model GIN_compute_one_graph_node_feature
INFO-FLOW: Found component GIN_compute_one_graph_edge_attr.
INFO-FLOW: Append model GIN_compute_one_graph_edge_attr
INFO-FLOW: Found component GIN_compute_one_graph_edge_list.
INFO-FLOW: Append model GIN_compute_one_graph_edge_list
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_graph_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_graph_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_control_s_axi.
INFO-FLOW: Append model GIN_compute_one_graph_control_s_axi
INFO-FLOW: Found component GIN_compute_one_graph_mem_m_axi.
INFO-FLOW: Append model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: Append model load_mlp_weights_one_layer
INFO-FLOW: Append model load_misc_weights
INFO-FLOW: Append model load_graph
INFO-FLOW: Append model compute_node_embedding
INFO-FLOW: Append model compute_edge_embedding
INFO-FLOW: Append model message_passing
INFO-FLOW: Append model MLP
INFO-FLOW: Append model compute_CONV_layer
INFO-FLOW: Append model global_mean_pooling
INFO-FLOW: Append model global_graph_prediction
INFO-FLOW: Append model GIN_compute_one_graph
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: GIN_compute_one_graph_mul_3ns_11ns_12_1_1 GIN_compute_one_graph_mul_3ns_19ns_20_1_1 GIN_compute_one_graph_mul_3ns_10ns_11_1_1 GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1 GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1 GIN_compute_one_graph_mul_5ns_10ns_14_1_1 GIN_compute_one_graph_mul_8ns_10ns_16_1_1 GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1 GIN_compute_one_graph_mul_3ns_5ns_7_1_1 GIN_compute_one_graph_mul_6ns_10ns_15_1_1 GIN_compute_one_graph_mux_42_32_1_1 GIN_compute_one_graph_mul_7ns_10ns_15_1_1 GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1 GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1 GIN_compute_one_graph_mul_33s_32s_54_1_1 GIN_compute_one_graph_mux_60010_32_1_1 GIN_compute_one_graph_mul_32s_32s_54_1_1 GIN_compute_one_graph_mul_32s_31ns_54_1_1 GIN_compute_one_graph_mux_3009_32_1_1 GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1 GIN_compute_one_graph_MLP_mlp_in_V_0 GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V GIN_compute_one_graph_compute_CONV_layer_message_V GIN_compute_one_graph_mul_32s_34ns_65_1_1 GIN_compute_one_graph_mlp_1_weights_V_0 GIN_compute_one_graph_mlp_1_bias_V_0 GIN_compute_one_graph_graph_pred_weights_V GIN_compute_one_graph_node_embedding_table_V GIN_compute_one_graph_edge_embedding_table_V GIN_compute_one_graph_node_feature GIN_compute_one_graph_edge_attr GIN_compute_one_graph_edge_list GIN_compute_one_graph_node_embedding_V GIN_compute_one_graph_graph_embedding_V GIN_compute_one_graph_control_s_axi GIN_compute_one_graph_mem_m_axi load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_19ns_20_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_10ns_11_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_5ns_10ns_14_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_8ns_10ns_16_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_42_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_7ns_10ns_15_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_33s_32s_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_60010_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mlp_1_weights_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_mlp_1_bias_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_graph_pred_weights_V
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_table_V
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_embedding_table_V
INFO-FLOW: To file: write model GIN_compute_one_graph_node_feature
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_attr
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_list
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_graph_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_control_s_axi
INFO-FLOW: To file: write model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: To file: write model load_mlp_weights_one_layer
INFO-FLOW: To file: write model load_misc_weights
INFO-FLOW: To file: write model load_graph
INFO-FLOW: To file: write model compute_node_embedding
INFO-FLOW: To file: write model compute_edge_embedding
INFO-FLOW: To file: write model message_passing
INFO-FLOW: To file: write model MLP
INFO-FLOW: To file: write model compute_CONV_layer
INFO-FLOW: To file: write model global_mean_pooling
INFO-FLOW: To file: write model global_graph_prediction
INFO-FLOW: To file: write model GIN_compute_one_graph
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): GIN_compute_one_graph
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.21 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_11ns_12_1_1_Multiplier_0'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_19ns_20_1_1_Multiplier_1'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_10ns_11_1_1_Multiplier_2'
Command         ap_source done; 0.37 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Command         ap_source done; 0.14 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_5ns_10ns_14_1_1_Multiplier_3'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_8ns_10ns_16_1_1_Multiplier_4'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1_rom' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.32 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_5ns_7_1_1_Multiplier_5'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_6ns_10ns_15_1_1_Multiplier_6'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_7ns_10ns_15_1_1_Multiplier_7'
Command         ap_source done; 0.34 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Command         ap_source done; 0.14 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_8'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_32s_54_1_1_Multiplier_9'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_31ns_54_1_1_Multiplier_10'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_in_V_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.66 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.22 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_34ns_65_1_1_Multiplier_11'
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_mlp_1_bias_V_0_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_pred_weights_V_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_attr_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.88 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GIN_compute_one_graph xml_exists=1
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=47 #gSsdmPorts=0
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_misc_weights.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 136.91 seconds. CPU system time: 1.26 seconds. Elapsed time: 148.41 seconds; current allocated memory: 1.331 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model GIN_compute_one_graph -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 623.63 sec.
Command     csynth_design done; 775.83 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 735 seconds. CPU system time: 8.62 seconds. Elapsed time: 775.83 seconds; current allocated memory: 1.376 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.75 sec.
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1 opened at Wed Apr 14 22:59:32 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.24 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.35 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 5.3 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         add_library done; 0.34 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.7 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 6.12 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.17 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       add_library done; 0.34 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.4 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 207.632 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.3 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.44 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.21 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.43 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.36 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.41 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.92 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.12 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.14 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.98 sec.
Command         clang_tidy done; 3.16 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.17 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.23 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.22 seconds. CPU system time: 1.56 seconds. Elapsed time: 24.47 seconds; current allocated memory: 209.226 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.45 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.46 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.27 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.27 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.19 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.19 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.17 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.77 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:215:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:107:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:394:0)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_333_1'(GIN_compute.cpp:333:20) has been inferred on port 'mem' (GIN_compute.cpp:333:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_337_2'(GIN_compute.cpp:337:23) has been inferred on port 'mem' (GIN_compute.cpp:337:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_341_3'(GIN_compute.cpp:341:23) has been inferred on port 'mem' (GIN_compute.cpp:341:23)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.11 seconds. CPU system time: 0.55 seconds. Elapsed time: 6.96 seconds; current allocated memory: 211.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.908 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 223.791 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.36 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 239.856 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (GIN_compute.cpp:166) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_3' (GIN_compute.cpp:183) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (GIN_compute.cpp:51) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_2' (GIN_compute.cpp:114) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_6' (GIN_compute.cpp:140) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_1' (GIN_compute.cpp:206) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_3' (GIN_compute.cpp:222) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_323_2' (GIN_compute.cpp:323) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_300_1' (GIN_compute.cpp:300) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_1' (GIN_compute.cpp:333) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_2' (GIN_compute.cpp:337) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_3' (GIN_compute.cpp:341) in function 'load_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_300_1' (GIN_compute.cpp:300) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_133_4' (GIN_compute.cpp:133) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_302_2' (GIN_compute.cpp:301) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_92_1' (GIN_compute.cpp:91) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_2' (GIN_compute.cpp:99) in function 'MLP' completely with a factor of 300.
INFO: [XFORM 203-102] Automatically partitioning small array 'ed_feature_table_1' completely based on array size.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:115:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_out.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_out.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ed_feature_table_1' in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'message_passing'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'node_embedding.V' in function 'compute_node_embedding'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'edge_embedding.V' in function 'compute_edge_embedding'.
Command           transform done; 10.42 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i32P0A.i2' into 'compute_edge_embedding' (GIN_compute.cpp:168).
INFO: [XFORM 203-11] Balancing expressions in function 'global_mean_pooling' (GIN_compute.cpp:300:54)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MLP' (GIN_compute.cpp:82:58)...597 expression(s) balanced.
Command           transform done; 8.26 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 18.29 seconds. CPU system time: 0.14 seconds. Elapsed time: 18.7 seconds; current allocated memory: 303.206 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (GIN_compute.cpp:47:30) in function 'message_passing'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_220_2' (GIN_compute.cpp:220:35) in function 'compute_node_embedding' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_1' (GIN_compute.cpp:219:31) in function 'compute_node_embedding'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_2' (GIN_compute.cpp:181:35) in function 'compute_edge_embedding' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_1' (GIN_compute.cpp:180:31) in function 'compute_edge_embedding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_1' (GIN_compute.cpp:113:31) in function 'MLP'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_132_3' (GIN_compute.cpp:132:31) in function 'MLP'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_5' (GIN_compute.cpp:139:31) in function 'MLP'.
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:334:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr' (GIN_compute.cpp:338:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:342:22)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:305:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' (GIN_compute.cpp:142:41)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.0' (GIN_compute.cpp:115:29)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.100' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.101' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.102' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.103' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.104' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.105' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.106' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.107' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.108' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.109' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.110' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.111' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.112' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.113' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.114' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.115' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.116' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.117' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.118' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.119' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.120' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.121' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.122' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.123' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.124' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.125' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.126' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.127' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.128' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.129' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.130' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.131' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.132' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.133' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.134' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.135' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.136' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.137' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.138' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.139' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.140' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.141' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.142' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.143' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.144' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.145' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.146' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.147' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.148' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.149' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.150' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.151' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.152' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.153' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.154' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.155' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.156' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.157' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.158' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.159' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.160' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.161' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.162' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.163' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.164' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.165' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.166' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.167' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.168' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.169' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.170' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.171' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.172' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.173' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.174' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.175' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.176' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.177' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.178' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.179' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.180' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.181' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.182' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.183' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.184' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.185' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.186' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.187' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.188' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.189' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.190' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.191' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.192' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.193' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.194' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.195' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.196' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.197' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.198' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.199' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.200' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.201' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.202' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.203' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.204' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.205' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.206' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.207' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.208' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.209' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.210' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.211' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.212' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.213' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.214' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.215' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.216' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.217' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.218' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.219' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.220' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.221' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.222' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.223' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.224' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.225' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.226' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.227' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.228' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.229' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.230' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.231' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.232' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.233' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.234' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.235' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.236' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.237' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.238' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.239' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.240' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.241' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.242' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.243' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.244' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.245' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.246' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.247' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.248' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.249' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.250' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.251' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.252' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.253' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.254' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.255' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.256' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.257' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.258' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.259' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.260' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.261' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.262' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.263' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.264' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.265' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.266' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.267' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.268' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.269' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.270' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.271' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.272' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.273' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.274' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.275' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.276' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.277' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.278' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.279' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.280' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.281' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.282' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.283' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.284' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.285' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.286' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.287' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.288' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.289' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.290' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.291' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.292' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.293' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.294' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.295' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.296' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.297' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.298' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V.299' 
Command           transform done; 31.59 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 30.73 seconds. CPU system time: 0.24 seconds. Elapsed time: 31.6 seconds; current allocated memory: 470.406 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 51.16 sec.
Command       elaborate done; 82.68 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
Execute         ap_set_top_model GIN_compute_one_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel -topdown 
Execute         preproc_iomode -model GIN_compute_one_graph 
Execute         preproc_iomode -model global_graph_prediction 
Execute         preproc_iomode -model global_mean_pooling 
Execute         preproc_iomode -model compute_CONV_layer 
Execute         preproc_iomode -model MLP 
Execute         preproc_iomode -model message_passing 
Execute         preproc_iomode -model compute_edge_embedding 
Execute         preproc_iomode -model compute_node_embedding 
Execute         preproc_iomode -model load_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Configuring Module : load_graph ...
Execute         set_default_model load_graph 
Execute         apply_spec_resource_limit load_graph 
INFO-FLOW: Configuring Module : compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         apply_spec_resource_limit compute_node_embedding 
INFO-FLOW: Configuring Module : compute_edge_embedding ...
Execute         set_default_model compute_edge_embedding 
Execute         apply_spec_resource_limit compute_edge_embedding 
INFO-FLOW: Configuring Module : message_passing ...
Execute         set_default_model message_passing 
Execute         apply_spec_resource_limit message_passing 
INFO-FLOW: Configuring Module : MLP ...
Execute         set_default_model MLP 
Execute         apply_spec_resource_limit MLP 
INFO-FLOW: Configuring Module : compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         apply_spec_resource_limit compute_CONV_layer 
INFO-FLOW: Configuring Module : global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         apply_spec_resource_limit global_mean_pooling 
INFO-FLOW: Configuring Module : global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         apply_spec_resource_limit global_graph_prediction 
INFO-FLOW: Configuring Module : GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         apply_spec_resource_limit GIN_compute_one_graph 
INFO-FLOW: Model list for preprocess: load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Preprocessing Module: load_graph ...
Execute         set_default_model load_graph 
Execute         cdfg_preprocess -model load_graph 
Execute         rtl_gen_preprocess load_graph 
INFO-FLOW: Preprocessing Module: compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         cdfg_preprocess -model compute_node_embedding 
Execute         rtl_gen_preprocess compute_node_embedding 
INFO-FLOW: Preprocessing Module: compute_edge_embedding ...
Execute         set_default_model compute_edge_embedding 
Execute         cdfg_preprocess -model compute_edge_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding 
INFO-FLOW: Preprocessing Module: message_passing ...
Execute         set_default_model message_passing 
Execute         cdfg_preprocess -model message_passing 
Execute         rtl_gen_preprocess message_passing 
INFO-FLOW: Preprocessing Module: MLP ...
Execute         set_default_model MLP 
Execute         cdfg_preprocess -model MLP 
Command         cdfg_preprocess done; 1.17 sec.
Execute         rtl_gen_preprocess MLP 
INFO-FLOW: Preprocessing Module: compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         cdfg_preprocess -model compute_CONV_layer 
Execute         rtl_gen_preprocess compute_CONV_layer 
INFO-FLOW: Preprocessing Module: global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         cdfg_preprocess -model global_mean_pooling 
Execute         rtl_gen_preprocess global_mean_pooling 
INFO-FLOW: Preprocessing Module: global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         cdfg_preprocess -model global_graph_prediction 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'graph_embedding_V' does not exist or is optimized away.
Execute         rtl_gen_preprocess global_graph_prediction 
INFO-FLOW: Preprocessing Module: GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         cdfg_preprocess -model GIN_compute_one_graph 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
Command         rtl_gen_preprocess done; 0.19 sec.
INFO-FLOW: Model list for synthesis: load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_graph 
Execute         schedule -model load_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_337_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_341_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.38 seconds; current allocated memory: 474.962 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.sched.adb -f 
INFO-FLOW: Finish scheduling load_graph.
Execute         set_default_model load_graph 
Execute         bind -model load_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 475.361 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.bind.adb -f 
INFO-FLOW: Finish binding load_graph.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_node_embedding 
Execute         schedule -model compute_node_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_207_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_222_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_222_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 475.662 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.sched.adb -f 
INFO-FLOW: Finish scheduling compute_node_embedding.
Execute         set_default_model compute_node_embedding 
Execute         bind -model compute_node_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 476.001 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.bind.adb -f 
INFO-FLOW: Finish binding compute_node_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_edge_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_edge_embedding 
Execute         schedule -model compute_edge_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_183_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.85 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 476.296 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.sched.adb -f 
INFO-FLOW: Finish scheduling compute_edge_embedding.
Execute         set_default_model compute_edge_embedding 
Execute         bind -model compute_edge_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 476.644 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.bind.adb -f 
INFO-FLOW: Finish binding compute_edge_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model message_passing 
Execute         schedule -model message_passing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_47_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 476.960 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.sched.adb -f 
INFO-FLOW: Finish scheduling message_passing.
Execute         set_default_model message_passing 
Execute         bind -model message_passing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 477.325 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.bind.adb -f 
INFO-FLOW: Finish binding message_passing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP 
Execute         schedule -model MLP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln144) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1_VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_113_1_VITIS_LOOP_114_2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_3_VITIS_LOOP_133_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_132_3_VITIS_LOOP_133_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_5_VITIS_LOOP_140_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_139_5_VITIS_LOOP_140_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 76.62 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 76.02 seconds. CPU system time: 0.53 seconds. Elapsed time: 76.86 seconds; current allocated memory: 505.909 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 12.75 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.sched.adb -f 
Command         db_write done; 1.93 sec.
INFO-FLOW: Finish scheduling MLP.
Execute         set_default_model MLP 
Execute         bind -model MLP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 26.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 40.54 seconds. CPU system time: 0.13 seconds. Elapsed time: 40.92 seconds; current allocated memory: 545.594 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 17.16 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.bind.adb -f 
Command         db_write done; 2.13 sec.
INFO-FLOW: Finish binding MLP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_CONV_layer 
Execute         schedule -model compute_CONV_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.04 seconds. CPU system time: 0.1 seconds. Elapsed time: 19.45 seconds; current allocated memory: 547.275 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.sched.adb -f 
INFO-FLOW: Finish scheduling compute_CONV_layer.
Execute         set_default_model compute_CONV_layer 
Execute         bind -model compute_CONV_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 8.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.65 seconds; current allocated memory: 550.223 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 5.55 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.bind.adb -f 
INFO-FLOW: Finish binding compute_CONV_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_mean_pooling 
Execute         schedule -model global_mean_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('node_embedding_V_load_2') on array 'node_embedding_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'node_embedding_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 12, loop 'VITIS_LOOP_300_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.98 seconds; current allocated memory: 550.660 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.sched.adb -f 
INFO-FLOW: Finish scheduling global_mean_pooling.
Execute         set_default_model global_mean_pooling 
Execute         bind -model global_mean_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 551.175 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.bind.adb -f 
INFO-FLOW: Finish binding global_mean_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_graph_prediction 
Execute         schedule -model global_graph_prediction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 551.241 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.sched.adb -f 
INFO-FLOW: Finish scheduling global_graph_prediction.
Execute         set_default_model global_graph_prediction 
Execute         bind -model global_graph_prediction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 551.332 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.bind.adb -f 
INFO-FLOW: Finish binding global_graph_prediction.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model GIN_compute_one_graph 
Execute         schedule -model GIN_compute_one_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 551.690 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.sched.adb -f 
INFO-FLOW: Finish scheduling GIN_compute_one_graph.
Execute         set_default_model GIN_compute_one_graph 
Execute         bind -model GIN_compute_one_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 14.42 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 14.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 14.5 seconds; current allocated memory: 555.127 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 11.2 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.bind.adb -f 
INFO-FLOW: Finish binding GIN_compute_one_graph.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_graph 
Execute         rtl_gen_preprocess compute_node_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding 
Execute         rtl_gen_preprocess message_passing 
Execute         rtl_gen_preprocess MLP 
Execute         rtl_gen_preprocess compute_CONV_layer 
Execute         rtl_gen_preprocess global_mean_pooling 
Execute         rtl_gen_preprocess global_graph_prediction 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
INFO-FLOW: Model list for RTL generation: load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_graph -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.36 seconds; current allocated memory: 555.945 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_graph -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_graph 
Execute         gen_rtl load_graph -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_graph 
Execute         syn_report -csynth -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/load_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model load_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.adb 
Execute         gen_tb_info load_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_node_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_10ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 557.676 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_node_embedding 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_node_embedding 
Execute         syn_report -csynth -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_node_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_node_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -model compute_node_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.adb 
Execute         gen_tb_info compute_node_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_edge_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_edge_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_edge_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 559.740 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_edge_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_edge_embedding 
Execute         gen_rtl compute_edge_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_edge_embedding 
Execute         syn_report -csynth -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_edge_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_edge_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -model compute_edge_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.adb 
Execute         gen_tb_info compute_edge_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model message_passing -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_9ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_10ns_9ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 561.838 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl message_passing -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_message_passing 
Execute         gen_rtl message_passing -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_message_passing 
Execute         syn_report -csynth -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/message_passing_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/message_passing_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model message_passing -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.adb 
Execute         gen_tb_info message_passing -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP' is 21601 from HDL expression: (1'b0 == ap_block_pp2_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_10ns_9ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3009_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
Command         create_rtl_model done; 6.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.59 seconds; current allocated memory: 635.882 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.13 sec.
Execute         gen_rtl MLP -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.14 sec.
Execute         syn_report -csynth -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/MLP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 16.2 sec.
Execute         syn_report -rtlxml -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/MLP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 8.52 sec.
Execute         syn_report -verbosereport -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 27.43 sec.
Execute         db_write -model MLP -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.adb 
Command         db_write done; 11.02 sec.
Execute         gen_tb_info MLP -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_CONV_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
Command         create_rtl_model done; 0.73 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 64.99 seconds. CPU system time: 0.66 seconds. Elapsed time: 66.46 seconds; current allocated memory: 790.284 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_CONV_layer 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_CONV_layer 
Execute         syn_report -csynth -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_CONV_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/compute_CONV_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.34 sec.
Execute         db_write -model compute_CONV_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.adb 
Execute         gen_tb_info compute_CONV_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_mean_pooling -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.52 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.69 seconds; current allocated memory: 793.666 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_mean_pooling 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_mean_pooling 
Execute         syn_report -csynth -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_mean_pooling_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_mean_pooling_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.37 sec.
Execute         db_write -model global_mean_pooling -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.adb 
Execute         gen_tb_info global_mean_pooling -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_graph_prediction -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 795.930 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_graph_prediction 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_graph_prediction 
Execute         syn_report -csynth -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_graph_prediction_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/global_graph_prediction_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model global_graph_prediction -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.adb 
Execute         gen_tb_info global_graph_prediction -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model GIN_compute_one_graph -top_prefix  -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
Command         create_rtl_model done; 26.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 21.17 seconds. CPU system time: 1.02 seconds. Elapsed time: 26.25 seconds; current allocated memory: 815.059 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/vhdl/GIN_compute_one_graph 
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/verilog/GIN_compute_one_graph 
Execute         syn_report -csynth -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 11.57 sec.
Execute         db_write -model GIN_compute_one_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.adb 
Execute         gen_tb_info GIN_compute_one_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph 
Command         gen_tb_info done; 0.11 sec.
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         syn_report -designview -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml 
Command         syn_report done; 15.97 sec.
Execute         syn_report -csynthDesign -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain GIN_compute_one_graph 
INFO-FLOW: Model list for RTL component generation: load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Handling components in module [load_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO-FLOW: Handling components in module [compute_node_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_5ns_10ns_14_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_5ns_10ns_14_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_8ns_10ns_16_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_8ns_10ns_16_1_1
INFO-FLOW: Found component GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1.
INFO-FLOW: Append model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: Found component GIN_compute_one_graph_compute_node_embedding_node_embedding_table_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_node_embedding_node_embedding_table_V
INFO-FLOW: Handling components in module [compute_edge_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_5ns_7_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_6ns_10ns_15_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_42_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_42_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_7ns_10ns_15_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_7ns_10ns_15_1_1
INFO-FLOW: Found component GIN_compute_one_graph_compute_edge_embedding_edge_embedding_table_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_edge_embedding_edge_embedding_table_V
INFO-FLOW: Handling components in module [message_passing] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: Handling components in module [MLP] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_11ns_12_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_32s_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_31ns_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_3009_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_1_weights_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_1_weights_V_0
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_in_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: Handling components in module [compute_CONV_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_message_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: Handling components in module [global_mean_pooling] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_34ns_65_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: Found component GIN_compute_one_graph_global_mean_pooling_graph_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_global_mean_pooling_graph_embedding_V
INFO-FLOW: Handling components in module [global_graph_prediction] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO-FLOW: Handling components in module [GIN_compute_one_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_node_feature.
INFO-FLOW: Append model GIN_compute_one_graph_node_feature
INFO-FLOW: Found component GIN_compute_one_graph_edge_attr.
INFO-FLOW: Append model GIN_compute_one_graph_edge_attr
INFO-FLOW: Found component GIN_compute_one_graph_edge_list.
INFO-FLOW: Append model GIN_compute_one_graph_edge_list
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_control_s_axi.
INFO-FLOW: Append model GIN_compute_one_graph_control_s_axi
INFO-FLOW: Found component GIN_compute_one_graph_mem_m_axi.
INFO-FLOW: Append model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: Append model load_graph
INFO-FLOW: Append model compute_node_embedding
INFO-FLOW: Append model compute_edge_embedding
INFO-FLOW: Append model message_passing
INFO-FLOW: Append model MLP
INFO-FLOW: Append model compute_CONV_layer
INFO-FLOW: Append model global_mean_pooling
INFO-FLOW: Append model global_graph_prediction
INFO-FLOW: Append model GIN_compute_one_graph
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: GIN_compute_one_graph_mul_5ns_10ns_14_1_1 GIN_compute_one_graph_mul_8ns_10ns_16_1_1 GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1 GIN_compute_one_graph_compute_node_embedding_node_embedding_table_V GIN_compute_one_graph_mul_3ns_5ns_7_1_1 GIN_compute_one_graph_mul_6ns_10ns_15_1_1 GIN_compute_one_graph_mux_42_32_1_1 GIN_compute_one_graph_mul_7ns_10ns_15_1_1 GIN_compute_one_graph_compute_edge_embedding_edge_embedding_table_V GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1 GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1 GIN_compute_one_graph_mul_3ns_11ns_12_1_1 GIN_compute_one_graph_mul_32s_32s_54_1_1 GIN_compute_one_graph_mul_32s_31ns_54_1_1 GIN_compute_one_graph_mux_3009_32_1_1 GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1 GIN_compute_one_graph_MLP_mlp_1_weights_V_0 GIN_compute_one_graph_MLP_mlp_in_V_0 GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V GIN_compute_one_graph_compute_CONV_layer_message_V GIN_compute_one_graph_mul_32s_34ns_65_1_1 GIN_compute_one_graph_global_mean_pooling_graph_embedding_V GIN_compute_one_graph_node_feature GIN_compute_one_graph_edge_attr GIN_compute_one_graph_edge_list GIN_compute_one_graph_node_embedding_V GIN_compute_one_graph_control_s_axi GIN_compute_one_graph_mem_m_axi load_graph compute_node_embedding compute_edge_embedding message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_5ns_10ns_14_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_8ns_10ns_16_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_node_embedding_node_embedding_table_V
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_42_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_7ns_10ns_15_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_edge_embedding_edge_embedding_table_V
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_6ns_10ns_9ns_15_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_5ns_10ns_9ns_14_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_1_weights_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_global_mean_pooling_graph_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_node_feature
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_attr
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_list
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_control_s_axi
INFO-FLOW: To file: write model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: To file: write model load_graph
INFO-FLOW: To file: write model compute_node_embedding
INFO-FLOW: To file: write model compute_edge_embedding
INFO-FLOW: To file: write model message_passing
INFO-FLOW: To file: write model MLP
INFO-FLOW: To file: write model compute_CONV_layer
INFO-FLOW: To file: write model global_mean_pooling
INFO-FLOW: To file: write model global_graph_prediction
INFO-FLOW: To file: write model GIN_compute_one_graph
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): GIN_compute_one_graph
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.2 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_5ns_10ns_14_1_1_Multiplier_0'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_8ns_10ns_16_1_1_Multiplier_1'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1_rom' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
WARNING: [RTMG 210-274] Memory 'GIN_compute_one_graph_compute_node_embedding_node_embedding_table_V' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_compute_node_embedding_node_embedding_table_V_rom' using ultra ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.55 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_5ns_7_1_1_Multiplier_2'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_6ns_10ns_15_1_1_Multiplier_3'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_7ns_10ns_15_1_1_Multiplier_4'
WARNING: [RTMG 210-274] Memory 'GIN_compute_one_graph_compute_edge_embedding_edge_embedding_table_V' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_compute_edge_embedding_edge_embedding_table_V_rom' using ultra ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.44 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Command         ap_source done; 0.14 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_11ns_12_1_1_Multiplier_5'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_32s_54_1_1_Multiplier_6'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_31ns_54_1_1_Multiplier_7'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
WARNING: [RTMG 210-274] Memory 'GIN_compute_one_graph_MLP_mlp_1_weights_V_0' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_MLP_mlp_1_weights_V_0_rom' using ultra ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_in_V_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.68 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.24 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_34ns_65_1_1_Multiplier_8'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_global_mean_pooling_graph_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.17 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_attr_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.49 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GIN_compute_one_graph xml_exists=1
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=37 #gSsdmPorts=0
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/load_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_node_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_edge_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/message_passing.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/MLP.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/compute_CONV_layer.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_mean_pooling.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global_graph_prediction.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 33.85 seconds. CPU system time: 1.02 seconds. Elapsed time: 37.89 seconds; current allocated memory: 828.398 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v4/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model GIN_compute_one_graph -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 332.48 sec.
Command     csynth_design done; 415.17 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 389.39 seconds. CPU system time: 6.43 seconds. Elapsed time: 415.17 seconds; current allocated memory: 829.849 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.36 sec.
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1 opened at Wed Apr 14 23:46:38 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.44 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         add_library done; 0.26 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.74 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 4.19 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       add_library done; 0.21 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 207.634 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.33 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.27 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.42 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.63 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.45 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.52 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 1.02 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.33 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.28 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.62 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 3.01 sec.
Command         clang_tidy done; 3.2 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.17 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.23 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.94 seconds. CPU system time: 1.66 seconds. Elapsed time: 23.89 seconds; current allocated memory: 209.214 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.42 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.42 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.24 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.26 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.78 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:107:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_343_1'(GIN_compute.cpp:343:20) has been inferred on port 'mem' (GIN_compute.cpp:343:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_347_2'(GIN_compute.cpp:347:23) has been inferred on port 'mem' (GIN_compute.cpp:347:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_351_3'(GIN_compute.cpp:351:23) has been inferred on port 'mem' (GIN_compute.cpp:351:23)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.09 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.92 seconds; current allocated memory: 211.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.894 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 224.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'get_ed_emb_addr' into 'compute_edge_embedding_and_message_passing' (GIN_compute.cpp:206) automatically.
Command           transform done; 0.37 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 240.727 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1 opened at Wed Apr 14 23:49:40 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.48 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         add_library done; 0.28 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.81 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 4.24 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       add_library done; 0.23 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.28 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 207.631 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.31 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.33 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.28 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.47 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.55 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.59 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.94 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.38 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.33 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.42 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.64 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 3.43 sec.
Command         clang_tidy done; 3.63 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.25 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.37 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.45 seconds. CPU system time: 1.65 seconds. Elapsed time: 24.39 seconds; current allocated memory: 209.196 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.56 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.56 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.45 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.45 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.19 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.2 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.17 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.17 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.85 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding_and_message_passing(int, int, int*, int)' (GIN_compute.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:107:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_343_1'(GIN_compute.cpp:343:20) has been inferred on port 'mem' (GIN_compute.cpp:343:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_347_2'(GIN_compute.cpp:347:23) has been inferred on port 'mem' (GIN_compute.cpp:347:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_351_3'(GIN_compute.cpp:351:23) has been inferred on port 'mem' (GIN_compute.cpp:351:23)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.65 seconds. CPU system time: 0.57 seconds. Elapsed time: 7.53 seconds; current allocated memory: 211.823 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.826 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 223.148 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.33 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 239.646 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (GIN_compute.cpp:168) in function 'compute_edge_embedding_and_message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_1' (GIN_compute.cpp:221) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_3' (GIN_compute.cpp:237) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_2' (GIN_compute.cpp:333) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_310_1' (GIN_compute.cpp:310) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_343_1' (GIN_compute.cpp:343) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_2' (GIN_compute.cpp:347) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_3' (GIN_compute.cpp:351) in function 'load_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_310_1' (GIN_compute.cpp:310) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_187_1' (GIN_compute.cpp:187) in function 'compute_edge_embedding_and_message_passing' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_113_1' (GIN_compute.cpp:113) in function 'MLP' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_134_4' (GIN_compute.cpp:134) in function 'MLP' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_140_5' (GIN_compute.cpp:140) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_312_2' (GIN_compute.cpp:311) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_189_2' (GIN_compute.cpp:189) in function 'compute_edge_embedding_and_message_passing' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_2' (GIN_compute.cpp:115) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_92_1' (GIN_compute.cpp:91) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_2' (GIN_compute.cpp:99) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_142_6' (GIN_compute.cpp:142) in function 'MLP' completely with a factor of 300.
INFO: [XFORM 203-102] Automatically partitioning small array 'ed_feature_table_1' completely based on array size.
WARNING: [HLS 200-914] Completely partitioning array 'message.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'message.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'node_embedding.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'node_embedding.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ed_feature_table_1' in dimension 1 completely.
Command           transform done; 41.95 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i32P0A.i2' into 'compute_edge_embedding_and_message_passing' (GIN_compute.cpp:170).
INFO: [XFORM 203-11] Balancing expressions in function 'global_mean_pooling' (GIN_compute.cpp:310:54)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MLP' (GIN_compute.cpp:82:64)...597 expression(s) balanced.
Command           transform done; 73.22 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 114.87 seconds. CPU system time: 0.22 seconds. Elapsed time: 115.2 seconds; current allocated memory: 336.283 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_2' (GIN_compute.cpp:235:35) in function 'compute_node_embedding' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_234_1' (GIN_compute.cpp:234:31) in function 'compute_node_embedding'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_202_5' (GIN_compute.cpp:201:21) in function 'compute_edge_embedding_and_message_passing' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_199_4' (GIN_compute.cpp:199:35) in function 'compute_edge_embedding_and_message_passing' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_3' (GIN_compute.cpp:194:31) in function 'compute_edge_embedding_and_message_passing'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_133_3' (GIN_compute.cpp:133:31) in function 'MLP'.
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:344:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr' (GIN_compute.cpp:348:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:352:22)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:315:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.100' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.101' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.102' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.103' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.104' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.105' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.106' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.107' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.108' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.109' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.110' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.111' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.112' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.113' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.114' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.115' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.116' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.117' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.118' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.119' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.120' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.121' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.122' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.123' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.124' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.125' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.126' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.127' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.128' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.129' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.130' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.131' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.132' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.133' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.134' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.135' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.136' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.137' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.138' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.139' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.140' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.141' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.142' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.143' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.144' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.145' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.146' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.147' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.148' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.149' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.150' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.151' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.152' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.153' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.154' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.155' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.156' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.157' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.158' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.159' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.160' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.161' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.162' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.163' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.164' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.165' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.166' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.167' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.168' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.169' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.170' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.171' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.172' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.173' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.174' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.175' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.176' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.177' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.178' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.179' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.180' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.181' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.182' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.183' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.184' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.185' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.186' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.187' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.188' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.189' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.190' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.191' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.192' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.193' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.194' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.195' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.196' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.197' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.198' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.199' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.200' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.201' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.202' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.203' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.204' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.205' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.206' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.207' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.208' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.209' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.210' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.211' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.212' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.213' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.214' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.215' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.216' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.217' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.218' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.219' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.220' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.221' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.222' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.223' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.224' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.225' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.226' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.227' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.228' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.229' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.230' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.231' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.232' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.233' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.234' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.235' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.236' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.237' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.238' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.239' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.240' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.241' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.242' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.243' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.244' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.245' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.246' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.247' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.248' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.249' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.250' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.251' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.252' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.253' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.254' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.255' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.256' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.257' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.258' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.259' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.260' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.261' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.262' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.263' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.264' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.265' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.266' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.267' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.268' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.269' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.270' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.271' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.272' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.273' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.274' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.275' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.276' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.277' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.278' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.279' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.280' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.281' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.282' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.283' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.284' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.285' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.286' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.287' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.288' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.289' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.290' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.291' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.292' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.293' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.294' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.295' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.296' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.297' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.298' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.299' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V.0' (GIN_compute.cpp:190:29)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.0' (GIN_compute.cpp:116:29)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' (GIN_compute.cpp:144:41)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.100' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.101' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.102' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.103' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.104' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.105' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.106' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.107' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.108' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.109' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.110' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.111' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.112' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.113' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.114' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.115' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.116' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.117' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.118' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.119' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.120' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.121' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.122' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.123' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.124' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.125' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.126' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.127' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.128' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.129' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.130' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.131' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.132' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.133' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.134' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.135' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.136' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.137' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.138' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.139' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.140' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.141' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.142' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.143' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.144' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.145' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.146' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.147' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.148' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.149' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.150' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.151' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.152' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.153' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.154' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.155' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.156' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.157' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.158' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.159' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.160' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.161' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.162' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.163' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.164' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.165' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.166' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.167' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.168' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.169' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.170' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.171' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.172' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.173' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.174' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.175' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.176' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.177' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.178' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.179' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.180' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.181' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.182' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.183' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.184' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.185' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.186' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.187' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.188' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.189' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.190' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.191' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.192' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.193' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.194' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.195' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.196' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.197' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.198' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.199' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.200' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.201' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.202' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.203' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.204' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.205' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.206' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.207' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.208' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.209' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.210' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.211' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.212' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.213' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.214' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.215' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.216' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.217' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.218' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.219' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.220' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.221' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.222' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.223' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.224' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.225' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.226' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.227' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.228' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.229' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.230' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.231' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.232' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.233' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.234' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.235' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.236' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.237' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.238' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.239' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.240' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.241' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.242' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.243' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.244' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.245' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.246' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.247' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.248' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.249' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.250' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.251' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.252' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.253' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.254' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.255' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.256' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.257' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.258' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.259' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.260' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.261' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.262' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.263' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.264' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.265' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.266' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.267' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.268' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.269' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.270' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.271' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.272' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.273' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.274' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.275' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.276' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.277' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.278' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.279' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.280' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.281' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.282' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.283' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.284' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.285' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.286' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.287' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.288' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.289' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.290' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.291' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.292' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.293' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.294' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.295' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.296' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.297' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.298' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.299' 
Command           transform done; 148.63 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 146.76 seconds. CPU system time: 0.6 seconds. Elapsed time: 148.64 seconds; current allocated memory: 632.486 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 264.83 sec.
Command       elaborate done; 296.77 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
Execute         ap_set_top_model GIN_compute_one_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel -topdown 
Execute         preproc_iomode -model GIN_compute_one_graph 
Execute         preproc_iomode -model global_graph_prediction 
Execute         preproc_iomode -model global_mean_pooling 
Execute         preproc_iomode -model compute_CONV_layer 
Execute         preproc_iomode -model MLP 
Execute         preproc_iomode -model compute_edge_embedding_and_message_passing 
Execute         preproc_iomode -model compute_node_embedding 
Execute         preproc_iomode -model load_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Configuring Module : load_graph ...
Execute         set_default_model load_graph 
Execute         apply_spec_resource_limit load_graph 
INFO-FLOW: Configuring Module : compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         apply_spec_resource_limit compute_node_embedding 
INFO-FLOW: Configuring Module : compute_edge_embedding_and_message_passing ...
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         apply_spec_resource_limit compute_edge_embedding_and_message_passing 
INFO-FLOW: Configuring Module : MLP ...
Execute         set_default_model MLP 
Execute         apply_spec_resource_limit MLP 
INFO-FLOW: Configuring Module : compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         apply_spec_resource_limit compute_CONV_layer 
INFO-FLOW: Configuring Module : global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         apply_spec_resource_limit global_mean_pooling 
INFO-FLOW: Configuring Module : global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         apply_spec_resource_limit global_graph_prediction 
INFO-FLOW: Configuring Module : GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         apply_spec_resource_limit GIN_compute_one_graph 
INFO-FLOW: Model list for preprocess: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Preprocessing Module: load_graph ...
Execute         set_default_model load_graph 
Execute         cdfg_preprocess -model load_graph 
Execute         rtl_gen_preprocess load_graph 
INFO-FLOW: Preprocessing Module: compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         cdfg_preprocess -model compute_node_embedding 
Command         cdfg_preprocess done; 0.2 sec.
Execute         rtl_gen_preprocess compute_node_embedding 
INFO-FLOW: Preprocessing Module: compute_edge_embedding_and_message_passing ...
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         cdfg_preprocess -model compute_edge_embedding_and_message_passing 
Command         cdfg_preprocess done; 0.31 sec.
Execute         rtl_gen_preprocess compute_edge_embedding_and_message_passing 
INFO-FLOW: Preprocessing Module: MLP ...
Execute         set_default_model MLP 
Execute         cdfg_preprocess -model MLP 
Command         cdfg_preprocess done; 1.52 sec.
Execute         rtl_gen_preprocess MLP 
INFO-FLOW: Preprocessing Module: compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         cdfg_preprocess -model compute_CONV_layer 
Execute         rtl_gen_preprocess compute_CONV_layer 
INFO-FLOW: Preprocessing Module: global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         cdfg_preprocess -model global_mean_pooling 
Command         cdfg_preprocess done; 8.74 sec.
Execute         rtl_gen_preprocess global_mean_pooling 
INFO-FLOW: Preprocessing Module: global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         cdfg_preprocess -model global_graph_prediction 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'graph_embedding_V' does not exist or is optimized away.
Execute         rtl_gen_preprocess global_graph_prediction 
INFO-FLOW: Preprocessing Module: GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         cdfg_preprocess -model GIN_compute_one_graph 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_graph 
Execute         schedule -model load_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_343_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_343_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_347_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_351_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.18 seconds; current allocated memory: 642.519 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.sched.adb -f 
INFO-FLOW: Finish scheduling load_graph.
Execute         set_default_model load_graph 
Execute         bind -model load_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 642.904 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.bind.adb -f 
INFO-FLOW: Finish binding load_graph.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_node_embedding 
Execute         schedule -model compute_node_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_222_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_222_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_3'.
WARNING: [HLS 200-880] The II Violation in module 'compute_node_embedding' (loop 'VITIS_LOOP_237_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('node_embedding_V_0_addr_write_ln703') of variable 'add_ln703' on array 'node_embedding_V_0' and 'load' operation ('node_embedding_V_0_load') on array 'node_embedding_V_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.68 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.8 seconds; current allocated memory: 650.262 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 4.04 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.sched.adb -f 
Command         db_write done; 0.88 sec.
INFO-FLOW: Finish scheduling compute_node_embedding.
Execute         set_default_model compute_node_embedding 
Execute         bind -model compute_node_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.08 seconds; current allocated memory: 660.941 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 4.44 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.bind.adb -f 
Command         db_write done; 0.91 sec.
INFO-FLOW: Finish binding compute_node_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         schedule -model compute_edge_embedding_and_message_passing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln207) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 8.03 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.43 seconds; current allocated memory: 670.452 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 5.33 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.sched.adb -f 
Command         db_write done; 0.37 sec.
INFO-FLOW: Finish scheduling compute_edge_embedding_and_message_passing.
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         bind -model compute_edge_embedding_and_message_passing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.57 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.27 seconds; current allocated memory: 692.122 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 5.46 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.bind.adb -f 
Command         db_write done; 0.42 sec.
INFO-FLOW: Finish binding compute_edge_embedding_and_message_passing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP 
Execute         schedule -model MLP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_3_VITIS_LOOP_134_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_133_3_VITIS_LOOP_134_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 92.03 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 97.18 seconds. CPU system time: 0.63 seconds. Elapsed time: 97.99 seconds; current allocated memory: 731.213 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 16.3 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.sched.adb -f 
Command         db_write done; 1.52 sec.
INFO-FLOW: Finish scheduling MLP.
Execute         set_default_model MLP 
Execute         bind -model MLP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 19.57 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 36.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 37.39 seconds; current allocated memory: 790.298 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 23.73 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.bind.adb -f 
Command         db_write done; 1.78 sec.
INFO-FLOW: Finish binding MLP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_CONV_layer 
Execute         schedule -model compute_CONV_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.23 seconds. CPU system time: 0.11 seconds. Elapsed time: 25.78 seconds; current allocated memory: 791.593 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.sched.adb -f 
INFO-FLOW: Finish scheduling compute_CONV_layer.
Execute         set_default_model compute_CONV_layer 
Execute         bind -model compute_CONV_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 11.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.43 seconds; current allocated memory: 795.943 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 8.87 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.bind.adb -f 
INFO-FLOW: Finish binding compute_CONV_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_mean_pooling 
Execute         schedule -model global_mean_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_310_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_310_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 33.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 42.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 42.37 seconds; current allocated memory: 820.130 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 29 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.sched.adb -f 
Command         db_write done; 0.75 sec.
INFO-FLOW: Finish scheduling global_mean_pooling.
Execute         set_default_model global_mean_pooling 
Execute         bind -model global_mean_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.78 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 36.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 36.53 seconds; current allocated memory: 850.557 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 29.05 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.bind.adb -f 
Command         db_write done; 0.97 sec.
INFO-FLOW: Finish binding global_mean_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_graph_prediction 
Execute         schedule -model global_graph_prediction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 29.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 30.12 seconds; current allocated memory: 850.640 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.sched.adb -f 
INFO-FLOW: Finish scheduling global_graph_prediction.
Execute         set_default_model global_graph_prediction 
Execute         bind -model global_graph_prediction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 850.731 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.bind.adb -f 
INFO-FLOW: Finish binding global_graph_prediction.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model GIN_compute_one_graph 
Execute         schedule -model GIN_compute_one_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 851.077 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.sched.adb -f 
INFO-FLOW: Finish scheduling GIN_compute_one_graph.
Execute         set_default_model GIN_compute_one_graph 
Execute         bind -model GIN_compute_one_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 22.08 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 22.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 22.17 seconds; current allocated memory: 856.067 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 15.9 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.bind.adb -f 
INFO-FLOW: Finish binding GIN_compute_one_graph.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_graph 
Execute         rtl_gen_preprocess compute_node_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding_and_message_passing 
Execute         rtl_gen_preprocess MLP 
Execute         rtl_gen_preprocess compute_CONV_layer 
Execute         rtl_gen_preprocess global_mean_pooling 
Execute         rtl_gen_preprocess global_graph_prediction 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
INFO-FLOW: Model list for RTL generation: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_graph -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 16.08 seconds; current allocated memory: 856.895 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_graph -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_graph 
Execute         gen_rtl load_graph -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_graph 
Execute         syn_report -csynth -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/load_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/load_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model load_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.adb 
Execute         gen_tb_info load_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_node_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_node_embedding' is 12009 from HDL expression: (1'b1 == ap_CS_fsm_state10)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3009_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
Command         create_rtl_model done; 1.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.49 seconds; current allocated memory: 873.293 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_node_embedding 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_node_embedding 
Execute         syn_report -csynth -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_node_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         syn_report -rtlxml -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_node_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         syn_report -verbosereport -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.92 sec.
Execute         db_write -model compute_node_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.adb 
Command         db_write done; 0.98 sec.
Execute         gen_tb_info compute_node_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_edge_embedding_and_message_passing -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_edge_embedding_and_message_passing' is 12001 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_10ns_9ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3009_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_edge_embedding_and_message_passing'.
Command         create_rtl_model done; 0.79 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.51 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.83 seconds; current allocated memory: 926.163 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_edge_embedding_and_message_passing -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_edge_embedding_and_message_passing 
Execute         gen_rtl compute_edge_embedding_and_message_passing -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_edge_embedding_and_message_passing 
Execute         syn_report -csynth -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_edge_embedding_and_message_passing_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         syn_report -rtlxml -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_edge_embedding_and_message_passing_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 5.22 sec.
Execute         db_write -model compute_edge_embedding_and_message_passing -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.adb 
Command         db_write done; 0.55 sec.
Execute         gen_tb_info compute_edge_embedding_and_message_passing -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP' is 21601 from HDL expression: (1'b0 == ap_block_pp2_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
Command         create_rtl_model done; 11.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.76 seconds. CPU system time: 0.23 seconds. Elapsed time: 18.55 seconds; current allocated memory: 1.030 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.13 sec.
Execute         gen_rtl MLP -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.37 sec.
Execute         syn_report -csynth -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/MLP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 14.52 sec.
Execute         syn_report -rtlxml -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/MLP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 7.1 sec.
Execute         syn_report -verbosereport -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 31.22 sec.
Execute         db_write -model MLP -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.adb 
Command         db_write done; 9.14 sec.
Execute         gen_tb_info MLP -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_CONV_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_CONV_layer' is 18000 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
Command         create_rtl_model done; 10.82 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 74.73 seconds. CPU system time: 0.64 seconds. Elapsed time: 76.56 seconds; current allocated memory: 1.257 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_CONV_layer 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_CONV_layer 
Execute         syn_report -csynth -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_CONV_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.46 sec.
Execute         syn_report -rtlxml -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_CONV_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 1.79 sec.
Execute         syn_report -verbosereport -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 10.32 sec.
Execute         db_write -model compute_CONV_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.adb 
Command         db_write done; 1.74 sec.
Execute         gen_tb_info compute_CONV_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer 
Command         gen_tb_info done; 0.14 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_mean_pooling -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'global_mean_pooling' is 24000, found 8 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state3), (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state5), (1'b1 == ap_CS_fsm_state8), (1'b1 == ap_CS_fsm_state6), (1'b1 == ap_CS_fsm_state7), (1'b1 == ap_CS_fsm_state9), (1'b1 == ap_CS_fsm_state10)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3009_32_1_1': 19 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
Command         create_rtl_model done; 1.61 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.07 seconds. CPU system time: 0.17 seconds. Elapsed time: 19.42 seconds; current allocated memory: 1.307 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_mean_pooling 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_mean_pooling 
Execute         syn_report -csynth -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/global_mean_pooling_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.1 sec.
Execute         syn_report -rtlxml -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/global_mean_pooling_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.49 sec.
Execute         syn_report -verbosereport -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 29.63 sec.
Execute         db_write -model global_mean_pooling -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.adb 
Command         db_write done; 1.62 sec.
Execute         gen_tb_info global_mean_pooling -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_graph_prediction -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 34.28 seconds. CPU system time: 0.35 seconds. Elapsed time: 35.36 seconds; current allocated memory: 1.433 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_graph_prediction 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_graph_prediction 
Execute         syn_report -csynth -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/global_graph_prediction_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/global_graph_prediction_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model global_graph_prediction -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.adb 
Execute         gen_tb_info global_graph_prediction -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model GIN_compute_one_graph -top_prefix  -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'GIN_compute_one_graph' is 15302 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
Command         create_rtl_model done; 49.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 41.81 seconds. CPU system time: 1.28 seconds. Elapsed time: 49.42 seconds; current allocated memory: 1.482 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph 
Command         gen_rtl done; 3.41 sec.
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph 
Command         gen_rtl done; 1.67 sec.
Execute         syn_report -csynth -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.66 sec.
Execute         syn_report -rtlxml -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 1.66 sec.
Execute         syn_report -verbosereport -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 17.84 sec.
Execute         db_write -model GIN_compute_one_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.adb 
Command         db_write done; 1.79 sec.
Execute         gen_tb_info GIN_compute_one_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph 
Command         gen_tb_info done; 0.22 sec.
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         syn_report -designview -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml 
Command         syn_report done; 22.61 sec.
Execute         syn_report -csynthDesign -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain GIN_compute_one_graph 
INFO-FLOW: Model list for RTL component generation: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Handling components in module [load_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO-FLOW: Handling components in module [compute_node_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_8ns_10ns_16_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_8ns_10ns_16_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_3009_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1.
INFO-FLOW: Append model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: Found component GIN_compute_one_graph_compute_node_embedding_node_embedding_table_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_node_embedding_node_embedding_table_V
INFO-FLOW: Handling components in module [compute_edge_embedding_and_message_passing] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_5ns_7_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_42_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_42_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1
INFO-FLOW: Found component GIN_compute_one_graph_compute_edge_embedding_and_message_passing_edge_embedding_table_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_edge_embedding_and_message_passing_edge_embedding_table_V
INFO-FLOW: Handling components in module [MLP] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_11ns_12_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_32s_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_31ns_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_in_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_1_weights_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_1_weights_V_0
INFO-FLOW: Handling components in module [compute_CONV_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_message_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_message_V_0
INFO-FLOW: Handling components in module [global_mean_pooling] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_34ns_65_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: Found component GIN_compute_one_graph_global_mean_pooling_graph_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_global_mean_pooling_graph_embedding_V
INFO-FLOW: Handling components in module [global_graph_prediction] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO-FLOW: Handling components in module [GIN_compute_one_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_node_feature.
INFO-FLOW: Append model GIN_compute_one_graph_node_feature
INFO-FLOW: Found component GIN_compute_one_graph_edge_attr.
INFO-FLOW: Append model GIN_compute_one_graph_edge_attr
INFO-FLOW: Found component GIN_compute_one_graph_edge_list.
INFO-FLOW: Append model GIN_compute_one_graph_edge_list
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_V_0
INFO-FLOW: Found component GIN_compute_one_graph_control_s_axi.
INFO-FLOW: Append model GIN_compute_one_graph_control_s_axi
INFO-FLOW: Found component GIN_compute_one_graph_mem_m_axi.
INFO-FLOW: Append model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: Append model load_graph
INFO-FLOW: Append model compute_node_embedding
INFO-FLOW: Append model compute_edge_embedding_and_message_passing
INFO-FLOW: Append model MLP
INFO-FLOW: Append model compute_CONV_layer
INFO-FLOW: Append model global_mean_pooling
INFO-FLOW: Append model global_graph_prediction
INFO-FLOW: Append model GIN_compute_one_graph
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: GIN_compute_one_graph_mul_8ns_10ns_16_1_1 GIN_compute_one_graph_mux_3009_32_1_1 GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1 GIN_compute_one_graph_compute_node_embedding_node_embedding_table_V GIN_compute_one_graph_mul_3ns_5ns_7_1_1 GIN_compute_one_graph_mux_42_32_1_1 GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1 GIN_compute_one_graph_compute_edge_embedding_and_message_passing_edge_embedding_table_V GIN_compute_one_graph_mul_3ns_11ns_12_1_1 GIN_compute_one_graph_mul_32s_32s_54_1_1 GIN_compute_one_graph_mul_32s_31ns_54_1_1 GIN_compute_one_graph_MLP_mlp_in_V_0 GIN_compute_one_graph_MLP_mlp_1_weights_V_0 GIN_compute_one_graph_compute_CONV_layer_message_V_0 GIN_compute_one_graph_mul_32s_34ns_65_1_1 GIN_compute_one_graph_global_mean_pooling_graph_embedding_V GIN_compute_one_graph_node_feature GIN_compute_one_graph_edge_attr GIN_compute_one_graph_edge_list GIN_compute_one_graph_node_embedding_V_0 GIN_compute_one_graph_control_s_axi GIN_compute_one_graph_mem_m_axi load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_8ns_10ns_16_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_node_embedding_node_embedding_table_V
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_42_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_edge_embedding_and_message_passing_edge_embedding_table_V
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_1_weights_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_message_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_global_mean_pooling_graph_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_node_feature
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_attr
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_list
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_control_s_axi
INFO-FLOW: To file: write model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: To file: write model load_graph
INFO-FLOW: To file: write model compute_node_embedding
INFO-FLOW: To file: write model compute_edge_embedding_and_message_passing
INFO-FLOW: To file: write model MLP
INFO-FLOW: To file: write model compute_CONV_layer
INFO-FLOW: To file: write model global_mean_pooling
INFO-FLOW: To file: write model global_graph_prediction
INFO-FLOW: To file: write model GIN_compute_one_graph
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): GIN_compute_one_graph
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_8ns_10ns_16_1_1_Multiplier_0'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1_rom' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
WARNING: [RTMG 210-274] Memory 'GIN_compute_one_graph_compute_node_embedding_node_embedding_table_V' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_compute_node_embedding_node_embedding_table_V_rom' using ultra ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.48 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_5ns_7_1_1_Multiplier_1'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
WARNING: [RTMG 210-274] Memory 'GIN_compute_one_graph_compute_edge_embedding_and_message_passing_edge_embedding_table_V' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_compute_edge_embedding_and_message_passing_edge_embedding_table_V_rom' using ultra ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.32 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_11ns_12_1_1_Multiplier_2'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_32s_54_1_1_Multiplier_3'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_31ns_54_1_1_Multiplier_4'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_in_V_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
WARNING: [RTMG 210-274] Memory 'GIN_compute_one_graph_MLP_mlp_1_weights_V_0' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_MLP_mlp_1_weights_V_0_rom' using ultra ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.53 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_34ns_65_1_1_Multiplier_5'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_global_mean_pooling_graph_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.17 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_attr_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.38 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GIN_compute_one_graph xml_exists=1
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=30 #gSsdmPorts=0
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 58.6 seconds. CPU system time: 0.95 seconds. Elapsed time: 63.79 seconds; current allocated memory: 1.523 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model GIN_compute_one_graph -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 638.98 sec.
Command     csynth_design done; 935.76 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 906.69 seconds. CPU system time: 8.19 seconds. Elapsed time: 935.76 seconds; current allocated memory: 1.558 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.79 sec.
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1 opened at Thu Apr 15 00:10:22 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.42 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         add_library done; 0.28 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.75 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 4.19 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.23 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 207.632 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.22 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.23 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.29 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.85 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.03 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.08 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.13 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.95 sec.
Command         clang_tidy done; 3.13 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.14 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.3 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.21 seconds. CPU system time: 1.48 seconds. Elapsed time: 21.85 seconds; current allocated memory: 209.212 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.3 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.31 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.13 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.19 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.2 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.78 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:107:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:404:0)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_343_1'(GIN_compute.cpp:343:20) has been inferred on port 'mem' (GIN_compute.cpp:343:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_347_2'(GIN_compute.cpp:347:23) has been inferred on port 'mem' (GIN_compute.cpp:347:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_351_3'(GIN_compute.cpp:351:23) has been inferred on port 'mem' (GIN_compute.cpp:351:23)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.74 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.56 seconds; current allocated memory: 211.890 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.892 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 224.741 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'get_ed_emb_addr' into 'compute_edge_embedding_and_message_passing' (GIN_compute.cpp:206) automatically.
Command           transform done; 0.38 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 240.725 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1 opened at Thu Apr 15 00:21:30 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.43 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         add_library done; 0.28 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.77 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 4.23 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       add_library done; 0.25 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.31 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.631 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.34 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.32 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.42 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.49 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.55 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.99 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.27 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.34 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.35 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.69 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 3.39 sec.
Command         clang_tidy done; 3.55 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.46 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.42 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.66 seconds. CPU system time: 1.66 seconds. Elapsed time: 24.63 seconds; current allocated memory: 209.179 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.53 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.53 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.33 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.34 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.19 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.97 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:229:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding_and_message_passing(int, int, int*, int)' (GIN_compute.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:107:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:374:22)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:335:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:407:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_369_1'(GIN_compute.cpp:369:20) has been inferred on port 'mem' (GIN_compute.cpp:369:20)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_375_3'(GIN_compute.cpp:375:21) has been inferred on port 'mem' (GIN_compute.cpp:375:21)
INFO: [HLS 214-115] Multiple burst reads of length 51900 and bit width 32 in loop 'VITIS_LOOP_380_4'(GIN_compute.cpp:380:23) has been inferred on port 'mem' (GIN_compute.cpp:380:23)
INFO: [HLS 214-115] Multiple burst reads of length 19500 and bit width 32 in loop 'VITIS_LOOP_386_6'(GIN_compute.cpp:386:23) has been inferred on port 'mem' (GIN_compute.cpp:386:23)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_346_1'(GIN_compute.cpp:346:20) has been inferred on port 'mem' (GIN_compute.cpp:346:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_350_2'(GIN_compute.cpp:350:23) has been inferred on port 'mem' (GIN_compute.cpp:350:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_354_3'(GIN_compute.cpp:354:23) has been inferred on port 'mem' (GIN_compute.cpp:354:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:335:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.86 seconds. CPU system time: 0.51 seconds. Elapsed time: 7.7 seconds; current allocated memory: 212.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.293 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 223.685 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.43 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 240.448 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding_and_message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_1' (GIN_compute.cpp:220) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_336_2' (GIN_compute.cpp:336) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_1' (GIN_compute.cpp:313) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_346_1' (GIN_compute.cpp:346) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_350_2' (GIN_compute.cpp:350) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_354_3' (GIN_compute.cpp:354) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_1' (GIN_compute.cpp:369) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_375_3' (GIN_compute.cpp:375) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_381_5' (GIN_compute.cpp:381) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_387_7' (GIN_compute.cpp:387) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_270_2' (GIN_compute.cpp:270) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_4' (GIN_compute.cpp:276) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_313_1' (GIN_compute.cpp:313) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_198_2' (GIN_compute.cpp:198) in function 'compute_edge_embedding_and_message_passing' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_113_1' (GIN_compute.cpp:113) in function 'MLP' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_134_4' (GIN_compute.cpp:134) in function 'MLP' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_140_5' (GIN_compute.cpp:140) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_315_2' (GIN_compute.cpp:314) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_201_3' (GIN_compute.cpp:200) in function 'compute_edge_embedding_and_message_passing' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_1' (GIN_compute.cpp:168) in function 'compute_edge_embedding_and_message_passing' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_2' (GIN_compute.cpp:115) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_92_1' (GIN_compute.cpp:91) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_2' (GIN_compute.cpp:99) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_142_6' (GIN_compute.cpp:142) in function 'MLP' completely with a factor of 300.
WARNING: [HLS 200-914] Completely partitioning array 'edge_embedding_table.V'  accessed through non-constant indices on dimension 1 (GIN_compute.cpp:206:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'edge_embedding_table.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'node_embedding.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'node_embedding.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_weights.V'  accessed through non-constant indices on dimension 3 (GIN_compute.cpp:271:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_bias.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_weights.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:277:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_bias.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:275:9), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'compute_edge_embedding_and_message_passing'.
INFO: [XFORM 203-102] Automatically partitioning small array 'graph_pred_bias.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'graph_pred_bias.V' in dimension 1 completely.
Command           transform done; 56.38 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'global_mean_pooling' (GIN_compute.cpp:313:54)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_edge_embedding_and_message_passing' (GIN_compute.cpp:172:58)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MLP' (GIN_compute.cpp:82:64)...599 expression(s) balanced.
Command           transform done; 115.29 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 171.21 seconds. CPU system time: 0.34 seconds. Elapsed time: 171.7 seconds; current allocated memory: 342.244 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_268_1' (GIN_compute.cpp:268:28) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_3' (GIN_compute.cpp:274:31) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_4' (GIN_compute.cpp:380:31) in function 'load_misc_weights'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_386_6' (GIN_compute.cpp:386:31) in function 'load_misc_weights'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_237_3' (GIN_compute.cpp:236:21) in function 'compute_node_embedding' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_234_2' (GIN_compute.cpp:234:35) in function 'compute_node_embedding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_233_1' (GIN_compute.cpp:233:31) in function 'compute_node_embedding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_1' (GIN_compute.cpp:194:31) in function 'compute_edge_embedding_and_message_passing'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_133_3' (GIN_compute.cpp:133:31) in function 'MLP' the outer loop is not a perfect loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 300 on port 'mem' (GIN_compute.cpp:271:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 600 on port 'mem' (GIN_compute.cpp:277:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_weights.V.0' (GIN_compute.cpp:271:51)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_bias.V.0' (GIN_compute.cpp:269:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_weights.V.0' (GIN_compute.cpp:277:51)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_bias.V.0' (GIN_compute.cpp:275:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_eps.V' (GIN_compute.cpp:370:20)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_pred_weights.V' (GIN_compute.cpp:376:34)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding_table.V' (GIN_compute.cpp:382:33)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding_table.V.0' (GIN_compute.cpp:388:33)
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:347:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr' (GIN_compute.cpp:351:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:355:22)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:318:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.100' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.101' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.102' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.103' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.104' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.105' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.106' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.107' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.108' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.109' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.110' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.111' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.112' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.113' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.114' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.115' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.116' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.117' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.118' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.119' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.120' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.121' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.122' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.123' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.124' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.125' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.126' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.127' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.128' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.129' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.130' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.131' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.132' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.133' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.134' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.135' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.136' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.137' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.138' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.139' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.140' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.141' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.142' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.143' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.144' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.145' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.146' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.147' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.148' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.149' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.150' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.151' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.152' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.153' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.154' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.155' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.156' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.157' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.158' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.159' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.160' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.161' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.162' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.163' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.164' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.165' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.166' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.167' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.168' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.169' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.170' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.171' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.172' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.173' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.174' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.175' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.176' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.177' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.178' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.179' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.180' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.181' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.182' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.183' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.184' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.185' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.186' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.187' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.188' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.189' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.190' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.191' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.192' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.193' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.194' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.195' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.196' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.197' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.198' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.199' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.200' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.201' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.202' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.203' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.204' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.205' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.206' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.207' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.208' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.209' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.210' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.211' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.212' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.213' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.214' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.215' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.216' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.217' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.218' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.219' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.220' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.221' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.222' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.223' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.224' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.225' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.226' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.227' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.228' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.229' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.230' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.231' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.232' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.233' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.234' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.235' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.236' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.237' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.238' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.239' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.240' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.241' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.242' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.243' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.244' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.245' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.246' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.247' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.248' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.249' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.250' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.251' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.252' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.253' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.254' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.255' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.256' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.257' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.258' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.259' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.260' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.261' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.262' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.263' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.264' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.265' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.266' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.267' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.268' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.269' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.270' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.271' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.272' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.273' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.274' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.275' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.276' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.277' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.278' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.279' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.280' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.281' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.282' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.283' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.284' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.285' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.286' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.287' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.288' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.289' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.290' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.291' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.292' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.293' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.294' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.295' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.296' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.297' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.298' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.299' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' (GIN_compute.cpp:245:37)
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.0' (GIN_compute.cpp:116:29)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' (GIN_compute.cpp:144:41)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.100' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.101' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.102' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.103' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.104' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.105' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.106' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.107' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.108' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.109' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.110' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.111' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.112' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.113' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.114' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.115' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.116' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.117' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.118' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.119' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.120' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.121' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.122' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.123' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.124' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.125' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.126' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.127' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.128' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.129' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.130' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.131' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.132' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.133' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.134' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.135' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.136' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.137' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.138' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.139' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.140' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.141' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.142' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.143' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.144' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.145' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.146' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.147' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.148' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.149' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.150' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.151' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.152' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.153' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.154' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.155' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.156' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.157' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.158' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.159' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.160' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.161' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.162' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.163' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.164' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.165' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.166' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.167' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.168' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.169' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.170' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.171' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.172' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.173' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.174' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.175' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.176' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.177' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.178' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.179' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.180' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.181' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.182' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.183' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.184' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.185' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.186' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.187' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.188' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.189' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.190' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.191' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.192' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.193' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.194' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.195' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.196' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.197' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.198' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.199' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.200' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.201' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.202' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.203' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.204' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.205' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.206' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.207' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.208' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.209' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.210' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.211' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.212' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.213' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.214' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.215' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.216' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.217' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.218' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.219' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.220' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.221' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.222' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.223' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.224' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.225' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.226' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.227' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.228' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.229' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.230' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.231' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.232' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.233' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.234' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.235' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.236' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.237' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.238' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.239' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.240' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.241' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.242' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.243' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.244' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.245' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.246' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.247' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.248' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.249' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.250' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.251' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.252' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.253' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.254' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.255' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.256' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.257' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.258' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.259' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.260' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.261' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.262' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.263' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.264' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.265' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.266' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.267' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.268' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.269' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.270' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.271' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.272' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.273' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.274' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.275' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.276' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.277' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.278' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.279' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.280' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.281' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.282' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.283' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.284' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.285' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.286' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.287' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.288' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.289' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.290' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.291' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.292' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.293' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.294' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.295' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.296' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.297' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.298' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.299' 
Command           transform done; 278.26 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 275.85 seconds. CPU system time: 1.08 seconds. Elapsed time: 278.28 seconds; current allocated memory: 720.422 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 450.97 sec.
Command       elaborate done; 483.31 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
Execute         ap_set_top_model GIN_compute_one_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel -topdown 
Execute         preproc_iomode -model GIN_compute_one_graph 
Execute         preproc_iomode -model global_graph_prediction 
Execute         preproc_iomode -model global_mean_pooling 
Execute         preproc_iomode -model compute_CONV_layer 
Execute         preproc_iomode -model MLP 
Execute         preproc_iomode -model compute_edge_embedding_and_message_passing 
Execute         preproc_iomode -model compute_node_embedding 
Execute         preproc_iomode -model load_graph 
Execute         preproc_iomode -model load_misc_weights 
Execute         preproc_iomode -model load_mlp_weights_one_layer 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Configuring Module : load_mlp_weights_one_layer ...
Execute         set_default_model load_mlp_weights_one_layer 
Execute         apply_spec_resource_limit load_mlp_weights_one_layer 
INFO-FLOW: Configuring Module : load_misc_weights ...
Execute         set_default_model load_misc_weights 
Execute         apply_spec_resource_limit load_misc_weights 
INFO-FLOW: Configuring Module : load_graph ...
Execute         set_default_model load_graph 
Execute         apply_spec_resource_limit load_graph 
INFO-FLOW: Configuring Module : compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         apply_spec_resource_limit compute_node_embedding 
INFO-FLOW: Configuring Module : compute_edge_embedding_and_message_passing ...
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         apply_spec_resource_limit compute_edge_embedding_and_message_passing 
INFO-FLOW: Configuring Module : MLP ...
Execute         set_default_model MLP 
Execute         apply_spec_resource_limit MLP 
INFO-FLOW: Configuring Module : compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         apply_spec_resource_limit compute_CONV_layer 
INFO-FLOW: Configuring Module : global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         apply_spec_resource_limit global_mean_pooling 
INFO-FLOW: Configuring Module : global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         apply_spec_resource_limit global_graph_prediction 
INFO-FLOW: Configuring Module : GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         apply_spec_resource_limit GIN_compute_one_graph 
INFO-FLOW: Model list for preprocess: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Preprocessing Module: load_mlp_weights_one_layer ...
Execute         set_default_model load_mlp_weights_one_layer 
Execute         cdfg_preprocess -model load_mlp_weights_one_layer 
Command         cdfg_preprocess done; 0.85 sec.
Execute         rtl_gen_preprocess load_mlp_weights_one_layer 
INFO-FLOW: Preprocessing Module: load_misc_weights ...
Execute         set_default_model load_misc_weights 
Execute         cdfg_preprocess -model load_misc_weights 
Execute         rtl_gen_preprocess load_misc_weights 
INFO-FLOW: Preprocessing Module: load_graph ...
Execute         set_default_model load_graph 
Execute         cdfg_preprocess -model load_graph 
Execute         rtl_gen_preprocess load_graph 
INFO-FLOW: Preprocessing Module: compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         cdfg_preprocess -model compute_node_embedding 
Execute         rtl_gen_preprocess compute_node_embedding 
INFO-FLOW: Preprocessing Module: compute_edge_embedding_and_message_passing ...
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         cdfg_preprocess -model compute_edge_embedding_and_message_passing 
Execute         rtl_gen_preprocess compute_edge_embedding_and_message_passing 
INFO-FLOW: Preprocessing Module: MLP ...
Execute         set_default_model MLP 
Execute         cdfg_preprocess -model MLP 
Command         cdfg_preprocess done; 2.35 sec.
Execute         rtl_gen_preprocess MLP 
INFO-FLOW: Preprocessing Module: compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         cdfg_preprocess -model compute_CONV_layer 
Execute         rtl_gen_preprocess compute_CONV_layer 
INFO-FLOW: Preprocessing Module: global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         cdfg_preprocess -model global_mean_pooling 
Command         cdfg_preprocess done; 8.43 sec.
Execute         rtl_gen_preprocess global_mean_pooling 
INFO-FLOW: Preprocessing Module: global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         cdfg_preprocess -model global_graph_prediction 
Execute         rtl_gen_preprocess global_graph_prediction 
INFO-FLOW: Preprocessing Module: GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         cdfg_preprocess -model GIN_compute_one_graph 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mlp_weights_one_layer 
Execute         schedule -model load_mlp_weights_one_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_270_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_270_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_276_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 16.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.94 seconds. CPU system time: 0.1 seconds. Elapsed time: 28.08 seconds; current allocated memory: 754.204 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 8.96 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.sched.adb -f 
Command         db_write done; 5.47 sec.
INFO-FLOW: Finish scheduling load_mlp_weights_one_layer.
Execute         set_default_model load_mlp_weights_one_layer 
Execute         bind -model load_mlp_weights_one_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.05 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 16.22 seconds. CPU system time: 0.09 seconds. Elapsed time: 16.48 seconds; current allocated memory: 782.635 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 9.13 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.bind.adb -f 
Command         db_write done; 6.01 sec.
INFO-FLOW: Finish binding load_mlp_weights_one_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_misc_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_misc_weights 
Execute         schedule -model load_misc_weights 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln382) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_369_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_375_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_375_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_4_VITIS_LOOP_381_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_380_4_VITIS_LOOP_381_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_6_VITIS_LOOP_387_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_386_6_VITIS_LOOP_387_7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.75 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.27 seconds. CPU system time: 0.15 seconds. Elapsed time: 15.94 seconds; current allocated memory: 784.439 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights.sched.adb -f 
INFO-FLOW: Finish scheduling load_misc_weights.
Execute         set_default_model load_misc_weights 
Execute         bind -model load_misc_weights 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 786.273 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights.bind.adb -f 
INFO-FLOW: Finish binding load_misc_weights.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_graph 
Execute         schedule -model load_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_346_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_346_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_350_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_350_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_354_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_354_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 786.545 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.sched.adb -f 
INFO-FLOW: Finish scheduling load_graph.
Execute         set_default_model load_graph 
Execute         bind -model load_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 786.865 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.bind.adb -f 
INFO-FLOW: Finish binding load_graph.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_node_embedding 
Execute         schedule -model compute_node_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_221_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.66 seconds; current allocated memory: 792.141 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.57 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.sched.adb -f 
Command         db_write done; 0.86 sec.
INFO-FLOW: Finish scheduling compute_node_embedding.
Execute         set_default_model compute_node_embedding 
Execute         bind -model compute_node_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.8 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.25 seconds; current allocated memory: 800.538 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.09 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.bind.adb -f 
Command         db_write done; 1.37 sec.
INFO-FLOW: Finish binding compute_node_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         schedule -model compute_edge_embedding_and_message_passing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_1_VITIS_LOOP_198_2'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('edge_attr_load_2', GIN_compute.cpp:202) on array 'edge_attr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'edge_attr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'VITIS_LOOP_194_1_VITIS_LOOP_198_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.85 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.35 seconds; current allocated memory: 804.796 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.21 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.sched.adb -f 
INFO-FLOW: Finish scheduling compute_edge_embedding_and_message_passing.
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         bind -model compute_edge_embedding_and_message_passing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.64 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.95 seconds; current allocated memory: 809.686 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.3 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding compute_edge_embedding_and_message_passing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP 
Execute         schedule -model MLP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('message_V_load_2') on array 'message_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'message_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 150, Depth = 151, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_134_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 239.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 240.32 seconds. CPU system time: 1.45 seconds. Elapsed time: 241.94 seconds; current allocated memory: 862.525 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 25.72 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.sched.adb -f 
Command         db_write done; 2.55 sec.
INFO-FLOW: Finish scheduling MLP.
Execute         set_default_model MLP 
Execute         bind -model MLP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 47.74 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 75.21 seconds. CPU system time: 0.38 seconds. Elapsed time: 76.02 seconds; current allocated memory: 944.028 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 46.78 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.bind.adb -f 
Command         db_write done; 5.05 sec.
INFO-FLOW: Finish binding MLP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_CONV_layer 
Execute         schedule -model compute_CONV_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.92 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 50.25 seconds. CPU system time: 0.25 seconds. Elapsed time: 52.93 seconds; current allocated memory: 946.639 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.sched.adb -f 
Command         db_write done; 0.29 sec.
INFO-FLOW: Finish scheduling compute_CONV_layer.
Execute         set_default_model compute_CONV_layer 
Execute         bind -model compute_CONV_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31.46 seconds. CPU system time: 0.14 seconds. Elapsed time: 35.39 seconds; current allocated memory: 952.042 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 14.72 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding compute_CONV_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_mean_pooling 
Execute         schedule -model global_mean_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_313_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_313_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 35.58 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 50.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 50.48 seconds; current allocated memory: 976.277 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 29.64 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.sched.adb -f 
Command         db_write done; 0.8 sec.
INFO-FLOW: Finish scheduling global_mean_pooling.
Execute         set_default_model global_mean_pooling 
Execute         bind -model global_mean_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 7.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 37.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 37.84 seconds; current allocated memory: 1006.735 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 29.68 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.bind.adb -f 
Command         db_write done; 0.97 sec.
INFO-FLOW: Finish binding global_mean_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_graph_prediction 
Execute         schedule -model global_graph_prediction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_336_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 30.83 seconds; current allocated memory: 1006.873 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.sched.adb -f 
INFO-FLOW: Finish scheduling global_graph_prediction.
Execute         set_default_model global_graph_prediction 
Execute         bind -model global_graph_prediction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1007.079 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.bind.adb -f 
INFO-FLOW: Finish binding global_graph_prediction.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model GIN_compute_one_graph 
Execute         schedule -model GIN_compute_one_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1007.641 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.sched.adb -f 
INFO-FLOW: Finish scheduling GIN_compute_one_graph.
Execute         set_default_model GIN_compute_one_graph 
Execute         bind -model GIN_compute_one_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 40.45 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 40.39 seconds. CPU system time: 0.14 seconds. Elapsed time: 40.58 seconds; current allocated memory: 1016.309 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 23.85 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.bind.adb -f 
INFO-FLOW: Finish binding GIN_compute_one_graph.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_mlp_weights_one_layer 
Execute         rtl_gen_preprocess load_misc_weights 
Execute         rtl_gen_preprocess load_graph 
Execute         rtl_gen_preprocess compute_node_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding_and_message_passing 
Execute         rtl_gen_preprocess MLP 
Execute         rtl_gen_preprocess compute_CONV_layer 
Execute         rtl_gen_preprocess global_mean_pooling 
Execute         rtl_gen_preprocess global_graph_prediction 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
INFO-FLOW: Model list for RTL generation: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_mlp_weights_one_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'load_mlp_weights_one_layer' is 25263 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_10ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_19ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mlp_weights_one_layer'.
Command         create_rtl_model done; 5.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 29.05 seconds. CPU system time: 0.22 seconds. Elapsed time: 29.35 seconds; current allocated memory: 1.033 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mlp_weights_one_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_mlp_weights_one_layer 
Execute         gen_rtl load_mlp_weights_one_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_mlp_weights_one_layer 
Execute         syn_report -csynth -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/load_mlp_weights_one_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.42 sec.
Execute         syn_report -rtlxml -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/load_mlp_weights_one_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 9.1 sec.
Execute         db_write -model load_mlp_weights_one_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.adb 
Command         db_write done; 6 sec.
Execute         gen_tb_info load_mlp_weights_one_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_misc_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_misc_weights -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_10ns_9ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_misc_weights'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.74 seconds. CPU system time: 0.41 seconds. Elapsed time: 17.89 seconds; current allocated memory: 1.122 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_misc_weights -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_misc_weights 
Execute         gen_rtl load_misc_weights -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_misc_weights 
Execute         syn_report -csynth -model load_misc_weights -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/load_misc_weights_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model load_misc_weights -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/load_misc_weights_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_misc_weights -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.37 sec.
Execute         db_write -model load_misc_weights -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights.adb 
Execute         gen_tb_info load_misc_weights -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_graph -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.128 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_graph -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_graph 
Execute         gen_rtl load_graph -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_graph 
Execute         syn_report -csynth -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/load_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/load_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model load_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.adb 
Execute         gen_tb_info load_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_node_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_node_embedding' is 12017 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_10ns_9ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
Command         create_rtl_model done; 1.7 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 1.141 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_node_embedding 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_node_embedding 
Execute         syn_report -csynth -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_node_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         syn_report -rtlxml -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_node_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.72 sec.
Execute         db_write -model compute_node_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.adb 
Command         db_write done; 0.96 sec.
Execute         gen_tb_info compute_node_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_edge_embedding_and_message_passing -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_9ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3009_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_657_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_edge_embedding_and_message_passing'.
Command         create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.78 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.06 seconds; current allocated memory: 1.176 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_edge_embedding_and_message_passing -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_edge_embedding_and_message_passing 
Execute         gen_rtl compute_edge_embedding_and_message_passing -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_edge_embedding_and_message_passing 
Execute         syn_report -csynth -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_edge_embedding_and_message_passing_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_edge_embedding_and_message_passing_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.49 sec.
Execute         db_write -model compute_edge_embedding_and_message_passing -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.adb 
Command         db_write done; 0.4 sec.
Execute         gen_tb_info compute_edge_embedding_and_message_passing -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP' is 32407 from HDL expression: (1'b1 == ap_CS_fsm_state159)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_60010_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
Command         create_rtl_model done; 6.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.39 seconds. CPU system time: 0.17 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.294 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.23 sec.
Execute         gen_rtl MLP -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.25 sec.
Execute         syn_report -csynth -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/MLP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 14 sec.
Execute         syn_report -rtlxml -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/MLP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 7.14 sec.
Execute         syn_report -verbosereport -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 44.6 sec.
Execute         db_write -model MLP -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.adb 
Command         db_write done; 9.65 sec.
Execute         gen_tb_info MLP -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP 
Command         gen_tb_info done; 0.13 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_CONV_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_CONV_layer' is 26738 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
Command         create_rtl_model done; 17.93 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 95.61 seconds. CPU system time: 1.36 seconds. Elapsed time: 98.56 seconds; current allocated memory: 1.595 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_CONV_layer 
Command         gen_rtl done; 0.29 sec.
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_CONV_layer 
Execute         syn_report -csynth -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_CONV_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.46 sec.
Execute         syn_report -rtlxml -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_CONV_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         syn_report -verbosereport -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 13.99 sec.
Execute         db_write -model compute_CONV_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info compute_CONV_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer 
Command         gen_tb_info done; 0.94 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_mean_pooling -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'global_mean_pooling' is 24000, found 8 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state3), (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state5), (1'b1 == ap_CS_fsm_state8), (1'b1 == ap_CS_fsm_state6), (1'b1 == ap_CS_fsm_state7), (1'b1 == ap_CS_fsm_state9), (1'b1 == ap_CS_fsm_state10)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3009_32_1_1': 19 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
Command         create_rtl_model done; 2.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.55 seconds. CPU system time: 0.3 seconds. Elapsed time: 18.84 seconds; current allocated memory: 1.649 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_mean_pooling 
Command         gen_rtl done; 0.13 sec.
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_mean_pooling 
Command         gen_rtl done; 0.11 sec.
Execute         syn_report -csynth -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/global_mean_pooling_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.2 sec.
Execute         syn_report -rtlxml -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/global_mean_pooling_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.53 sec.
Execute         syn_report -verbosereport -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 33.1 sec.
Execute         db_write -model global_mean_pooling -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.adb 
Command         db_write done; 1.71 sec.
Execute         gen_tb_info global_mean_pooling -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_graph_prediction -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 37.9 seconds. CPU system time: 0.52 seconds. Elapsed time: 39.23 seconds; current allocated memory: 1.775 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_graph_prediction 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_graph_prediction 
Execute         syn_report -csynth -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/global_graph_prediction_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/global_graph_prediction_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model global_graph_prediction -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.adb 
Execute         gen_tb_info global_graph_prediction -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model GIN_compute_one_graph -top_prefix  -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_300' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_301' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_302' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_303' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_304' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_305' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_306' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_307' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_308' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_309' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_310' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_311' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_312' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_313' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_314' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_315' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_316' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_317' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_318' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_319' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_320' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_321' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_322' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_323' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_324' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_325' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_326' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_327' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_328' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_329' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_330' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_331' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_332' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_333' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_334' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_335' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_336' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_337' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_338' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_339' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_340' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_341' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_342' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_343' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_344' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_345' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_346' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_347' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_348' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_349' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_350' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_351' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_352' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_353' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_354' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_355' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_356' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_357' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_358' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_359' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_360' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_361' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_362' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_363' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_364' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_365' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_366' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_367' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_368' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_369' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_370' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_371' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_372' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_373' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_374' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_375' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_376' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_377' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_378' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_379' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_380' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_381' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_382' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_383' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_384' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_385' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_386' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_387' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_388' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_389' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_390' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_391' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_392' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_393' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_394' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_395' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_396' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_397' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_398' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_399' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_400' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_401' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_402' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_403' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_404' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_405' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_406' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_407' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_408' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_409' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_410' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_411' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_412' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_413' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_414' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_415' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_416' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_417' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_418' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_419' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_420' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_421' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_422' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_423' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_424' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_425' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_426' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_427' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_428' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_429' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_430' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_431' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_432' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_433' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_434' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_435' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_436' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_437' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_438' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_439' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_440' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_441' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_442' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_443' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_444' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_445' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_446' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_447' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_448' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_449' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_450' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_451' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_452' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_453' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_454' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_455' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_456' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_457' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_458' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_459' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_460' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_461' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_462' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_463' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_464' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_465' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_466' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_467' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_468' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_469' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_470' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_471' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_472' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_473' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_474' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_475' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_476' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_477' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_478' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_479' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_480' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_481' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_482' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_483' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_484' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_485' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_486' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_487' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_488' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_489' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_490' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_491' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_492' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_493' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_494' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_495' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_496' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_497' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_498' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_499' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_500' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_501' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_502' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_503' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_504' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_505' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_506' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_507' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_508' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_509' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_510' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_511' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_512' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_513' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_514' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_515' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_516' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_517' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_518' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_519' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_520' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_521' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_522' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_523' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_524' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_525' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_526' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_527' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_528' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_529' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_530' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_531' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_532' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_533' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_534' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_535' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_536' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_537' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_538' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_539' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_540' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_541' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_542' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_543' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_544' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_545' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_546' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_547' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_548' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_549' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_550' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_551' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_552' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_553' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_554' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_555' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_556' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_557' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_558' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_559' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_560' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_561' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_562' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_563' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_564' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_565' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_566' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_567' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_568' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_569' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_570' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_571' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_572' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_573' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_574' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_575' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_576' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_577' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_578' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_579' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_580' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_581' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_582' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_583' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_584' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_585' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_586' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_587' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_588' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_589' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_590' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_591' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_592' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_593' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_594' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_595' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_596' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_597' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_598' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_599' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'graph_pred_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'GIN_compute_one_graph' is 19594 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
Command         create_rtl_model done; 173.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 161.91 seconds. CPU system time: 2.7 seconds. Elapsed time: 173.7 seconds; current allocated memory: 1.888 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph 
Command         gen_rtl done; 20.12 sec.
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph 
Command         gen_rtl done; 10.61 sec.
Execute         syn_report -csynth -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 9.9 sec.
Execute         syn_report -rtlxml -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 9.62 sec.
Execute         syn_report -verbosereport -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 34.56 sec.
Execute         db_write -model GIN_compute_one_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.adb 
Command         db_write done; 10.04 sec.
Execute         gen_tb_info GIN_compute_one_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph 
Command         gen_tb_info done; 0.75 sec.
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         syn_report -designview -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml 
Command         syn_report done; 35.5 sec.
Execute         syn_report -csynthDesign -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain GIN_compute_one_graph 
INFO-FLOW: Model list for RTL component generation: load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Handling components in module [load_mlp_weights_one_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_11ns_12_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_19ns_20_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_19ns_20_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_10ns_11_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_10ns_11_1_1
INFO-FLOW: Handling components in module [load_misc_weights] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1
INFO-FLOW: Handling components in module [load_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO-FLOW: Handling components in module [compute_node_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1.
INFO-FLOW: Append model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: Handling components in module [compute_edge_embedding_and_message_passing] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_5ns_7_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_657_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_657_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_3009_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: Handling components in module [MLP] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_33s_32s_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_33s_32s_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_60010_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_60010_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_32s_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_31ns_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_in_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: Handling components in module [compute_CONV_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_message_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: Handling components in module [global_mean_pooling] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_34ns_65_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: Handling components in module [global_graph_prediction] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO-FLOW: Handling components in module [GIN_compute_one_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mlp_1_weights_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_mlp_1_weights_V_0
INFO-FLOW: Found component GIN_compute_one_graph_mlp_1_bias_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_mlp_1_bias_V_0
INFO-FLOW: Found component GIN_compute_one_graph_graph_pred_weights_V.
INFO-FLOW: Append model GIN_compute_one_graph_graph_pred_weights_V
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_table_V.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_table_V
INFO-FLOW: Found component GIN_compute_one_graph_edge_embedding_table_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_edge_embedding_table_V_0
INFO-FLOW: Found component GIN_compute_one_graph_node_feature.
INFO-FLOW: Append model GIN_compute_one_graph_node_feature
INFO-FLOW: Found component GIN_compute_one_graph_edge_attr.
INFO-FLOW: Append model GIN_compute_one_graph_edge_attr
INFO-FLOW: Found component GIN_compute_one_graph_edge_list.
INFO-FLOW: Append model GIN_compute_one_graph_edge_list
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_V_0
INFO-FLOW: Found component GIN_compute_one_graph_graph_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_graph_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_control_s_axi.
INFO-FLOW: Append model GIN_compute_one_graph_control_s_axi
INFO-FLOW: Found component GIN_compute_one_graph_mem_m_axi.
INFO-FLOW: Append model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: Append model load_mlp_weights_one_layer
INFO-FLOW: Append model load_misc_weights
INFO-FLOW: Append model load_graph
INFO-FLOW: Append model compute_node_embedding
INFO-FLOW: Append model compute_edge_embedding_and_message_passing
INFO-FLOW: Append model MLP
INFO-FLOW: Append model compute_CONV_layer
INFO-FLOW: Append model global_mean_pooling
INFO-FLOW: Append model global_graph_prediction
INFO-FLOW: Append model GIN_compute_one_graph
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: GIN_compute_one_graph_mul_3ns_11ns_12_1_1 GIN_compute_one_graph_mul_3ns_19ns_20_1_1 GIN_compute_one_graph_mul_3ns_10ns_11_1_1 GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1 GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1 GIN_compute_one_graph_mul_3ns_5ns_7_1_1 GIN_compute_one_graph_mux_657_32_1_1 GIN_compute_one_graph_mux_3009_32_1_1 GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1 GIN_compute_one_graph_mul_33s_32s_54_1_1 GIN_compute_one_graph_mux_60010_32_1_1 GIN_compute_one_graph_mul_32s_32s_54_1_1 GIN_compute_one_graph_mul_32s_31ns_54_1_1 GIN_compute_one_graph_MLP_mlp_in_V_0 GIN_compute_one_graph_compute_CONV_layer_message_V GIN_compute_one_graph_mul_32s_34ns_65_1_1 GIN_compute_one_graph_mlp_1_weights_V_0 GIN_compute_one_graph_mlp_1_bias_V_0 GIN_compute_one_graph_graph_pred_weights_V GIN_compute_one_graph_node_embedding_table_V GIN_compute_one_graph_edge_embedding_table_V_0 GIN_compute_one_graph_node_feature GIN_compute_one_graph_edge_attr GIN_compute_one_graph_edge_list GIN_compute_one_graph_node_embedding_V_0 GIN_compute_one_graph_graph_embedding_V GIN_compute_one_graph_control_s_axi GIN_compute_one_graph_mem_m_axi load_mlp_weights_one_layer load_misc_weights load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_19ns_20_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_10ns_11_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_657_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_33s_32s_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_60010_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mlp_1_weights_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_mlp_1_bias_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_graph_pred_weights_V
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_table_V
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_embedding_table_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_node_feature
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_attr
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_list
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_graph_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_control_s_axi
INFO-FLOW: To file: write model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: To file: write model load_mlp_weights_one_layer
INFO-FLOW: To file: write model load_misc_weights
INFO-FLOW: To file: write model load_graph
INFO-FLOW: To file: write model compute_node_embedding
INFO-FLOW: To file: write model compute_edge_embedding_and_message_passing
INFO-FLOW: To file: write model MLP
INFO-FLOW: To file: write model compute_CONV_layer
INFO-FLOW: To file: write model global_mean_pooling
INFO-FLOW: To file: write model global_graph_prediction
INFO-FLOW: To file: write model GIN_compute_one_graph
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): GIN_compute_one_graph
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_11ns_12_1_1_Multiplier_0'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_19ns_20_1_1_Multiplier_1'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_10ns_11_1_1_Multiplier_2'
Command         ap_source done; 0.35 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1_rom' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.14 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_5ns_7_1_1_Multiplier_3'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Command         ap_source done; 0.25 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_4'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_32s_54_1_1_Multiplier_5'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_31ns_54_1_1_Multiplier_6'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_in_V_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.51 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_34ns_65_1_1_Multiplier_7'
Command         ap_source done; 0.11 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_mlp_1_bias_V_0_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_pred_weights_V_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_attr_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.84 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GIN_compute_one_graph xml_exists=1
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=38 #gSsdmPorts=0
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_misc_weights.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.tbgen.tcl 
Command         ap_source done; 0.14 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 141.91 seconds. CPU system time: 1.94 seconds. Elapsed time: 149.46 seconds; current allocated memory: 1.973 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model GIN_compute_one_graph -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 1195.18 sec.
Command     csynth_design done; 1678.49 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1628.75 seconds. CPU system time: 14.59 seconds. Elapsed time: 1678.49 seconds; current allocated memory: 2.042 GB.
Execute     cleanup_all 
Command     cleanup_all done; 1.55 sec.
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1 opened at Thu Apr 15 01:14:10 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.55 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         add_library done; 0.27 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.87 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 4.14 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.22 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 207.663 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.33 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.21 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.15 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.3 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.13 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.17 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.88 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.01 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.08 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.57 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.35 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.87 sec.
Command         clang_tidy done; 3.06 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.16 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.29 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.69 seconds. CPU system time: 1.52 seconds. Elapsed time: 23.03 seconds; current allocated memory: 209.210 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.24 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.25 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.17 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.17 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.17 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.7 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding_and_message_passing(int, int, int (*) [3], int)' (GIN_compute.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:107:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_347_1'(GIN_compute.cpp:347:20) has been inferred on port 'mem' (GIN_compute.cpp:347:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_351_2'(GIN_compute.cpp:351:23) has been inferred on port 'mem' (GIN_compute.cpp:351:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_357_4'(GIN_compute.cpp:357:23) has been inferred on port 'mem' (GIN_compute.cpp:357:23)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.77 seconds. CPU system time: 0.46 seconds. Elapsed time: 6.56 seconds; current allocated memory: 211.974 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.978 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 223.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.31 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 239.780 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding_and_message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_2' (GIN_compute.cpp:114) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_1' (GIN_compute.cpp:221) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_2' (GIN_compute.cpp:337) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_314_1' (GIN_compute.cpp:314) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_1' (GIN_compute.cpp:347) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_352_3' (GIN_compute.cpp:352) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_4' (GIN_compute.cpp:357) in function 'load_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_314_1' (GIN_compute.cpp:314) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_199_2' (GIN_compute.cpp:199) in function 'compute_edge_embedding_and_message_passing' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_134_4' (GIN_compute.cpp:134) in function 'MLP' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_140_5' (GIN_compute.cpp:140) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_316_2' (GIN_compute.cpp:315) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_202_3' (GIN_compute.cpp:201) in function 'compute_edge_embedding_and_message_passing' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_1' (GIN_compute.cpp:168) in function 'compute_edge_embedding_and_message_passing' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_92_1' (GIN_compute.cpp:91) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_2' (GIN_compute.cpp:99) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_142_6' (GIN_compute.cpp:142) in function 'MLP' completely with a factor of 300.
INFO: [XFORM 203-101] Partitioning array 'edge_embedding_table.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'edge_attr'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:116:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'node_embedding.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'node_embedding.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'compute_edge_embedding_and_message_passing'.
Command           transform done; 26.61 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'global_mean_pooling' (GIN_compute.cpp:314:54)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MLP' (GIN_compute.cpp:82:59)...597 expression(s) balanced.
Command           transform done; 40.19 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 66.55 seconds. CPU system time: 0.16 seconds. Elapsed time: 66.82 seconds; current allocated memory: 327.083 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_351_2' (GIN_compute.cpp:351:31) in function 'load_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_195_1' (GIN_compute.cpp:195:31) in function 'compute_edge_embedding_and_message_passing'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_1' (GIN_compute.cpp:113:31) in function 'MLP'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_133_3' (GIN_compute.cpp:133:31) in function 'MLP'.
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:348:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:358:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr.0' (GIN_compute.cpp:353:29)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:319:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.100' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.101' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.102' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.103' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.104' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.105' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.106' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.107' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.108' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.109' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.110' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.111' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.112' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.113' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.114' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.115' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.116' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.117' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.118' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.119' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.120' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.121' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.122' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.123' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.124' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.125' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.126' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.127' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.128' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.129' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.130' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.131' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.132' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.133' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.134' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.135' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.136' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.137' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.138' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.139' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.140' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.141' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.142' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.143' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.144' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.145' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.146' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.147' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.148' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.149' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.150' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.151' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.152' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.153' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.154' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.155' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.156' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.157' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.158' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.159' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.160' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.161' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.162' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.163' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.164' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.165' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.166' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.167' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.168' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.169' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.170' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.171' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.172' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.173' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.174' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.175' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.176' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.177' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.178' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.179' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.180' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.181' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.182' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.183' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.184' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.185' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.186' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.187' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.188' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.189' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.190' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.191' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.192' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.193' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.194' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.195' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.196' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.197' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.198' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.199' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.200' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.201' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.202' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.203' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.204' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.205' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.206' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.207' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.208' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.209' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.210' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.211' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.212' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.213' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.214' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.215' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.216' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.217' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.218' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.219' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.220' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.221' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.222' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.223' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.224' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.225' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.226' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.227' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.228' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.229' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.230' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.231' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.232' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.233' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.234' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.235' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.236' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.237' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.238' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.239' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.240' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.241' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.242' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.243' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.244' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.245' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.246' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.247' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.248' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.249' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.250' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.251' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.252' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.253' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.254' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.255' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.256' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.257' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.258' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.259' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.260' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.261' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.262' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.263' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.264' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.265' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.266' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.267' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.268' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.269' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.270' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.271' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.272' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.273' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.274' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.275' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.276' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.277' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.278' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.279' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.280' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.281' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.282' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.283' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.284' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.285' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.286' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.287' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.288' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.289' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.290' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.291' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.292' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.293' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.294' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.295' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.296' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.297' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.298' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.299' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' (GIN_compute.cpp:144:41)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.1' (GIN_compute.cpp:116:31)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.0' (GIN_compute.cpp:115:29)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.100' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.101' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.102' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.103' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.104' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.105' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.106' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.107' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.108' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.109' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.110' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.111' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.112' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.113' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.114' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.115' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.116' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.117' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.118' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.119' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.120' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.121' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.122' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.123' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.124' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.125' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.126' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.127' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.128' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.129' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.130' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.131' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.132' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.133' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.134' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.135' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.136' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.137' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.138' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.139' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.140' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.141' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.142' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.143' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.144' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.145' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.146' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.147' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.148' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.149' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.150' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.151' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.152' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.153' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.154' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.155' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.156' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.157' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.158' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.159' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.160' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.161' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.162' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.163' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.164' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.165' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.166' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.167' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.168' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.169' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.170' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.171' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.172' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.173' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.174' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.175' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.176' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.177' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.178' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.179' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.180' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.181' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.182' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.183' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.184' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.185' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.186' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.187' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.188' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.189' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.190' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.191' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.192' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.193' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.194' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.195' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.196' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.197' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.198' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.199' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.200' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.201' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.202' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.203' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.204' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.205' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.206' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.207' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.208' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.209' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.210' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.211' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.212' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.213' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.214' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.215' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.216' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.217' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.218' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.219' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.220' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.221' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.222' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.223' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.224' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.225' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.226' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.227' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.228' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.229' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.230' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.231' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.232' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.233' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.234' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.235' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.236' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.237' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.238' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.239' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.240' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.241' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.242' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.243' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.244' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.245' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.246' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.247' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.248' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.249' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.250' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.251' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.252' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.253' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.254' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.255' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.256' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.257' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.258' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.259' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.260' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.261' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.262' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.263' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.264' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.265' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.266' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.267' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.268' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.269' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.270' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.271' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.272' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.273' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.274' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.275' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.276' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.277' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.278' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.279' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.280' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.281' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.282' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.283' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.284' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.285' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.286' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.287' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.288' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.289' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.290' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.291' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.292' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.293' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.294' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.295' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.296' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.297' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.298' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.299' 
Command           transform done; 111.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 109.56 seconds. CPU system time: 0.41 seconds. Elapsed time: 111.21 seconds; current allocated memory: 569.947 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 178.81 sec.
Command       elaborate done; 208.47 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
Execute         ap_set_top_model GIN_compute_one_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel -topdown 
Execute         preproc_iomode -model GIN_compute_one_graph 
Execute         preproc_iomode -model global_graph_prediction 
Execute         preproc_iomode -model global_mean_pooling 
Execute         preproc_iomode -model compute_CONV_layer 
Execute         preproc_iomode -model MLP 
Execute         preproc_iomode -model compute_edge_embedding_and_message_passing 
Execute         preproc_iomode -model compute_node_embedding 
Execute         preproc_iomode -model load_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Configuring Module : load_graph ...
Execute         set_default_model load_graph 
Execute         apply_spec_resource_limit load_graph 
INFO-FLOW: Configuring Module : compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         apply_spec_resource_limit compute_node_embedding 
INFO-FLOW: Configuring Module : compute_edge_embedding_and_message_passing ...
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         apply_spec_resource_limit compute_edge_embedding_and_message_passing 
INFO-FLOW: Configuring Module : MLP ...
Execute         set_default_model MLP 
Execute         apply_spec_resource_limit MLP 
INFO-FLOW: Configuring Module : compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         apply_spec_resource_limit compute_CONV_layer 
INFO-FLOW: Configuring Module : global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         apply_spec_resource_limit global_mean_pooling 
INFO-FLOW: Configuring Module : global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         apply_spec_resource_limit global_graph_prediction 
INFO-FLOW: Configuring Module : GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         apply_spec_resource_limit GIN_compute_one_graph 
INFO-FLOW: Model list for preprocess: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Preprocessing Module: load_graph ...
Execute         set_default_model load_graph 
Execute         cdfg_preprocess -model load_graph 
Execute         rtl_gen_preprocess load_graph 
INFO-FLOW: Preprocessing Module: compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         cdfg_preprocess -model compute_node_embedding 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'node_feature' does not exist or is optimized away.
Execute         rtl_gen_preprocess compute_node_embedding 
INFO-FLOW: Preprocessing Module: compute_edge_embedding_and_message_passing ...
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         cdfg_preprocess -model compute_edge_embedding_and_message_passing 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'edge_attr_0' does not exist or is optimized away.
Execute         rtl_gen_preprocess compute_edge_embedding_and_message_passing 
INFO-FLOW: Preprocessing Module: MLP ...
Execute         set_default_model MLP 
Execute         cdfg_preprocess -model MLP 
Command         cdfg_preprocess done; 2 sec.
Execute         rtl_gen_preprocess MLP 
INFO-FLOW: Preprocessing Module: compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         cdfg_preprocess -model compute_CONV_layer 
Execute         rtl_gen_preprocess compute_CONV_layer 
INFO-FLOW: Preprocessing Module: global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         cdfg_preprocess -model global_mean_pooling 
Command         cdfg_preprocess done; 7.74 sec.
Execute         rtl_gen_preprocess global_mean_pooling 
INFO-FLOW: Preprocessing Module: global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         cdfg_preprocess -model global_graph_prediction 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'graph_embedding_V' does not exist or is optimized away.
Execute         rtl_gen_preprocess global_graph_prediction 
INFO-FLOW: Preprocessing Module: GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         cdfg_preprocess -model GIN_compute_one_graph 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (GIN_compute.cpp:435): 'node_embedding_table_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (GIN_compute.cpp:436): 'edge_embedding_table_V_0' does not exist or is optimized away.
Execute         rtl_gen_preprocess GIN_compute_one_graph 
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_graph 
Execute         schedule -model load_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_347_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_2_VITIS_LOOP_352_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_351_2_VITIS_LOOP_352_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_357_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_357_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.29 seconds; current allocated memory: 581.375 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.sched.adb -f 
INFO-FLOW: Finish scheduling load_graph.
Execute         set_default_model load_graph 
Execute         bind -model load_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 581.774 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.bind.adb -f 
INFO-FLOW: Finish binding load_graph.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_node_embedding 
Execute         schedule -model compute_node_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.16 seconds; current allocated memory: 584.333 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.93 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling compute_node_embedding.
Execute         set_default_model compute_node_embedding 
Execute         bind -model compute_node_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 596.266 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.81 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding compute_node_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         schedule -model compute_edge_embedding_and_message_passing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_195_1_VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_195_1_VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.75 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.74 seconds; current allocated memory: 599.075 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.56 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.sched.adb -f 
INFO-FLOW: Finish scheduling compute_edge_embedding_and_message_passing.
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         bind -model compute_edge_embedding_and_message_passing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.49 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.14 seconds; current allocated memory: 602.945 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.65 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding compute_edge_embedding_and_message_passing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP 
Execute         schedule -model MLP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1_VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1_VITIS_LOOP_114_2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_3_VITIS_LOOP_134_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_133_3_VITIS_LOOP_134_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 88.72 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 89.97 seconds. CPU system time: 0.52 seconds. Elapsed time: 90.58 seconds; current allocated memory: 640.250 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 15.27 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.sched.adb -f 
Command         db_write done; 2.34 sec.
INFO-FLOW: Finish scheduling MLP.
Execute         set_default_model MLP 
Execute         bind -model MLP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 25.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 42.57 seconds. CPU system time: 0.1 seconds. Elapsed time: 42.98 seconds; current allocated memory: 695.704 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 24.33 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.bind.adb -f 
Command         db_write done; 3.03 sec.
INFO-FLOW: Finish binding MLP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_CONV_layer 
Execute         schedule -model compute_CONV_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.87 seconds. CPU system time: 0.09 seconds. Elapsed time: 27.56 seconds; current allocated memory: 697.199 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.sched.adb -f 
INFO-FLOW: Finish scheduling compute_CONV_layer.
Execute         set_default_model compute_CONV_layer 
Execute         bind -model compute_CONV_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 9.86 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.89 seconds. CPU system time: 0 seconds. Elapsed time: 9.92 seconds; current allocated memory: 700.452 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 9.11 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.bind.adb -f 
INFO-FLOW: Finish binding compute_CONV_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_mean_pooling 
Execute         schedule -model global_mean_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_314_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_314_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 32.85 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 41.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 42.06 seconds; current allocated memory: 724.687 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 29.02 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.sched.adb -f 
Command         db_write done; 0.8 sec.
INFO-FLOW: Finish scheduling global_mean_pooling.
Execute         set_default_model global_mean_pooling 
Execute         bind -model global_mean_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.95 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 36.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 36.78 seconds; current allocated memory: 755.094 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 30.42 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.bind.adb -f 
Command         db_write done; 1.05 sec.
INFO-FLOW: Finish binding global_mean_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_graph_prediction 
Execute         schedule -model global_graph_prediction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 31.57 seconds; current allocated memory: 755.162 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.sched.adb -f 
INFO-FLOW: Finish scheduling global_graph_prediction.
Execute         set_default_model global_graph_prediction 
Execute         bind -model global_graph_prediction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 755.268 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.bind.adb -f 
INFO-FLOW: Finish binding global_graph_prediction.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model GIN_compute_one_graph 
Execute         schedule -model GIN_compute_one_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 755.601 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.sched.adb -f 
INFO-FLOW: Finish scheduling GIN_compute_one_graph.
Execute         set_default_model GIN_compute_one_graph 
Execute         bind -model GIN_compute_one_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 20.82 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 20.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 20.89 seconds; current allocated memory: 759.868 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 15.28 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.bind.adb -f 
INFO-FLOW: Finish binding GIN_compute_one_graph.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_graph 
Execute         rtl_gen_preprocess compute_node_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding_and_message_passing 
Execute         rtl_gen_preprocess MLP 
Execute         rtl_gen_preprocess compute_CONV_layer 
Execute         rtl_gen_preprocess global_mean_pooling 
Execute         rtl_gen_preprocess global_graph_prediction 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
INFO-FLOW: Model list for RTL generation: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_graph -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 15.5 seconds; current allocated memory: 760.807 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_graph -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_graph 
Execute         gen_rtl load_graph -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_graph 
Execute         syn_report -csynth -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/load_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/load_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model load_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.adb 
Execute         gen_tb_info load_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_node_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_node_embedding' is 12301 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 769.369 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_node_embedding 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_node_embedding 
Execute         syn_report -csynth -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_node_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_node_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.88 sec.
Execute         db_write -model compute_node_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info compute_node_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_edge_embedding_and_message_passing -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_9ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3009_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_edge_embedding_and_message_passing'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 787.756 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_edge_embedding_and_message_passing -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_edge_embedding_and_message_passing 
Execute         gen_rtl compute_edge_embedding_and_message_passing -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_edge_embedding_and_message_passing 
Execute         syn_report -csynth -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_edge_embedding_and_message_passing_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_edge_embedding_and_message_passing_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.8 sec.
Execute         db_write -model compute_edge_embedding_and_message_passing -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info compute_edge_embedding_and_message_passing -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP' is 21601 from HDL expression: (1'b0 == ap_block_pp2_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 300 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_10ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
Command         create_rtl_model done; 6.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.64 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.89 seconds; current allocated memory: 883.512 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.14 sec.
Execute         gen_rtl MLP -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP 
Command         gen_rtl done; 0.18 sec.
Execute         syn_report -csynth -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/MLP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 15.35 sec.
Execute         syn_report -rtlxml -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/MLP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 7.66 sec.
Execute         syn_report -verbosereport -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 32.51 sec.
Execute         db_write -model MLP -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.adb 
Command         db_write done; 10.36 sec.
Execute         gen_tb_info MLP -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_CONV_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_CONV_layer' is 15334 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
Command         create_rtl_model done; 2.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 69.85 seconds. CPU system time: 0.59 seconds. Elapsed time: 71.58 seconds; current allocated memory: 1.063 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_CONV_layer 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_CONV_layer 
Execute         syn_report -csynth -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_CONV_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         syn_report -rtlxml -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/compute_CONV_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 8.78 sec.
Execute         db_write -model compute_CONV_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info compute_CONV_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer 
Command         gen_tb_info done; 0.11 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_mean_pooling -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'global_mean_pooling' is 24000, found 8 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state3), (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state5), (1'b1 == ap_CS_fsm_state8), (1'b1 == ap_CS_fsm_state6), (1'b1 == ap_CS_fsm_state7), (1'b1 == ap_CS_fsm_state9), (1'b1 == ap_CS_fsm_state10)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3009_32_1_1': 19 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
Command         create_rtl_model done; 1.77 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.39 seconds. CPU system time: 0.08 seconds. Elapsed time: 11.59 seconds; current allocated memory: 1.107 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_mean_pooling 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_mean_pooling 
Execute         syn_report -csynth -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/global_mean_pooling_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1 sec.
Execute         syn_report -rtlxml -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/global_mean_pooling_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.5 sec.
Execute         syn_report -verbosereport -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 29.81 sec.
Execute         db_write -model global_mean_pooling -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.adb 
Command         db_write done; 1.59 sec.
Execute         gen_tb_info global_mean_pooling -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_graph_prediction -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 34.37 seconds. CPU system time: 0.34 seconds. Elapsed time: 35.43 seconds; current allocated memory: 1.232 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_graph_prediction 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_graph_prediction 
Execute         syn_report -csynth -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/global_graph_prediction_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/global_graph_prediction_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model global_graph_prediction -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.adb 
Execute         gen_tb_info global_graph_prediction -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model GIN_compute_one_graph -top_prefix  -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_weights_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weights_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'GIN_compute_one_graph' is 15312 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
Command         create_rtl_model done; 37.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 31.78 seconds. CPU system time: 1.02 seconds. Elapsed time: 37.44 seconds; current allocated memory: 1.272 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/vhdl/GIN_compute_one_graph 
Command         gen_rtl done; 3.54 sec.
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/verilog/GIN_compute_one_graph 
Command         gen_rtl done; 1.71 sec.
Execute         syn_report -csynth -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.78 sec.
Execute         syn_report -rtlxml -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 1.72 sec.
Execute         syn_report -verbosereport -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 16.45 sec.
Execute         db_write -model GIN_compute_one_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.adb 
Command         db_write done; 1.79 sec.
Execute         gen_tb_info GIN_compute_one_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph 
Command         gen_tb_info done; 0.16 sec.
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         syn_report -designview -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml 
Command         syn_report done; 19.63 sec.
Execute         syn_report -csynthDesign -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain GIN_compute_one_graph 
INFO-FLOW: Model list for RTL component generation: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Handling components in module [load_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_load_graph_node_feature.
INFO-FLOW: Append model GIN_compute_one_graph_load_graph_node_feature
INFO-FLOW: Found component GIN_compute_one_graph_load_graph_edge_attr_0.
INFO-FLOW: Append model GIN_compute_one_graph_load_graph_edge_attr_0
INFO-FLOW: Handling components in module [compute_node_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO-FLOW: Handling components in module [compute_edge_embedding_and_message_passing] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mux_3009_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: Handling components in module [MLP] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_11ns_12_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_5ns_10ns_14_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_5ns_10ns_14_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_32s_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_31ns_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_1_weights_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_1_weights_V_0
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_in_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: Handling components in module [compute_CONV_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_message_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: Handling components in module [global_mean_pooling] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_34ns_65_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: Found component GIN_compute_one_graph_global_mean_pooling_graph_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_global_mean_pooling_graph_embedding_V
INFO-FLOW: Handling components in module [global_graph_prediction] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO-FLOW: Handling components in module [GIN_compute_one_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_edge_list.
INFO-FLOW: Append model GIN_compute_one_graph_edge_list
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_V_0
INFO-FLOW: Found component GIN_compute_one_graph_control_s_axi.
INFO-FLOW: Append model GIN_compute_one_graph_control_s_axi
INFO-FLOW: Found component GIN_compute_one_graph_mem_m_axi.
INFO-FLOW: Append model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: Append model load_graph
INFO-FLOW: Append model compute_node_embedding
INFO-FLOW: Append model compute_edge_embedding_and_message_passing
INFO-FLOW: Append model MLP
INFO-FLOW: Append model compute_CONV_layer
INFO-FLOW: Append model global_mean_pooling
INFO-FLOW: Append model global_graph_prediction
INFO-FLOW: Append model GIN_compute_one_graph
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: GIN_compute_one_graph_load_graph_node_feature GIN_compute_one_graph_load_graph_edge_attr_0 GIN_compute_one_graph_mux_3009_32_1_1 GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1 GIN_compute_one_graph_mul_3ns_11ns_12_1_1 GIN_compute_one_graph_mul_5ns_10ns_14_1_1 GIN_compute_one_graph_mul_32s_32s_54_1_1 GIN_compute_one_graph_mul_32s_31ns_54_1_1 GIN_compute_one_graph_MLP_mlp_1_weights_V_0 GIN_compute_one_graph_MLP_mlp_in_V_0 GIN_compute_one_graph_compute_CONV_layer_message_V GIN_compute_one_graph_mul_32s_34ns_65_1_1 GIN_compute_one_graph_global_mean_pooling_graph_embedding_V GIN_compute_one_graph_edge_list GIN_compute_one_graph_node_embedding_V_0 GIN_compute_one_graph_control_s_axi GIN_compute_one_graph_mem_m_axi load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: To file: write model GIN_compute_one_graph_load_graph_node_feature
INFO-FLOW: To file: write model GIN_compute_one_graph_load_graph_edge_attr_0
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_3009_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_11ns_12_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_5ns_10ns_14_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_1_weights_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_in_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_34ns_65_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_global_mean_pooling_graph_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_list
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_control_s_axi
INFO-FLOW: To file: write model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: To file: write model load_graph
INFO-FLOW: To file: write model compute_node_embedding
INFO-FLOW: To file: write model compute_edge_embedding_and_message_passing
INFO-FLOW: To file: write model MLP
INFO-FLOW: To file: write model compute_CONV_layer
INFO-FLOW: To file: write model global_mean_pooling
INFO-FLOW: To file: write model global_graph_prediction
INFO-FLOW: To file: write model GIN_compute_one_graph
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): GIN_compute_one_graph
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_load_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_load_graph_edge_attr_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Command         ap_source done; 0.13 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_11ns_12_1_1_Multiplier_0'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_5ns_10ns_14_1_1_Multiplier_1'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_32s_54_1_1_Multiplier_2'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_31ns_54_1_1_Multiplier_3'
WARNING: [RTMG 210-274] Memory 'GIN_compute_one_graph_MLP_mlp_1_weights_V_0' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_MLP_mlp_1_weights_V_0_rom' using ultra ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_in_V_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.62 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_34ns_65_1_1_Multiplier_4'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_global_mean_pooling_graph_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.17 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.27 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GIN_compute_one_graph xml_exists=1
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=25 #gSsdmPorts=0
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/load_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_node_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/MLP.tbgen.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/compute_CONV_layer.tbgen.tcl 
Command         ap_source done; 0.13 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_mean_pooling.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global_graph_prediction.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 53.52 seconds. CPU system time: 0.81 seconds. Elapsed time: 58.17 seconds; current allocated memory: 1.306 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v5/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model GIN_compute_one_graph -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 563.88 sec.
Command     csynth_design done; 772.37 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 746.05 seconds. CPU system time: 6.8 seconds. Elapsed time: 772.37 seconds; current allocated memory: 1.330 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.59 sec.
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1 opened at Thu Apr 15 13:43:50 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.23 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         add_library done; 0.25 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.52 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.78 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       add_library done; 0.2 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 207.662 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.3 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.23 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.24 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.45 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.21 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.84 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.07 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.32 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.39 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.47 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.84 sec.
Command         clang_tidy done; 3.01 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.17 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; error code: 1; 1.18 sec.
ERROR: [HLS 207-3425] redefinition of 'num_of_nodes': GIN_compute.cpp:445:9
INFO: [HLS 207-71] previous definition is here: GIN_compute.cpp:441:6
ERROR: [HLS 207-3425] redefinition of 'num_of_edges': GIN_compute.cpp:446:9
INFO: [HLS 207-71] previous definition is here: GIN_compute.cpp:442:9
Command       elaborate done; error code: 2; 22.43 sec.
Command     csynth_design done; error code: 2; 22.44 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.18 seconds. CPU system time: 1.46 seconds. Elapsed time: 22.44 seconds; current allocated memory: 209.205 MB.
Command   ap_source done; error code: 1; 26.49 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1 opened at Thu Apr 15 13:44:59 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.23 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         add_library done; 0.25 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.52 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.93 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.22 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 207.631 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.32 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.34 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.37 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.23 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.87 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.09 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.34 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.54 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.93 sec.
Command         clang_tidy done; 3.11 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.24 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.35 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.67 seconds. CPU system time: 1.54 seconds. Elapsed time: 22.97 seconds; current allocated memory: 209.210 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.32 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.32 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.11 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.82 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding_and_message_passing(int, int, int (*) [3], int)' (GIN_compute.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int)' into 'MLP(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], int, int)' (GIN_compute.cpp:107:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_347_1'(GIN_compute.cpp:347:20) has been inferred on port 'mem' (GIN_compute.cpp:347:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_351_2'(GIN_compute.cpp:351:23) has been inferred on port 'mem' (GIN_compute.cpp:351:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_357_4'(GIN_compute.cpp:357:23) has been inferred on port 'mem' (GIN_compute.cpp:357:23)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.92 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.76 seconds; current allocated memory: 211.978 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 211.981 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 226.130 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.35 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 246.512 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding_and_message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_2' (GIN_compute.cpp:114) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_1' (GIN_compute.cpp:221) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_2' (GIN_compute.cpp:337) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_314_1' (GIN_compute.cpp:314) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_1' (GIN_compute.cpp:347) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_352_3' (GIN_compute.cpp:352) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_4' (GIN_compute.cpp:357) in function 'load_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_314_1' (GIN_compute.cpp:314) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_199_2' (GIN_compute.cpp:199) in function 'compute_edge_embedding_and_message_passing' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_134_4' (GIN_compute.cpp:134) in function 'MLP' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_140_5' (GIN_compute.cpp:140) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_316_2' (GIN_compute.cpp:315) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_202_3' (GIN_compute.cpp:201) in function 'compute_edge_embedding_and_message_passing' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_1' (GIN_compute.cpp:168) in function 'compute_edge_embedding_and_message_passing' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_92_1' (GIN_compute.cpp:91) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_2' (GIN_compute.cpp:99) in function 'MLP' completely with a factor of 300.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_142_6' (GIN_compute.cpp:142) in function 'MLP' completely with a factor of 300.
INFO: [XFORM 203-101] Partitioning array 'edge_embedding_table.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'edge_attr'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:116:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'node_embedding.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'node_embedding.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'compute_edge_embedding_and_message_passing'.
Command           transform done; 22.16 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'global_mean_pooling' (GIN_compute.cpp:314:54)...18 expression(s) balanced.
Command           transform done; 26.72 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 48.66 seconds. CPU system time: 0.14 seconds. Elapsed time: 48.9 seconds; current allocated memory: 318.871 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_351_2' (GIN_compute.cpp:351:31) in function 'load_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_195_1' (GIN_compute.cpp:195:31) in function 'compute_edge_embedding_and_message_passing'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_1' (GIN_compute.cpp:113:31) in function 'MLP'.
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:348:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:358:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr.0' (GIN_compute.cpp:353:29)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:319:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.100' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.101' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.102' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.103' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.104' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.105' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.106' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.107' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.108' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.109' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.110' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.111' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.112' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.113' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.114' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.115' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.116' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.117' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.118' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.119' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.120' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.121' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.122' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.123' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.124' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.125' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.126' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.127' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.128' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.129' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.130' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.131' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.132' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.133' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.134' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.135' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.136' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.137' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.138' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.139' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.140' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.141' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.142' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.143' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.144' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.145' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.146' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.147' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.148' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.149' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.150' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.151' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.152' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.153' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.154' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.155' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.156' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.157' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.158' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.159' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.160' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.161' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.162' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.163' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.164' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.165' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.166' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.167' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.168' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.169' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.170' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.171' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.172' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.173' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.174' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.175' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.176' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.177' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.178' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.179' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.180' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.181' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.182' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.183' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.184' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.185' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.186' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.187' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.188' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.189' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.190' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.191' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.192' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.193' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.194' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.195' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.196' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.197' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.198' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.199' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.200' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.201' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.202' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.203' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.204' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.205' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.206' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.207' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.208' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.209' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.210' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.211' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.212' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.213' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.214' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.215' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.216' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.217' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.218' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.219' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.220' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.221' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.222' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.223' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.224' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.225' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.226' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.227' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.228' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.229' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.230' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.231' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.232' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.233' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.234' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.235' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.236' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.237' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.238' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.239' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.240' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.241' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.242' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.243' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.244' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.245' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.246' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.247' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.248' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.249' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.250' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.251' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.252' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.253' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.254' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.255' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.256' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.257' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.258' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.259' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.260' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.261' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.262' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.263' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.264' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.265' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.266' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.267' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.268' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.269' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.270' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.271' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.272' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.273' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.274' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.275' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.276' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.277' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.278' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.279' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.280' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.281' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.282' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.283' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.284' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.285' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.286' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.287' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.288' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.289' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.290' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.291' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.292' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.293' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.294' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.295' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.296' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.297' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.298' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.299' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' (GIN_compute.cpp:144:41)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.1' (GIN_compute.cpp:116:31)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.0' (GIN_compute.cpp:115:29)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.100' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.101' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.102' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.103' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.104' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.105' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.106' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.107' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.108' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.109' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.110' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.111' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.112' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.113' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.114' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.115' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.116' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.117' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.118' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.119' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.120' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.121' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.122' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.123' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.124' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.125' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.126' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.127' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.128' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.129' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.130' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.131' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.132' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.133' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.134' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.135' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.136' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.137' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.138' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.139' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.140' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.141' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.142' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.143' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.144' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.145' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.146' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.147' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.148' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.149' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.150' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.151' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.152' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.153' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.154' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.155' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.156' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.157' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.158' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.159' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.160' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.161' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.162' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.163' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.164' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.165' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.166' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.167' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.168' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.169' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.170' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.171' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.172' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.173' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.174' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.175' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.176' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.177' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.178' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.179' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.180' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.181' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.182' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.183' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.184' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.185' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.186' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.187' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.188' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.189' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.190' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.191' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.192' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.193' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.194' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.195' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.196' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.197' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.198' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.199' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.200' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.201' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.202' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.203' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.204' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.205' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.206' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.207' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.208' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.209' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.210' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.211' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.212' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.213' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.214' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.215' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.216' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.217' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.218' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.219' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.220' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.221' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.222' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.223' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.224' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.225' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.226' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.227' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.228' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.229' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.230' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.231' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.232' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.233' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.234' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.235' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.236' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.237' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.238' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.239' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.240' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.241' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.242' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.243' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.244' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.245' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.246' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.247' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.248' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.249' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.250' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.251' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.252' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.253' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.254' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.255' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.256' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.257' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.258' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.259' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.260' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.261' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.262' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.263' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.264' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.265' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.266' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.267' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.268' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.269' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.270' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.271' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.272' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.273' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.274' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.275' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.276' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.277' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.278' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.279' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.280' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.281' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.282' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.283' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.284' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.285' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.286' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.287' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.288' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.289' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.290' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.291' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.292' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.293' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.294' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.295' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.296' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.297' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.298' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.299' 
Command           transform done; 67.23 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 65.6 seconds. CPU system time: 0.4 seconds. Elapsed time: 67.24 seconds; current allocated memory: 530.808 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 116.99 sec.
Command       elaborate done; 146.73 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
Execute         ap_set_top_model GIN_compute_one_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel -topdown 
Execute         preproc_iomode -model GIN_compute_one_graph 
Execute         preproc_iomode -model global_graph_prediction 
Execute         preproc_iomode -model global_mean_pooling 
Execute         preproc_iomode -model compute_CONV_layer 
Execute         preproc_iomode -model MLP 
Execute         preproc_iomode -model compute_edge_embedding_and_message_passing 
Execute         preproc_iomode -model compute_node_embedding 
Execute         preproc_iomode -model load_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Configuring Module : load_graph ...
Execute         set_default_model load_graph 
Execute         apply_spec_resource_limit load_graph 
INFO-FLOW: Configuring Module : compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         apply_spec_resource_limit compute_node_embedding 
INFO-FLOW: Configuring Module : compute_edge_embedding_and_message_passing ...
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         apply_spec_resource_limit compute_edge_embedding_and_message_passing 
INFO-FLOW: Configuring Module : MLP ...
Execute         set_default_model MLP 
Execute         apply_spec_resource_limit MLP 
INFO-FLOW: Configuring Module : compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         apply_spec_resource_limit compute_CONV_layer 
INFO-FLOW: Configuring Module : global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         apply_spec_resource_limit global_mean_pooling 
INFO-FLOW: Configuring Module : global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         apply_spec_resource_limit global_graph_prediction 
INFO-FLOW: Configuring Module : GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         apply_spec_resource_limit GIN_compute_one_graph 
INFO-FLOW: Model list for preprocess: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Preprocessing Module: load_graph ...
Execute         set_default_model load_graph 
Execute         cdfg_preprocess -model load_graph 
Execute         rtl_gen_preprocess load_graph 
INFO-FLOW: Preprocessing Module: compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         cdfg_preprocess -model compute_node_embedding 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'node_feature' does not exist or is optimized away.
Execute         rtl_gen_preprocess compute_node_embedding 
INFO-FLOW: Preprocessing Module: compute_edge_embedding_and_message_passing ...
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         cdfg_preprocess -model compute_edge_embedding_and_message_passing 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'edge_attr_0' does not exist or is optimized away.
Execute         rtl_gen_preprocess compute_edge_embedding_and_message_passing 
INFO-FLOW: Preprocessing Module: MLP ...
Execute         set_default_model MLP 
Execute         cdfg_preprocess -model MLP 
Command         cdfg_preprocess done; 1.21 sec.
Execute         rtl_gen_preprocess MLP 
INFO-FLOW: Preprocessing Module: compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         cdfg_preprocess -model compute_CONV_layer 
Execute         rtl_gen_preprocess compute_CONV_layer 
INFO-FLOW: Preprocessing Module: global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         cdfg_preprocess -model global_mean_pooling 
Command         cdfg_preprocess done; 8.82 sec.
Execute         rtl_gen_preprocess global_mean_pooling 
INFO-FLOW: Preprocessing Module: global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         cdfg_preprocess -model global_graph_prediction 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'graph_embedding_V' does not exist or is optimized away.
Execute         rtl_gen_preprocess global_graph_prediction 
INFO-FLOW: Preprocessing Module: GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         cdfg_preprocess -model GIN_compute_one_graph 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (GIN_compute.cpp:435): 'node_embedding_table_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (GIN_compute.cpp:436): 'edge_embedding_table_V_0' does not exist or is optimized away.
Execute         rtl_gen_preprocess GIN_compute_one_graph 
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_graph 
Execute         schedule -model load_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_347_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_2_VITIS_LOOP_352_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_351_2_VITIS_LOOP_352_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_357_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_357_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.49 seconds; current allocated memory: 539.532 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.sched.adb -f 
INFO-FLOW: Finish scheduling load_graph.
Execute         set_default_model load_graph 
Execute         bind -model load_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 539.929 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.bind.adb -f 
INFO-FLOW: Finish binding load_graph.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_node_embedding 
Execute         schedule -model compute_node_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.1 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.25 seconds; current allocated memory: 542.494 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.02 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling compute_node_embedding.
Execute         set_default_model compute_node_embedding 
Execute         bind -model compute_node_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 554.426 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.87 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding compute_node_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         schedule -model compute_edge_embedding_and_message_passing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_195_1_VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_195_1_VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.84 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.88 seconds; current allocated memory: 557.237 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.68 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.sched.adb -f 
INFO-FLOW: Finish scheduling compute_edge_embedding_and_message_passing.
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         bind -model compute_edge_embedding_and_message_passing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.49 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.26 seconds; current allocated memory: 561.104 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.79 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.bind.adb -f 
Command         db_write done; 0.35 sec.
INFO-FLOW: Finish binding compute_edge_embedding_and_message_passing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP 
Execute         schedule -model MLP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1_VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1_VITIS_LOOP_114_2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 17.75 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.56 seconds. CPU system time: 0.1 seconds. Elapsed time: 19.94 seconds; current allocated memory: 577.748 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.45 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.sched.adb -f 
Command         db_write done; 1.34 sec.
INFO-FLOW: Finish scheduling MLP.
Execute         set_default_model MLP 
Execute         bind -model MLP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.66 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 12.46 seconds; current allocated memory: 604.233 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 10.77 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.bind.adb -f 
Command         db_write done; 1.49 sec.
INFO-FLOW: Finish binding MLP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_CONV_layer 
Execute         schedule -model compute_CONV_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.1 seconds. CPU system time: 0.09 seconds. Elapsed time: 12.38 seconds; current allocated memory: 605.078 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.sched.adb -f 
INFO-FLOW: Finish scheduling compute_CONV_layer.
Execute         set_default_model compute_CONV_layer 
Execute         bind -model compute_CONV_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 5.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.34 seconds; current allocated memory: 606.896 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 4 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.bind.adb -f 
INFO-FLOW: Finish binding compute_CONV_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_mean_pooling 
Execute         schedule -model global_mean_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_314_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_314_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 34.99 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 38.9 seconds. CPU system time: 0.13 seconds. Elapsed time: 39.07 seconds; current allocated memory: 631.182 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 29.93 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.sched.adb -f 
Command         db_write done; 0.78 sec.
INFO-FLOW: Finish scheduling global_mean_pooling.
Execute         set_default_model global_mean_pooling 
Execute         bind -model global_mean_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 7.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 37.5 seconds. CPU system time: 0.08 seconds. Elapsed time: 37.82 seconds; current allocated memory: 661.596 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 30.43 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.bind.adb -f 
Command         db_write done; 1.05 sec.
INFO-FLOW: Finish binding global_mean_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_graph_prediction 
Execute         schedule -model global_graph_prediction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 31.58 seconds; current allocated memory: 661.678 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.sched.adb -f 
INFO-FLOW: Finish scheduling global_graph_prediction.
Execute         set_default_model global_graph_prediction 
Execute         bind -model global_graph_prediction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 661.797 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.bind.adb -f 
INFO-FLOW: Finish binding global_graph_prediction.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model GIN_compute_one_graph 
Execute         schedule -model GIN_compute_one_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 662.071 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.sched.adb -f 
INFO-FLOW: Finish scheduling GIN_compute_one_graph.
Execute         set_default_model GIN_compute_one_graph 
Execute         bind -model GIN_compute_one_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 11.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.46 seconds; current allocated memory: 664.908 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.38 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.bind.adb -f 
INFO-FLOW: Finish binding GIN_compute_one_graph.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_graph 
Execute         rtl_gen_preprocess compute_node_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding_and_message_passing 
Execute         rtl_gen_preprocess MLP 
Execute         rtl_gen_preprocess compute_CONV_layer 
Execute         rtl_gen_preprocess global_mean_pooling 
Execute         rtl_gen_preprocess global_graph_prediction 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
INFO-FLOW: Model list for RTL generation: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_graph -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.57 seconds; current allocated memory: 665.848 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_graph -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_graph 
Execute         gen_rtl load_graph -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_graph 
Execute         syn_report -csynth -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/load_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/load_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model load_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.adb 
Execute         gen_tb_info load_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_node_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_node_embedding' is 9901 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 674.411 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_node_embedding 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_node_embedding 
Execute         syn_report -csynth -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/compute_node_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/compute_node_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.89 sec.
Execute         db_write -model compute_node_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info compute_node_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_edge_embedding_and_message_passing -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_9ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3009_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_edge_embedding_and_message_passing'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.74 seconds; current allocated memory: 692.824 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_edge_embedding_and_message_passing -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_edge_embedding_and_message_passing 
Execute         gen_rtl compute_edge_embedding_and_message_passing -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_edge_embedding_and_message_passing 
Execute         syn_report -csynth -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/compute_edge_embedding_and_message_passing_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/compute_edge_embedding_and_message_passing_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.94 sec.
Execute         db_write -model compute_edge_embedding_and_message_passing -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info compute_edge_embedding_and_message_passing -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP' is 9601 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_10ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
Command         create_rtl_model done; 3.65 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.99 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.2 seconds; current allocated memory: 741.802 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP 
Execute         gen_rtl MLP -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP 
Execute         syn_report -csynth -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/MLP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 5.35 sec.
Execute         syn_report -rtlxml -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/MLP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 2.74 sec.
Execute         syn_report -verbosereport -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 13.38 sec.
Execute         db_write -model MLP -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.adb 
Command         db_write done; 4.18 sec.
Execute         gen_tb_info MLP -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_CONV_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_CONV_layer' is 12934 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
Command         create_rtl_model done; 1.92 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28.47 seconds. CPU system time: 0.23 seconds. Elapsed time: 29.18 seconds; current allocated memory: 841.283 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_CONV_layer 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_CONV_layer 
Execute         syn_report -csynth -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/compute_CONV_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.38 sec.
Execute         syn_report -rtlxml -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/compute_CONV_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         syn_report -verbosereport -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 4.05 sec.
Execute         db_write -model compute_CONV_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.adb 
Command         db_write done; 0.25 sec.
Execute         gen_tb_info compute_CONV_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_mean_pooling -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'global_mean_pooling' is 19200, found 8 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state3), (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state5), (1'b1 == ap_CS_fsm_state8), (1'b1 == ap_CS_fsm_state6), (1'b1 == ap_CS_fsm_state7), (1'b1 == ap_CS_fsm_state9), (1'b1 == ap_CS_fsm_state10)
INFO: [RTGEN 206-100] Generating core module 'mul_24s_26ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3009_24_1_1': 19 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
Command         create_rtl_model done; 1.7 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.82 seconds; current allocated memory: 885.631 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_mean_pooling 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_mean_pooling 
Execute         syn_report -csynth -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/global_mean_pooling_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.01 sec.
Execute         syn_report -rtlxml -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/global_mean_pooling_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.5 sec.
Execute         syn_report -verbosereport -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 31.81 sec.
Execute         db_write -model global_mean_pooling -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.adb 
Command         db_write done; 1.76 sec.
Execute         gen_tb_info global_mean_pooling -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_graph_prediction -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 36.4 seconds. CPU system time: 0.34 seconds. Elapsed time: 37.66 seconds; current allocated memory: 1015.077 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_graph_prediction 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_graph_prediction 
Execute         syn_report -csynth -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/global_graph_prediction_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/global_graph_prediction_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model global_graph_prediction -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.adb 
Execute         gen_tb_info global_graph_prediction -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model GIN_compute_one_graph -top_prefix  -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_201' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_203' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_205' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_207' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_209' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_211' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_213' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_215' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_217' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_219' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_221' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_223' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_225' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_227' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_229' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_231' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_233' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_235' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_237' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_239' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_241' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_243' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_245' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_247' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_249' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_251' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_253' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_255' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_257' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_259' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_261' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_263' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_265' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_267' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_269' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_271' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_273' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_275' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_277' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_279' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_281' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_283' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_285' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_287' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_289' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_291' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_293' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_295' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_297' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_299' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_200' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_202' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_204' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_206' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_208' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_210' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_212' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_214' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_216' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_218' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_220' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_222' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_224' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_226' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_228' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_230' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_232' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_234' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_236' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_238' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_240' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_242' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_244' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_246' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_248' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_250' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_252' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_254' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_256' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_258' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_260' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_262' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_264' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_266' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_268' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_270' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_272' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_274' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_276' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_278' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_280' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_282' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_284' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_286' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_288' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_290' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_292' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_294' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_296' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_298' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'GIN_compute_one_graph' is 12912 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
Command         create_rtl_model done; 20.91 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18.48 seconds. CPU system time: 0.48 seconds. Elapsed time: 21.02 seconds; current allocated memory: 1.023 GB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph 
Command         gen_rtl done; 3.52 sec.
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph 
Command         gen_rtl done; 1.84 sec.
Execute         syn_report -csynth -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.92 sec.
Execute         syn_report -rtlxml -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 2.33 sec.
Execute         syn_report -verbosereport -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 9.02 sec.
Execute         db_write -model GIN_compute_one_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.adb 
Command         db_write done; 1.82 sec.
Execute         gen_tb_info GIN_compute_one_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph 
Command         gen_tb_info done; 0.12 sec.
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         syn_report -designview -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml 
Command         syn_report done; 11.22 sec.
Execute         syn_report -csynthDesign -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain GIN_compute_one_graph 
INFO-FLOW: Model list for RTL component generation: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Handling components in module [load_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_load_graph_node_feature.
INFO-FLOW: Append model GIN_compute_one_graph_load_graph_node_feature
INFO-FLOW: Found component GIN_compute_one_graph_load_graph_edge_attr_0.
INFO-FLOW: Append model GIN_compute_one_graph_load_graph_edge_attr_0
INFO-FLOW: Handling components in module [compute_node_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO-FLOW: Handling components in module [compute_edge_embedding_and_message_passing] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mux_3009_24_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_3009_24_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: Handling components in module [MLP] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_5ns_10ns_14_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_5ns_10ns_14_1_1
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_in_V_1.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_in_V_1
INFO-FLOW: Handling components in module [compute_CONV_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_message_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: Handling components in module [global_mean_pooling] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_24s_26ns_50_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_24s_26ns_50_1_1
INFO-FLOW: Found component GIN_compute_one_graph_global_mean_pooling_graph_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_global_mean_pooling_graph_embedding_V
INFO-FLOW: Handling components in module [global_graph_prediction] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO-FLOW: Handling components in module [GIN_compute_one_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_edge_list.
INFO-FLOW: Append model GIN_compute_one_graph_edge_list
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_V_0
INFO-FLOW: Found component GIN_compute_one_graph_control_s_axi.
INFO-FLOW: Append model GIN_compute_one_graph_control_s_axi
INFO-FLOW: Found component GIN_compute_one_graph_mem_m_axi.
INFO-FLOW: Append model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: Append model load_graph
INFO-FLOW: Append model compute_node_embedding
INFO-FLOW: Append model compute_edge_embedding_and_message_passing
INFO-FLOW: Append model MLP
INFO-FLOW: Append model compute_CONV_layer
INFO-FLOW: Append model global_mean_pooling
INFO-FLOW: Append model global_graph_prediction
INFO-FLOW: Append model GIN_compute_one_graph
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: GIN_compute_one_graph_load_graph_node_feature GIN_compute_one_graph_load_graph_edge_attr_0 GIN_compute_one_graph_mux_3009_24_1_1 GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1 GIN_compute_one_graph_mul_5ns_10ns_14_1_1 GIN_compute_one_graph_MLP_mlp_in_V_1 GIN_compute_one_graph_compute_CONV_layer_message_V GIN_compute_one_graph_mul_24s_26ns_50_1_1 GIN_compute_one_graph_global_mean_pooling_graph_embedding_V GIN_compute_one_graph_edge_list GIN_compute_one_graph_node_embedding_V_0 GIN_compute_one_graph_control_s_axi GIN_compute_one_graph_mem_m_axi load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: To file: write model GIN_compute_one_graph_load_graph_node_feature
INFO-FLOW: To file: write model GIN_compute_one_graph_load_graph_edge_attr_0
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_3009_24_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_16s_10ns_9ns_16_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_5ns_10ns_14_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_in_V_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_24s_26ns_50_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_global_mean_pooling_graph_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_list
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_control_s_axi
INFO-FLOW: To file: write model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: To file: write model load_graph
INFO-FLOW: To file: write model compute_node_embedding
INFO-FLOW: To file: write model compute_edge_embedding_and_message_passing
INFO-FLOW: To file: write model MLP
INFO-FLOW: To file: write model compute_CONV_layer
INFO-FLOW: To file: write model global_mean_pooling
INFO-FLOW: To file: write model global_graph_prediction
INFO-FLOW: To file: write model GIN_compute_one_graph
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): GIN_compute_one_graph
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_load_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_load_graph_edge_attr_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.15 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Command         ap_source done; 0.14 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_5ns_10ns_14_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_in_V_1_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.17 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_24s_26ns_50_1_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_global_mean_pooling_graph_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.25 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GIN_compute_one_graph xml_exists=1
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Command         ap_source done; 0.11 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Command         ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=21 #gSsdmPorts=0
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Command         ap_source done; 0.13 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Command         ap_source done; 0.13 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.tbgen.tcl 
Command         ap_source done; 0.13 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.tbgen.tcl 
Command         ap_source done; 0.25 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 38.06 seconds. CPU system time: 0.92 seconds. Elapsed time: 41.54 seconds; current allocated memory: 1.055 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model GIN_compute_one_graph -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 343.99 sec.
Command     csynth_design done; 490.73 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 471.3 seconds. CPU system time: 5.61 seconds. Elapsed time: 490.73 seconds; current allocated memory: 1.079 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.47 sec.
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1 opened at Thu Apr 15 14:28:25 EDT 2021
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.36 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         add_library done; 0.28 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.68 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 4.11 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       add_library done; 0.22 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 207.632 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.29 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.27 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.63 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.22 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.27 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.88 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 1.04 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.35 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.42 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 3.22 sec.
Command         clang_tidy done; 3.4 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.18 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.31 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.97 seconds. CPU system time: 1.28 seconds. Elapsed time: 22.3 seconds; current allocated memory: 209.211 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.4 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.41 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.13 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.17 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.17 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.74 sec.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding_and_message_passing(int, int, int (*) [3], int)' (GIN_compute.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int)' into 'MLP(ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int)' (GIN_compute.cpp:107:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_347_1'(GIN_compute.cpp:347:20) has been inferred on port 'mem' (GIN_compute.cpp:347:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_351_2'(GIN_compute.cpp:351:23) has been inferred on port 'mem' (GIN_compute.cpp:351:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_357_4'(GIN_compute.cpp:357:23) has been inferred on port 'mem' (GIN_compute.cpp:357:23)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.67 seconds. CPU system time: 0.57 seconds. Elapsed time: 6.55 seconds; current allocated memory: 211.653 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.656 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 223.669 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.32 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 239.770 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding_and_message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_2' (GIN_compute.cpp:114) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_1' (GIN_compute.cpp:221) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_2' (GIN_compute.cpp:337) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_314_1' (GIN_compute.cpp:314) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_1' (GIN_compute.cpp:347) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_352_3' (GIN_compute.cpp:352) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_4' (GIN_compute.cpp:357) in function 'load_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_314_1' (GIN_compute.cpp:314) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_199_2' (GIN_compute.cpp:199) in function 'compute_edge_embedding_and_message_passing' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_134_4' (GIN_compute.cpp:134) in function 'MLP' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_140_5' (GIN_compute.cpp:140) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_316_2' (GIN_compute.cpp:315) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_202_3' (GIN_compute.cpp:201) in function 'compute_edge_embedding_and_message_passing' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_1' (GIN_compute.cpp:168) in function 'compute_edge_embedding_and_message_passing' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_92_1' (GIN_compute.cpp:91) in function 'MLP' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_2' (GIN_compute.cpp:99) in function 'MLP' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_142_6' (GIN_compute.cpp:142) in function 'MLP' completely with a factor of 100.
INFO: [XFORM 203-101] Partitioning array 'edge_embedding_table.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'edge_attr'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:116:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'node_embedding.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'node_embedding.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'compute_edge_embedding_and_message_passing'.
Command           transform done; 7.04 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'global_mean_pooling' (GIN_compute.cpp:314:54)...18 expression(s) balanced.
Command           transform done; 4.41 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.46 seconds; current allocated memory: 287.359 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_351_2' (GIN_compute.cpp:351:31) in function 'load_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_195_1' (GIN_compute.cpp:195:31) in function 'compute_edge_embedding_and_message_passing'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_1' (GIN_compute.cpp:113:31) in function 'MLP'.
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:348:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:358:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr.0' (GIN_compute.cpp:353:29)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:319:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' (GIN_compute.cpp:144:41)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.1' (GIN_compute.cpp:116:31)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.0' (GIN_compute.cpp:115:29)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.99' 
Command           transform done; 10.46 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.93 seconds. CPU system time: 0.14 seconds. Elapsed time: 10.46 seconds; current allocated memory: 407.742 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 22.75 sec.
Command       elaborate done; 51.64 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
Execute         ap_set_top_model GIN_compute_one_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel -topdown 
Execute         preproc_iomode -model GIN_compute_one_graph 
Execute         preproc_iomode -model global_graph_prediction 
Execute         preproc_iomode -model global_mean_pooling 
Execute         preproc_iomode -model compute_CONV_layer 
Execute         preproc_iomode -model MLP 
Execute         preproc_iomode -model compute_edge_embedding_and_message_passing 
Execute         preproc_iomode -model compute_node_embedding 
Execute         preproc_iomode -model load_graph 
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Configuring Module : load_graph ...
Execute         set_default_model load_graph 
Execute         apply_spec_resource_limit load_graph 
INFO-FLOW: Configuring Module : compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         apply_spec_resource_limit compute_node_embedding 
INFO-FLOW: Configuring Module : compute_edge_embedding_and_message_passing ...
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         apply_spec_resource_limit compute_edge_embedding_and_message_passing 
INFO-FLOW: Configuring Module : MLP ...
Execute         set_default_model MLP 
Execute         apply_spec_resource_limit MLP 
INFO-FLOW: Configuring Module : compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         apply_spec_resource_limit compute_CONV_layer 
INFO-FLOW: Configuring Module : global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         apply_spec_resource_limit global_mean_pooling 
INFO-FLOW: Configuring Module : global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         apply_spec_resource_limit global_graph_prediction 
INFO-FLOW: Configuring Module : GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         apply_spec_resource_limit GIN_compute_one_graph 
INFO-FLOW: Model list for preprocess: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Preprocessing Module: load_graph ...
Execute         set_default_model load_graph 
Execute         cdfg_preprocess -model load_graph 
Execute         rtl_gen_preprocess load_graph 
INFO-FLOW: Preprocessing Module: compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         cdfg_preprocess -model compute_node_embedding 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'node_feature' does not exist or is optimized away.
Execute         rtl_gen_preprocess compute_node_embedding 
INFO-FLOW: Preprocessing Module: compute_edge_embedding_and_message_passing ...
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         cdfg_preprocess -model compute_edge_embedding_and_message_passing 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'edge_attr_0' does not exist or is optimized away.
Execute         rtl_gen_preprocess compute_edge_embedding_and_message_passing 
INFO-FLOW: Preprocessing Module: MLP ...
Execute         set_default_model MLP 
Execute         cdfg_preprocess -model MLP 
Command         cdfg_preprocess done; 0.11 sec.
Execute         rtl_gen_preprocess MLP 
INFO-FLOW: Preprocessing Module: compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         cdfg_preprocess -model compute_CONV_layer 
Execute         rtl_gen_preprocess compute_CONV_layer 
INFO-FLOW: Preprocessing Module: global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         cdfg_preprocess -model global_mean_pooling 
Command         cdfg_preprocess done; 0.98 sec.
Execute         rtl_gen_preprocess global_mean_pooling 
INFO-FLOW: Preprocessing Module: global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         cdfg_preprocess -model global_graph_prediction 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'graph_embedding_V' does not exist or is optimized away.
Execute         rtl_gen_preprocess global_graph_prediction 
INFO-FLOW: Preprocessing Module: GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         cdfg_preprocess -model GIN_compute_one_graph 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (GIN_compute.cpp:435): 'node_embedding_table_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (GIN_compute.cpp:436): 'edge_embedding_table_V_0' does not exist or is optimized away.
Execute         rtl_gen_preprocess GIN_compute_one_graph 
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_graph 
Execute         schedule -model load_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_347_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_2_VITIS_LOOP_352_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_351_2_VITIS_LOOP_352_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_357_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_357_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 412.635 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.sched.adb -f 
INFO-FLOW: Finish scheduling load_graph.
Execute         set_default_model load_graph 
Execute         bind -model load_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 413.066 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.bind.adb -f 
INFO-FLOW: Finish binding load_graph.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_node_embedding 
Execute         schedule -model compute_node_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.62 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 413.979 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.sched.adb -f 
INFO-FLOW: Finish scheduling compute_node_embedding.
Execute         set_default_model compute_node_embedding 
Execute         bind -model compute_node_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 415.441 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.bind.adb -f 
INFO-FLOW: Finish binding compute_node_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         schedule -model compute_edge_embedding_and_message_passing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_195_1_VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_195_1_VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 416.520 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.65 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.sched.adb -f 
INFO-FLOW: Finish scheduling compute_edge_embedding_and_message_passing.
Execute         set_default_model compute_edge_embedding_and_message_passing 
Execute         bind -model compute_edge_embedding_and_message_passing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 418.005 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.7 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.bind.adb -f 
INFO-FLOW: Finish binding compute_edge_embedding_and_message_passing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP 
Execute         schedule -model MLP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1_VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1_VITIS_LOOP_114_2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.29 seconds; current allocated memory: 432.345 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.6 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.sched.adb -f 
Command         db_write done; 0.51 sec.
INFO-FLOW: Finish scheduling MLP.
Execute         set_default_model MLP 
Execute         bind -model MLP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.97 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.08 seconds; current allocated memory: 440.822 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.21 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.bind.adb -f 
Command         db_write done; 0.73 sec.
INFO-FLOW: Finish binding MLP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_CONV_layer 
Execute         schedule -model compute_CONV_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.01 seconds; current allocated memory: 441.074 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.sched.adb -f 
INFO-FLOW: Finish scheduling compute_CONV_layer.
Execute         set_default_model compute_CONV_layer 
Execute         bind -model compute_CONV_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 441.719 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.94 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.bind.adb -f 
INFO-FLOW: Finish binding compute_CONV_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_mean_pooling 
Execute         schedule -model global_mean_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_314_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_314_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 8.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.51 seconds; current allocated memory: 449.935 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 10.18 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.sched.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish scheduling global_mean_pooling.
Execute         set_default_model global_mean_pooling 
Execute         bind -model global_mean_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.64 seconds; current allocated memory: 460.354 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 10.32 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.bind.adb -f 
Command         db_write done; 0.37 sec.
INFO-FLOW: Finish binding global_mean_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_graph_prediction 
Execute         schedule -model global_graph_prediction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.77 seconds; current allocated memory: 460.451 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.sched.adb -f 
INFO-FLOW: Finish scheduling global_graph_prediction.
Execute         set_default_model global_graph_prediction 
Execute         bind -model global_graph_prediction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 460.556 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.bind.adb -f 
INFO-FLOW: Finish binding global_graph_prediction.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model GIN_compute_one_graph 
Execute         schedule -model GIN_compute_one_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 460.766 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.sched.adb -f 
INFO-FLOW: Finish scheduling GIN_compute_one_graph.
Execute         set_default_model GIN_compute_one_graph 
Execute         bind -model GIN_compute_one_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.75 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.8 seconds; current allocated memory: 462.010 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.19 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.bind.adb -f 
INFO-FLOW: Finish binding GIN_compute_one_graph.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_graph 
Execute         rtl_gen_preprocess compute_node_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding_and_message_passing 
Execute         rtl_gen_preprocess MLP 
Execute         rtl_gen_preprocess compute_CONV_layer 
Execute         rtl_gen_preprocess global_mean_pooling 
Execute         rtl_gen_preprocess global_graph_prediction 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
INFO-FLOW: Model list for RTL generation: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_graph -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0 seconds. Elapsed time: 2.31 seconds; current allocated memory: 462.954 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_graph -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_graph 
Execute         gen_rtl load_graph -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_graph 
Execute         syn_report -csynth -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/load_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/load_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model load_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.adb 
Execute         gen_tb_info load_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_node_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 466.140 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_node_embedding 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_node_embedding 
Execute         syn_report -csynth -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/compute_node_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/compute_node_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         db_write -model compute_node_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.adb 
Execute         gen_tb_info compute_node_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_edge_embedding_and_message_passing -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15s_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_edge_embedding_and_message_passing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 472.822 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_edge_embedding_and_message_passing -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_edge_embedding_and_message_passing 
Execute         gen_rtl compute_edge_embedding_and_message_passing -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_edge_embedding_and_message_passing 
Execute         syn_report -csynth -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/compute_edge_embedding_and_message_passing_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/compute_edge_embedding_and_message_passing_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_edge_embedding_and_message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.79 sec.
Execute         db_write -model compute_edge_embedding_and_message_passing -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info compute_edge_embedding_and_message_passing -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1287_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
Command         create_rtl_model done; 1.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.43 seconds; current allocated memory: 486.718 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP 
Execute         gen_rtl MLP -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP 
Execute         syn_report -csynth -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/MLP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.61 sec.
Execute         syn_report -rtlxml -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/MLP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.75 sec.
Execute         syn_report -verbosereport -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.95 sec.
Execute         db_write -model MLP -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.adb 
Command         db_write done; 1.54 sec.
Execute         gen_tb_info MLP -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_CONV_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.73 seconds; current allocated memory: 517.679 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_CONV_layer 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_CONV_layer 
Execute         syn_report -csynth -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/compute_CONV_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/compute_CONV_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.97 sec.
Execute         db_write -model compute_CONV_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.adb 
Execute         gen_tb_info compute_CONV_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_mean_pooling -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'global_mean_pooling' is 7200, found 8 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state3), (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state5), (1'b1 == ap_CS_fsm_state6), (1'b1 == ap_CS_fsm_state7), (1'b1 == ap_CS_fsm_state8), (1'b1 == ap_CS_fsm_state9), (1'b1 == ap_CS_fsm_state10)
INFO: [RTGEN 206-100] Generating core module 'mul_28s_30ns_57_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_28_1_1': 19 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
Command         create_rtl_model done; 0.56 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.93 seconds; current allocated memory: 533.274 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_mean_pooling 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_mean_pooling 
Execute         syn_report -csynth -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/global_mean_pooling_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.39 sec.
Execute         syn_report -rtlxml -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/global_mean_pooling_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         syn_report -verbosereport -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 10.78 sec.
Execute         db_write -model global_mean_pooling -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.adb 
Command         db_write done; 0.65 sec.
Execute         gen_tb_info global_mean_pooling -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_graph_prediction -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.53 seconds. CPU system time: 0.14 seconds. Elapsed time: 12.92 seconds; current allocated memory: 577.371 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_graph_prediction 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_graph_prediction 
Execute         syn_report -csynth -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/global_graph_prediction_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/global_graph_prediction_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model global_graph_prediction -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.adb 
Execute         gen_tb_info global_graph_prediction -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model GIN_compute_one_graph -top_prefix  -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
Command         create_rtl_model done; 4.07 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.53 seconds. CPU system time: 0.12 seconds. Elapsed time: 4.16 seconds; current allocated memory: 589.304 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/vhdl/GIN_compute_one_graph 
Command         gen_rtl done; 1.3 sec.
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/verilog/GIN_compute_one_graph 
Command         gen_rtl done; 0.63 sec.
Execute         syn_report -csynth -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.65 sec.
Execute         syn_report -rtlxml -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.62 sec.
Execute         syn_report -verbosereport -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.8 sec.
Execute         db_write -model GIN_compute_one_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.adb 
Command         db_write done; 0.68 sec.
Execute         gen_tb_info GIN_compute_one_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         syn_report -designview -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml 
Command         syn_report done; 3.47 sec.
Execute         syn_report -csynthDesign -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain GIN_compute_one_graph 
INFO-FLOW: Model list for RTL component generation: load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Handling components in module [load_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_load_graph_node_feature.
INFO-FLOW: Append model GIN_compute_one_graph_load_graph_node_feature
INFO-FLOW: Found component GIN_compute_one_graph_load_graph_edge_attr_0.
INFO-FLOW: Append model GIN_compute_one_graph_load_graph_edge_attr_0
INFO-FLOW: Handling components in module [compute_node_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO-FLOW: Handling components in module [compute_edge_embedding_and_message_passing] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mux_1007_28_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_1007_28_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_15s_8ns_7ns_15_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_15s_8ns_7ns_15_4_1
INFO-FLOW: Handling components in module [MLP] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_5ns_8ns_12_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_5ns_8ns_12_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_1287_28_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_1287_28_1_1
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_in_V_1.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_in_V_1
INFO-FLOW: Handling components in module [compute_CONV_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_message_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: Handling components in module [global_mean_pooling] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_28s_30ns_57_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_28s_30ns_57_1_1
INFO-FLOW: Found component GIN_compute_one_graph_global_mean_pooling_graph_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_global_mean_pooling_graph_embedding_V
INFO-FLOW: Handling components in module [global_graph_prediction] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO-FLOW: Handling components in module [GIN_compute_one_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_edge_list.
INFO-FLOW: Append model GIN_compute_one_graph_edge_list
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_V_0
INFO-FLOW: Found component GIN_compute_one_graph_control_s_axi.
INFO-FLOW: Append model GIN_compute_one_graph_control_s_axi
INFO-FLOW: Found component GIN_compute_one_graph_mem_m_axi.
INFO-FLOW: Append model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: Append model load_graph
INFO-FLOW: Append model compute_node_embedding
INFO-FLOW: Append model compute_edge_embedding_and_message_passing
INFO-FLOW: Append model MLP
INFO-FLOW: Append model compute_CONV_layer
INFO-FLOW: Append model global_mean_pooling
INFO-FLOW: Append model global_graph_prediction
INFO-FLOW: Append model GIN_compute_one_graph
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: GIN_compute_one_graph_load_graph_node_feature GIN_compute_one_graph_load_graph_edge_attr_0 GIN_compute_one_graph_mux_1007_28_1_1 GIN_compute_one_graph_mac_muladd_15s_8ns_7ns_15_4_1 GIN_compute_one_graph_mul_5ns_8ns_12_1_1 GIN_compute_one_graph_mux_1287_28_1_1 GIN_compute_one_graph_MLP_mlp_in_V_1 GIN_compute_one_graph_compute_CONV_layer_message_V GIN_compute_one_graph_mul_28s_30ns_57_1_1 GIN_compute_one_graph_global_mean_pooling_graph_embedding_V GIN_compute_one_graph_edge_list GIN_compute_one_graph_node_embedding_V_0 GIN_compute_one_graph_control_s_axi GIN_compute_one_graph_mem_m_axi load_graph compute_node_embedding compute_edge_embedding_and_message_passing MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: To file: write model GIN_compute_one_graph_load_graph_node_feature
INFO-FLOW: To file: write model GIN_compute_one_graph_load_graph_edge_attr_0
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_1007_28_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_15s_8ns_7ns_15_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_5ns_8ns_12_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_1287_28_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_in_V_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_28s_30ns_57_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_global_mean_pooling_graph_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_list
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_control_s_axi
INFO-FLOW: To file: write model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: To file: write model load_graph
INFO-FLOW: To file: write model compute_node_embedding
INFO-FLOW: To file: write model compute_edge_embedding_and_message_passing
INFO-FLOW: To file: write model MLP
INFO-FLOW: To file: write model compute_CONV_layer
INFO-FLOW: To file: write model global_mean_pooling
INFO-FLOW: To file: write model global_graph_prediction
INFO-FLOW: To file: write model GIN_compute_one_graph
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): GIN_compute_one_graph
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_load_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_load_graph_edge_attr_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Command         ap_source done; 0.11 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_5ns_8ns_12_1_1_Multiplier_0'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_in_V_1_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.19 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_28s_30ns_57_1_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_global_mean_pooling_graph_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.15 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.25 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GIN_compute_one_graph xml_exists=1
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Command         ap_source done; 0.12 sec.
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=22 #gSsdmPorts=0
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/load_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_node_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_edge_embedding_and_message_passing.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/MLP.tbgen.tcl 
Command         ap_source done; 0.14 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/compute_CONV_layer.tbgen.tcl 
Command         ap_source done; 0.14 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_mean_pooling.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global_graph_prediction.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 14.62 seconds. CPU system time: 0.56 seconds. Elapsed time: 16.62 seconds; current allocated memory: 606.685 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model GIN_compute_one_graph -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 107.06 sec.
Command     csynth_design done; 158.72 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 146.7 seconds. CPU system time: 3.33 seconds. Elapsed time: 158.72 seconds; current allocated memory: 615.796 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.12 sec.
