Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  4 11:38:22 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (130)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1092)
5. checking no_input_delay (12)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (130)
--------------------------
 There are 102 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Debounce/r_1khz_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_VGAController/U_Pix_Clk_Gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1092)
---------------------------------------------------
 There are 1092 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.225        0.000                      0                  120        0.208        0.000                      0                  120        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.225        0.000                      0                  120        0.208        0.000                      0                  120        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.945ns (23.552%)  route 3.067ns (76.448%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.621     5.142    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X7Y28          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/Q
                         net (fo=13, routed)          0.616     6.215    U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.339 f  U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_5/O
                         net (fo=1, routed)           0.354     6.693    U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_5_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.817 f  U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_3/O
                         net (fo=2, routed)           0.868     7.685    U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_3_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.809 r  U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_1/O
                         net (fo=8, routed)           0.508     8.317    U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_1_n_0
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.117     8.434 r  U_SCCB/U_SCCB_controlUnit/r_sda_i_15/O
                         net (fo=1, routed)           0.721     9.155    U_SCCB_n_2
    RAMB18_X0Y12         RAMB18E1                                     r  r_sda_reg_i_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.481    14.822    clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.667    14.379    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_controlUnit/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.432ns (33.879%)  route 2.795ns (66.121%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.630     5.151    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X5Y36          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  U_SCCB/U_SCCB_controlUnit/bitCount_reg[0]/Q
                         net (fo=8, routed)           0.975     6.582    U_SCCB/U_SCCB_controlUnit/bitCount[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.152     6.734 r  U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_5/O
                         net (fo=8, routed)           0.690     7.424    U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_5_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I0_O)        0.374     7.798 r  U_SCCB/U_SCCB_controlUnit/r_sda_i_7/O
                         net (fo=1, routed)           0.450     8.248    U_SCCB/U_SCCB_controlUnit/r_sda_i_7_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.326     8.574 f  U_SCCB/U_SCCB_controlUnit/r_sda_i_5/O
                         net (fo=1, routed)           0.680     9.254    U_SCCB/U_SCCB_controlUnit/r_sda_i_5_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I3_O)        0.124     9.378 r  U_SCCB/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=1, routed)           0.000     9.378    U_SCCB/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X6Y35          FDSE                                         r  U_SCCB/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.512    14.853    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X6Y35          FDSE                                         r  U_SCCB/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y35          FDSE (Setup_fdse_C_D)        0.077    15.168    U_SCCB/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.934ns (26.338%)  route 2.612ns (73.662%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.622     5.143    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X7Y29          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.987     6.586    U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.152     6.738 r  U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_4/O
                         net (fo=3, routed)           0.813     7.550    U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_4_n_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.326     7.876 r  U_SCCB/U_SCCB_controlUnit/r_sda_i_17/O
                         net (fo=1, routed)           0.813     8.690    U_SCCB_n_5
    RAMB18_X0Y12         RAMB18E1                                     r  r_sda_reg_i_14/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.481    14.822    clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.480    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.962ns (29.073%)  route 2.347ns (70.927%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.622     5.143    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X7Y29          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.987     6.586    U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.152     6.738 r  U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_4/O
                         net (fo=3, routed)           0.813     7.550    U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_4_n_0
    SLICE_X6Y30          LUT4 (Prop_lut4_I1_O)        0.354     7.904 r  U_SCCB/U_SCCB_controlUnit/r_sda_i_16/O
                         net (fo=1, routed)           0.548     8.452    U_SCCB_n_4
    RAMB18_X0Y12         RAMB18E1                                     r  r_sda_reg_i_14/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.481    14.822    clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.790    14.256    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_controlUnit/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/dataBit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.080ns (26.767%)  route 2.955ns (73.233%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.630     5.151    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X5Y36          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  U_SCCB/U_SCCB_controlUnit/bitCount_reg[0]/Q
                         net (fo=8, routed)           0.975     6.582    U_SCCB/U_SCCB_controlUnit/bitCount[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.152     6.734 r  U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_5/O
                         net (fo=8, routed)           0.609     7.343    U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_5_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I2_O)        0.348     7.691 r  U_SCCB/U_SCCB_controlUnit/dataBit[3]_i_2/O
                         net (fo=1, routed)           0.802     8.494    U_SCCB/U_SCCB_controlUnit/dataBit[3]_i_2_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.618 r  U_SCCB/U_SCCB_controlUnit/dataBit[3]_i_1/O
                         net (fo=1, routed)           0.568     9.186    U_SCCB/U_SCCB_controlUnit/dataBit[3]_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/dataBit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.511    14.852    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X6Y34          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/dataBit_reg[3]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)       -0.016    15.074    U_SCCB/U_SCCB_controlUnit/dataBit_reg[3]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/r_sda_reg/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.964ns (26.125%)  route 2.726ns (73.875%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.630     5.151    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X4Y35          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/Q
                         net (fo=15, routed)          1.508     7.079    U_SCCB/U_SCCB_controlUnit/sda_state[4]
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.297     7.376 f  U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.573     7.948    U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I4_O)        0.124     8.072 r  U_SCCB/U_SCCB_controlUnit/r_sda_i_3/O
                         net (fo=1, routed)           0.171     8.243    U_SCCB/U_SCCB_controlUnit/r_sda_i_3_n_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.367 r  U_SCCB/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=1, routed)           0.474     8.841    U_SCCB/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X6Y35          FDSE                                         r  U_SCCB/U_SCCB_controlUnit/r_sda_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.512    14.853    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X6Y35          FDSE                                         r  U_SCCB/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y35          FDSE (Setup_fdse_C_CE)      -0.169    14.922    U_SCCB/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 U_Btn_Debounce/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Debounce/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.090ns (28.141%)  route 2.783ns (71.859%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.635     5.156    U_Btn_Debounce/clk
    SLICE_X5Y44          FDCE                                         r  U_Btn_Debounce/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_Btn_Debounce/counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.450    U_Btn_Debounce/counter[12]
    SLICE_X5Y44          LUT4 (Prop_lut4_I0_O)        0.299     6.749 r  U_Btn_Debounce/counter[16]_i_5/O
                         net (fo=1, routed)           0.263     7.012    U_Btn_Debounce/counter[16]_i_5_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  U_Btn_Debounce/counter[16]_i_4/O
                         net (fo=1, routed)           0.571     7.708    U_Btn_Debounce/counter[16]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.124     7.832 f  U_Btn_Debounce/counter[16]_i_2/O
                         net (fo=17, routed)          1.074     8.906    U_Btn_Debounce/r_1khz_0
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.124     9.030 r  U_Btn_Debounce/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.030    U_Btn_Debounce/counter_1[14]
    SLICE_X5Y45          FDCE                                         r  U_Btn_Debounce/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.517    14.858    U_Btn_Debounce/clk
    SLICE_X5Y45          FDCE                                         r  U_Btn_Debounce/counter_reg[14]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y45          FDCE (Setup_fdce_C_D)        0.031    15.127    U_Btn_Debounce/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 U_Btn_Debounce/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Debounce/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 1.118ns (28.657%)  route 2.783ns (71.343%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.635     5.156    U_Btn_Debounce/clk
    SLICE_X5Y44          FDCE                                         r  U_Btn_Debounce/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_Btn_Debounce/counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.450    U_Btn_Debounce/counter[12]
    SLICE_X5Y44          LUT4 (Prop_lut4_I0_O)        0.299     6.749 r  U_Btn_Debounce/counter[16]_i_5/O
                         net (fo=1, routed)           0.263     7.012    U_Btn_Debounce/counter[16]_i_5_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  U_Btn_Debounce/counter[16]_i_4/O
                         net (fo=1, routed)           0.571     7.708    U_Btn_Debounce/counter[16]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.124     7.832 f  U_Btn_Debounce/counter[16]_i_2/O
                         net (fo=17, routed)          1.074     8.906    U_Btn_Debounce/r_1khz_0
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.152     9.058 r  U_Btn_Debounce/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.058    U_Btn_Debounce/counter_1[16]
    SLICE_X5Y45          FDCE                                         r  U_Btn_Debounce/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.517    14.858    U_Btn_Debounce/clk
    SLICE_X5Y45          FDCE                                         r  U_Btn_Debounce/counter_reg[16]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y45          FDCE (Setup_fdce_C_D)        0.075    15.171    U_Btn_Debounce/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.828ns (23.357%)  route 2.717ns (76.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.621     5.142    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X7Y28          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/Q
                         net (fo=13, routed)          0.616     6.215    U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.339 f  U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_5/O
                         net (fo=1, routed)           0.354     6.693    U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_5_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.817 f  U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_3/O
                         net (fo=2, routed)           0.868     7.685    U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_3_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.809 r  U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_1/O
                         net (fo=8, routed)           0.879     8.687    U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.505    14.846    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X7Y28          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X7Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.902    U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/r_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.828ns (23.357%)  route 2.717ns (76.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.621     5.142    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X7Y28          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]/Q
                         net (fo=13, routed)          0.616     6.215    U_SCCB/U_SCCB_controlUnit/r_addr_reg[0]
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.339 f  U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_5/O
                         net (fo=1, routed)           0.354     6.693    U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_5_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.817 f  U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_3/O
                         net (fo=2, routed)           0.868     7.685    U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_3_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.809 r  U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_1/O
                         net (fo=8, routed)           0.879     8.687    U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.505    14.846    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X7Y28          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[2]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X7Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.902    U_SCCB/U_SCCB_controlUnit/r_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  6.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_SCCB/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_I2C_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.591     1.474    U_SCCB/U_I2C_clk_gen/clk
    SLICE_X6Y39          FDRE                                         r  U_SCCB/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  U_SCCB/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=6, routed)           0.116     1.755    U_SCCB/U_I2C_clk_gen/counter_reg_n_0_[2]
    SLICE_X7Y39          LUT5 (Prop_lut5_I3_O)        0.048     1.803 r  U_SCCB/U_I2C_clk_gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.803    U_SCCB/U_I2C_clk_gen/counter[3]
    SLICE_X7Y39          FDRE                                         r  U_SCCB/U_I2C_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.862     1.989    U_SCCB/U_I2C_clk_gen/clk
    SLICE_X7Y39          FDRE                                         r  U_SCCB/U_I2C_clk_gen/counter_reg[3]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X7Y39          FDRE (Hold_fdre_C_D)         0.107     1.594    U_SCCB/U_I2C_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controlUnit/dataBit_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/dataBit_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.589     1.472    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X7Y34          FDSE                                         r  U_SCCB/U_SCCB_controlUnit/dataBit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  U_SCCB/U_SCCB_controlUnit/dataBit_reg[0]/Q
                         net (fo=11, routed)          0.156     1.769    U_SCCB/U_SCCB_controlUnit/dataBit_reg_n_0_[0]
    SLICE_X6Y34          LUT5 (Prop_lut5_I3_O)        0.045     1.814 r  U_SCCB/U_SCCB_controlUnit/dataBit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    U_SCCB/U_SCCB_controlUnit/dataBit[2]_i_1_n_0
    SLICE_X6Y34          FDSE                                         r  U_SCCB/U_SCCB_controlUnit/dataBit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.858     1.985    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X6Y34          FDSE                                         r  U_SCCB/U_SCCB_controlUnit/dataBit_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X6Y34          FDSE (Hold_fdse_C_D)         0.120     1.605    U_SCCB/U_SCCB_controlUnit/dataBit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controlUnit/dataBit_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.305%)  route 0.143ns (40.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.589     1.472    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X6Y34          FDSE                                         r  U_SCCB/U_SCCB_controlUnit/dataBit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDSE (Prop_fdse_C_Q)         0.164     1.636 r  U_SCCB/U_SCCB_controlUnit/dataBit_reg[4]/Q
                         net (fo=4, routed)           0.143     1.780    U_SCCB/U_SCCB_controlUnit/dataBit_reg_n_0_[4]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.045     1.825 r  U_SCCB/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=1, routed)           0.000     1.825    U_SCCB/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X6Y35          FDSE                                         r  U_SCCB/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.859     1.986    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X6Y35          FDSE                                         r  U_SCCB/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y35          FDSE (Hold_fdse_C_D)         0.120     1.607    U_SCCB/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.681%)  route 0.161ns (53.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.590     1.473    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X4Y37          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/Q
                         net (fo=11, routed)          0.161     1.775    U_SCCB/U_SCCB_controlUnit/sda_state[5]
    SLICE_X4Y35          FDSE                                         r  U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.859     1.986    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X4Y35          FDSE                                         r  U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[0]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X4Y35          FDSE (Hold_fdse_C_D)         0.070     1.557    U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controlUnit/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/bitCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.589     1.472    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X4Y36          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_SCCB/U_SCCB_controlUnit/bitCount_reg[1]/Q
                         net (fo=8, routed)           0.143     1.756    U_SCCB/U_SCCB_controlUnit/bitCount[1]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  U_SCCB/U_SCCB_controlUnit/bitCount[3]_i_2/O
                         net (fo=1, routed)           0.000     1.801    U_SCCB/U_SCCB_controlUnit/bitCount[3]_i_2_n_0
    SLICE_X5Y36          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/bitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.859     1.986    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X5Y36          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/bitCount_reg[3]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.092     1.577    U_SCCB/U_SCCB_controlUnit/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controlUnit/r_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/r_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.700%)  route 0.181ns (49.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.584     1.467    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X7Y29          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[5]/Q
                         net (fo=5, routed)           0.181     1.789    U_SCCB/U_SCCB_controlUnit/r_addr_reg[5]
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.045     1.834 r  U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_2/O
                         net (fo=1, routed)           0.000     1.834    U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_2_n_0
    SLICE_X6Y30          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.854     1.981    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X6Y30          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[6]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.120     1.602    U_SCCB/U_SCCB_controlUnit/r_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_SCCB/U_I2C_clk_gen/I2C_clk_400khz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.131%)  route 0.180ns (45.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.589     1.472    U_SCCB/U_I2C_clk_gen/clk
    SLICE_X6Y36          FDRE                                         r  U_SCCB/U_I2C_clk_gen/I2C_clk_400khz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  U_SCCB/U_I2C_clk_gen/I2C_clk_400khz_reg/Q
                         net (fo=10, routed)          0.180     1.816    U_SCCB/U_SCCB_controlUnit/I2C_clk_400khz
    SLICE_X6Y37          LUT5 (Prop_lut5_I0_O)        0.048     1.864 r  U_SCCB/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    U_SCCB/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.860     1.987    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X6Y37          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.133     1.621    U_SCCB/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_SCCB/U_I2C_clk_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_I2C_clk_gen/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.591     1.474    U_SCCB/U_I2C_clk_gen/clk
    SLICE_X7Y38          FDRE                                         r  U_SCCB/U_I2C_clk_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U_SCCB/U_I2C_clk_gen/counter_reg[7]/Q
                         net (fo=3, routed)           0.167     1.782    U_SCCB/U_I2C_clk_gen/counter_reg_n_0_[7]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.042     1.824 r  U_SCCB/U_I2C_clk_gen/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.824    U_SCCB/U_I2C_clk_gen/counter[8]
    SLICE_X7Y38          FDRE                                         r  U_SCCB/U_I2C_clk_gen/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.862     1.989    U_SCCB/U_I2C_clk_gen/clk
    SLICE_X7Y38          FDRE                                         r  U_SCCB/U_I2C_clk_gen/counter_reg[8]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.107     1.581    U_SCCB/U_I2C_clk_gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/r_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.562%)  route 0.178ns (48.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.584     1.467    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X7Y29          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.178     1.786    U_SCCB/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X7Y28          LUT4 (Prop_lut4_I2_O)        0.048     1.834 r  U_SCCB/U_SCCB_controlUnit/r_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.834    U_SCCB/U_SCCB_controlUnit/r_addr[3]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.852     1.979    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X7Y28          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/r_addr_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.107     1.587    U_SCCB/U_SCCB_controlUnit/r_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controlUnit/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controlUnit/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.460%)  route 0.175ns (48.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.589     1.472    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X5Y36          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_SCCB/U_SCCB_controlUnit/bitCount_reg[0]/Q
                         net (fo=8, routed)           0.175     1.789    U_SCCB/U_SCCB_controlUnit/bitCount[0]
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  U_SCCB/U_SCCB_controlUnit/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.834    U_SCCB/U_SCCB_controlUnit/bitCount[2]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.859     1.986    U_SCCB/U_SCCB_controlUnit/clk
    SLICE_X4Y36          FDRE                                         r  U_SCCB/U_SCCB_controlUnit/bitCount_reg[2]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.092     1.577    U_SCCB/U_SCCB_controlUnit/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   U_FRAMEBUFFER/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   U_FRAMEBUFFER/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16  U_FRAMEBUFFER/mem_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  U_FRAMEBUFFER/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   U_FRAMEBUFFER/mem_reg_1_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   U_FRAMEBUFFER/mem_reg_1_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   U_FRAMEBUFFER/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   U_FRAMEBUFFER/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  U_FRAMEBUFFER/mem_reg_1_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  U_FRAMEBUFFER/mem_reg_0_14/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y62   U_OV7670_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y62   U_OV7670_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y62   U_OV7670_Clk_Gen/pclk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y39   U_SCCB/U_I2C_clk_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y39   U_SCCB/U_I2C_clk_gen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y39   U_SCCB/U_I2C_clk_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y39   U_SCCB/U_I2C_clk_gen/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y42   U_Btn_Debounce/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44   U_Btn_Debounce/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44   U_Btn_Debounce/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y36   U_SCCB/U_I2C_clk_gen/I2C_clk_400khz_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35   U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35   U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35   U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35   U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y35   U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34   U_Btn_Debounce/edge_detect_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y35   U_SCCB/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y35   U_SCCB/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y36   U_SCCB/U_SCCB_controlUnit/bitCount_reg[0]/C



