index,question,options,option1,option2,option3,option4,answer,explanation
1,Physical memory is broken into fixed-sized blocks called ________,"['a) frames', 'b) pages', 'c) backing store', 'd) none of the mentioned']",a) frames,b) pages,c) backing store,d) none of the mentioned,a,None.
2,Logical memory is broken into blocks of the same size called _________,"['a) frames', 'b) pages', 'c) backing store', 'd) none of the mentioned']",a) frames,b) pages,c) backing store,d) none of the mentioned,b,None.
3,Every address generated by the CPU is divided into two parts,"['a) frame bit & page number', 'b) page number & page offset', 'c) page offset & frame bit', 'd) frame offset & page offset']",a) frame bit & page number,b) page number & page offset,c) page offset & frame bit,d) frame offset & page offset,b,None.
4,The __________ is used as an index into the page table,"['a) frame bit', 'b) page number', 'c) page offset', 'd) frame offset']",a) frame bit,b) page number,c) page offset,d) frame offset,b,None.
5,The _____ table contains the base address of each page in physical memory,"['a) process', 'b) memory', 'c) page', 'd) frame']",a) process,b) memory,c) page,d) frame,c,None.
6,The size of a page is typically ____________,"['a) varied', 'b) power of 2', 'c) power of 4', 'd) none of the mentioned']",a) varied,b) power of 2,c) power of 4,d) none of the mentioned,b,None.
7,"If the size of logical address space is 2 to the power of m, and a page size is 2 to the power of n addressing units, then the high order _____ bits of a logical address designate the page number, and the ____ low order bits designate the page offset","['a) m, n', 'b) n, m', 'c) m – n, m', 'd) m – n, n']","a) m, n","b) n, m","c) m – n, m","d) m – n, n",d,None.
8,With paging there is no ________ fragmentation,"['a) internal', 'b) external', 'c) either type of', 'd) none of the mentioned']",a) internal,b) external,c) either type of,d) none of the mentioned,b,None.
9,"The operating system maintains a ______ table that keeps track of how many frames have been allocated, how many are there, and how many are available","['a) page', 'b) mapping', 'c) frame', 'd) memory']",a) page,b) mapping,c) frame,d) memory,c,None.
10,Paging increases the ______ time,"['a) waiting', 'b) execution', 'c) context – switch', 'd) all of the mentioned']",a) waiting,b) execution,c) context – switch,d) all of the mentioned,c,None.
11,Smaller page tables are implemented as a set of _______,"['a) queues', 'b) stacks', 'c) counters', 'd) registers']",a) queues,b) stacks,c) counters,d) registers,d,None.
12,The page table registers should be built with _______,"['a) very low speed logic', 'b) very high speed logic', 'c) a large memory space', 'd) none of the mentioned']",a) very low speed logic,b) very high speed logic,c) a large memory space,d) none of the mentioned,b,None.
13,"For larger page tables, they are kept in main memory and a __________ points to the page table","['a) page table base register', 'b) page table base pointer', 'c) page table register pointer', 'd) page table base']",a) page table base register,b) page table base pointer,c) page table register pointer,d) page table base,a,None.
14,For every process there is a __________,"['a) page table', 'b) copy of page table', 'c) pointer to page table', 'd) all of the mentioned']",a) page table,b) copy of page table,c) pointer to page table,d) all of the mentioned,a,None.
15,Time taken in memory access through PTBR is ____________,"['a) extended by a factor of 3', 'b) extended by a factor of 2', 'c) slowed by a factor of 3', 'd) slowed by a factor of 2']",a) extended by a factor of 3,b) extended by a factor of 2,c) slowed by a factor of 3,d) slowed by a factor of 2,d,None.
