
GrzalekV4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010af8  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000600  08010d48  08010d48  00011d48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011348  08011348  000131d4  2**0
                  CONTENTS
  4 .ARM          00000008  08011348  08011348  00012348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011350  08011350  000131d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011350  08011350  00012350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011354  08011354  00012354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08011358  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ec  200001d4  0801152c  000131d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004c0  0801152c  000134c0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000131d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000232f7  00000000  00000000  0001320a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035ff  00000000  00000000  00036501  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001768  00000000  00000000  00039b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001252  00000000  00000000  0003b268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037dff  00000000  00000000  0003c4ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001eba6  00000000  00000000  000742b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001557e8  00000000  00000000  00092e5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e8647  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000079dc  00000000  00000000  001e868c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001f0068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d4 	.word	0x200001d4
 800026c:	00000000 	.word	0x00000000
 8000270:	08010d30 	.word	0x08010d30

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001d8 	.word	0x200001d8
 800028c:	08010d30 	.word	0x08010d30

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b97e 	b.w	8000f1c <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c3c:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000c3e:	460c      	mov	r4, r1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d14d      	bne.n	8000ce0 <__udivmoddi4+0xa8>
 8000c44:	428a      	cmp	r2, r1
 8000c46:	460f      	mov	r7, r1
 8000c48:	4684      	mov	ip, r0
 8000c4a:	4696      	mov	lr, r2
 8000c4c:	fab2 f382 	clz	r3, r2
 8000c50:	d960      	bls.n	8000d14 <__udivmoddi4+0xdc>
 8000c52:	b14b      	cbz	r3, 8000c68 <__udivmoddi4+0x30>
 8000c54:	fa02 fe03 	lsl.w	lr, r2, r3
 8000c58:	f1c3 0220 	rsb	r2, r3, #32
 8000c5c:	409f      	lsls	r7, r3
 8000c5e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000c62:	fa20 f202 	lsr.w	r2, r0, r2
 8000c66:	4317      	orrs	r7, r2
 8000c68:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000c6c:	fa1f f48e 	uxth.w	r4, lr
 8000c70:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000c74:	fbb7 f1f6 	udiv	r1, r7, r6
 8000c78:	fb06 7711 	mls	r7, r6, r1, r7
 8000c7c:	fb01 f004 	mul.w	r0, r1, r4
 8000c80:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c84:	4290      	cmp	r0, r2
 8000c86:	d908      	bls.n	8000c9a <__udivmoddi4+0x62>
 8000c88:	eb1e 0202 	adds.w	r2, lr, r2
 8000c8c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c90:	d202      	bcs.n	8000c98 <__udivmoddi4+0x60>
 8000c92:	4290      	cmp	r0, r2
 8000c94:	f200 812d 	bhi.w	8000ef2 <__udivmoddi4+0x2ba>
 8000c98:	4639      	mov	r1, r7
 8000c9a:	1a12      	subs	r2, r2, r0
 8000c9c:	fa1f fc8c 	uxth.w	ip, ip
 8000ca0:	fbb2 f0f6 	udiv	r0, r2, r6
 8000ca4:	fb06 2210 	mls	r2, r6, r0, r2
 8000ca8:	fb00 f404 	mul.w	r4, r0, r4
 8000cac:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000cb0:	4564      	cmp	r4, ip
 8000cb2:	d908      	bls.n	8000cc6 <__udivmoddi4+0x8e>
 8000cb4:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000cb8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cbc:	d202      	bcs.n	8000cc4 <__udivmoddi4+0x8c>
 8000cbe:	4564      	cmp	r4, ip
 8000cc0:	f200 811a 	bhi.w	8000ef8 <__udivmoddi4+0x2c0>
 8000cc4:	4610      	mov	r0, r2
 8000cc6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cca:	ebac 0c04 	sub.w	ip, ip, r4
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b125      	cbz	r5, 8000cdc <__udivmoddi4+0xa4>
 8000cd2:	fa2c f303 	lsr.w	r3, ip, r3
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	e9c5 3200 	strd	r3, r2, [r5]
 8000cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ce0:	428b      	cmp	r3, r1
 8000ce2:	d905      	bls.n	8000cf0 <__udivmoddi4+0xb8>
 8000ce4:	b10d      	cbz	r5, 8000cea <__udivmoddi4+0xb2>
 8000ce6:	e9c5 0100 	strd	r0, r1, [r5]
 8000cea:	2100      	movs	r1, #0
 8000cec:	4608      	mov	r0, r1
 8000cee:	e7f5      	b.n	8000cdc <__udivmoddi4+0xa4>
 8000cf0:	fab3 f183 	clz	r1, r3
 8000cf4:	2900      	cmp	r1, #0
 8000cf6:	d14d      	bne.n	8000d94 <__udivmoddi4+0x15c>
 8000cf8:	42a3      	cmp	r3, r4
 8000cfa:	f0c0 80f2 	bcc.w	8000ee2 <__udivmoddi4+0x2aa>
 8000cfe:	4290      	cmp	r0, r2
 8000d00:	f080 80ef 	bcs.w	8000ee2 <__udivmoddi4+0x2aa>
 8000d04:	4606      	mov	r6, r0
 8000d06:	4623      	mov	r3, r4
 8000d08:	4608      	mov	r0, r1
 8000d0a:	2d00      	cmp	r5, #0
 8000d0c:	d0e6      	beq.n	8000cdc <__udivmoddi4+0xa4>
 8000d0e:	e9c5 6300 	strd	r6, r3, [r5]
 8000d12:	e7e3      	b.n	8000cdc <__udivmoddi4+0xa4>
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	f040 80a2 	bne.w	8000e5e <__udivmoddi4+0x226>
 8000d1a:	1a8a      	subs	r2, r1, r2
 8000d1c:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000d20:	fa1f f68e 	uxth.w	r6, lr
 8000d24:	2101      	movs	r1, #1
 8000d26:	fbb2 f4f7 	udiv	r4, r2, r7
 8000d2a:	fb07 2014 	mls	r0, r7, r4, r2
 8000d2e:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d32:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d36:	fb06 f004 	mul.w	r0, r6, r4
 8000d3a:	4290      	cmp	r0, r2
 8000d3c:	d90f      	bls.n	8000d5e <__udivmoddi4+0x126>
 8000d3e:	eb1e 0202 	adds.w	r2, lr, r2
 8000d42:	f104 38ff 	add.w	r8, r4, #4294967295
 8000d46:	bf2c      	ite	cs
 8000d48:	f04f 0901 	movcs.w	r9, #1
 8000d4c:	f04f 0900 	movcc.w	r9, #0
 8000d50:	4290      	cmp	r0, r2
 8000d52:	d903      	bls.n	8000d5c <__udivmoddi4+0x124>
 8000d54:	f1b9 0f00 	cmp.w	r9, #0
 8000d58:	f000 80c8 	beq.w	8000eec <__udivmoddi4+0x2b4>
 8000d5c:	4644      	mov	r4, r8
 8000d5e:	1a12      	subs	r2, r2, r0
 8000d60:	fa1f fc8c 	uxth.w	ip, ip
 8000d64:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d68:	fb07 2210 	mls	r2, r7, r0, r2
 8000d6c:	fb00 f606 	mul.w	r6, r0, r6
 8000d70:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000d74:	4566      	cmp	r6, ip
 8000d76:	d908      	bls.n	8000d8a <__udivmoddi4+0x152>
 8000d78:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000d7c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d80:	d202      	bcs.n	8000d88 <__udivmoddi4+0x150>
 8000d82:	4566      	cmp	r6, ip
 8000d84:	f200 80bb 	bhi.w	8000efe <__udivmoddi4+0x2c6>
 8000d88:	4610      	mov	r0, r2
 8000d8a:	ebac 0c06 	sub.w	ip, ip, r6
 8000d8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d92:	e79d      	b.n	8000cd0 <__udivmoddi4+0x98>
 8000d94:	f1c1 0620 	rsb	r6, r1, #32
 8000d98:	408b      	lsls	r3, r1
 8000d9a:	fa04 fe01 	lsl.w	lr, r4, r1
 8000d9e:	fa22 f706 	lsr.w	r7, r2, r6
 8000da2:	fa20 fc06 	lsr.w	ip, r0, r6
 8000da6:	40f4      	lsrs	r4, r6
 8000da8:	408a      	lsls	r2, r1
 8000daa:	431f      	orrs	r7, r3
 8000dac:	ea4e 030c 	orr.w	r3, lr, ip
 8000db0:	fa00 fe01 	lsl.w	lr, r0, r1
 8000db4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000db8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dbc:	fa1f fc87 	uxth.w	ip, r7
 8000dc0:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dc4:	fb08 4410 	mls	r4, r8, r0, r4
 8000dc8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dcc:	fb00 f90c 	mul.w	r9, r0, ip
 8000dd0:	45a1      	cmp	r9, r4
 8000dd2:	d90e      	bls.n	8000df2 <__udivmoddi4+0x1ba>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dda:	bf2c      	ite	cs
 8000ddc:	f04f 0b01 	movcs.w	fp, #1
 8000de0:	f04f 0b00 	movcc.w	fp, #0
 8000de4:	45a1      	cmp	r9, r4
 8000de6:	d903      	bls.n	8000df0 <__udivmoddi4+0x1b8>
 8000de8:	f1bb 0f00 	cmp.w	fp, #0
 8000dec:	f000 8093 	beq.w	8000f16 <__udivmoddi4+0x2de>
 8000df0:	4650      	mov	r0, sl
 8000df2:	eba4 0409 	sub.w	r4, r4, r9
 8000df6:	fa1f f983 	uxth.w	r9, r3
 8000dfa:	fbb4 f3f8 	udiv	r3, r4, r8
 8000dfe:	fb08 4413 	mls	r4, r8, r3, r4
 8000e02:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e06:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0a:	45a4      	cmp	ip, r4
 8000e0c:	d906      	bls.n	8000e1c <__udivmoddi4+0x1e4>
 8000e0e:	193c      	adds	r4, r7, r4
 8000e10:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e14:	d201      	bcs.n	8000e1a <__udivmoddi4+0x1e2>
 8000e16:	45a4      	cmp	ip, r4
 8000e18:	d87a      	bhi.n	8000f10 <__udivmoddi4+0x2d8>
 8000e1a:	4643      	mov	r3, r8
 8000e1c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e20:	eba4 040c 	sub.w	r4, r4, ip
 8000e24:	fba0 9802 	umull	r9, r8, r0, r2
 8000e28:	4544      	cmp	r4, r8
 8000e2a:	46cc      	mov	ip, r9
 8000e2c:	4643      	mov	r3, r8
 8000e2e:	d302      	bcc.n	8000e36 <__udivmoddi4+0x1fe>
 8000e30:	d106      	bne.n	8000e40 <__udivmoddi4+0x208>
 8000e32:	45ce      	cmp	lr, r9
 8000e34:	d204      	bcs.n	8000e40 <__udivmoddi4+0x208>
 8000e36:	3801      	subs	r0, #1
 8000e38:	ebb9 0c02 	subs.w	ip, r9, r2
 8000e3c:	eb68 0307 	sbc.w	r3, r8, r7
 8000e40:	b15d      	cbz	r5, 8000e5a <__udivmoddi4+0x222>
 8000e42:	ebbe 020c 	subs.w	r2, lr, ip
 8000e46:	eb64 0403 	sbc.w	r4, r4, r3
 8000e4a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e4e:	fa22 f301 	lsr.w	r3, r2, r1
 8000e52:	40cc      	lsrs	r4, r1
 8000e54:	431e      	orrs	r6, r3
 8000e56:	e9c5 6400 	strd	r6, r4, [r5]
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	e73e      	b.n	8000cdc <__udivmoddi4+0xa4>
 8000e5e:	fa02 fe03 	lsl.w	lr, r2, r3
 8000e62:	f1c3 0120 	rsb	r1, r3, #32
 8000e66:	fa04 f203 	lsl.w	r2, r4, r3
 8000e6a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000e6e:	40cc      	lsrs	r4, r1
 8000e70:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e74:	fa20 f101 	lsr.w	r1, r0, r1
 8000e78:	fa1f f68e 	uxth.w	r6, lr
 8000e7c:	fbb4 f0f7 	udiv	r0, r4, r7
 8000e80:	430a      	orrs	r2, r1
 8000e82:	fb07 4410 	mls	r4, r7, r0, r4
 8000e86:	0c11      	lsrs	r1, r2, #16
 8000e88:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000e8c:	fb00 f406 	mul.w	r4, r0, r6
 8000e90:	428c      	cmp	r4, r1
 8000e92:	d90e      	bls.n	8000eb2 <__udivmoddi4+0x27a>
 8000e94:	eb1e 0101 	adds.w	r1, lr, r1
 8000e98:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e9c:	bf2c      	ite	cs
 8000e9e:	f04f 0901 	movcs.w	r9, #1
 8000ea2:	f04f 0900 	movcc.w	r9, #0
 8000ea6:	428c      	cmp	r4, r1
 8000ea8:	d902      	bls.n	8000eb0 <__udivmoddi4+0x278>
 8000eaa:	f1b9 0f00 	cmp.w	r9, #0
 8000eae:	d02c      	beq.n	8000f0a <__udivmoddi4+0x2d2>
 8000eb0:	4640      	mov	r0, r8
 8000eb2:	1b09      	subs	r1, r1, r4
 8000eb4:	b292      	uxth	r2, r2
 8000eb6:	fbb1 f4f7 	udiv	r4, r1, r7
 8000eba:	fb07 1114 	mls	r1, r7, r4, r1
 8000ebe:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ec2:	fb04 f106 	mul.w	r1, r4, r6
 8000ec6:	4291      	cmp	r1, r2
 8000ec8:	d907      	bls.n	8000eda <__udivmoddi4+0x2a2>
 8000eca:	eb1e 0202 	adds.w	r2, lr, r2
 8000ece:	f104 38ff 	add.w	r8, r4, #4294967295
 8000ed2:	d201      	bcs.n	8000ed8 <__udivmoddi4+0x2a0>
 8000ed4:	4291      	cmp	r1, r2
 8000ed6:	d815      	bhi.n	8000f04 <__udivmoddi4+0x2cc>
 8000ed8:	4644      	mov	r4, r8
 8000eda:	1a52      	subs	r2, r2, r1
 8000edc:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000ee0:	e721      	b.n	8000d26 <__udivmoddi4+0xee>
 8000ee2:	1a86      	subs	r6, r0, r2
 8000ee4:	eb64 0303 	sbc.w	r3, r4, r3
 8000ee8:	2001      	movs	r0, #1
 8000eea:	e70e      	b.n	8000d0a <__udivmoddi4+0xd2>
 8000eec:	3c02      	subs	r4, #2
 8000eee:	4472      	add	r2, lr
 8000ef0:	e735      	b.n	8000d5e <__udivmoddi4+0x126>
 8000ef2:	3902      	subs	r1, #2
 8000ef4:	4472      	add	r2, lr
 8000ef6:	e6d0      	b.n	8000c9a <__udivmoddi4+0x62>
 8000ef8:	44f4      	add	ip, lr
 8000efa:	3802      	subs	r0, #2
 8000efc:	e6e3      	b.n	8000cc6 <__udivmoddi4+0x8e>
 8000efe:	44f4      	add	ip, lr
 8000f00:	3802      	subs	r0, #2
 8000f02:	e742      	b.n	8000d8a <__udivmoddi4+0x152>
 8000f04:	3c02      	subs	r4, #2
 8000f06:	4472      	add	r2, lr
 8000f08:	e7e7      	b.n	8000eda <__udivmoddi4+0x2a2>
 8000f0a:	3802      	subs	r0, #2
 8000f0c:	4471      	add	r1, lr
 8000f0e:	e7d0      	b.n	8000eb2 <__udivmoddi4+0x27a>
 8000f10:	3b02      	subs	r3, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	e782      	b.n	8000e1c <__udivmoddi4+0x1e4>
 8000f16:	3802      	subs	r0, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	e76a      	b.n	8000df2 <__udivmoddi4+0x1ba>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b088      	sub	sp, #32
 8000f24:	af04      	add	r7, sp, #16
 8000f26:	4603      	mov	r3, r0
 8000f28:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 8000f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f58 <BMP280_Read8+0x38>)
 8000f30:	6818      	ldr	r0, [r3, #0]
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	b29a      	uxth	r2, r3
 8000f36:	230a      	movs	r3, #10
 8000f38:	9302      	str	r3, [sp, #8]
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	9301      	str	r3, [sp, #4]
 8000f3e:	f107 030f 	add.w	r3, r7, #15
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2301      	movs	r3, #1
 8000f46:	21ec      	movs	r1, #236	@ 0xec
 8000f48:	f003 fd3a 	bl	80049c0 <HAL_I2C_Mem_Read>
  return tmp;
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3710      	adds	r7, #16
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	200001f0 	.word	0x200001f0

08000f5c <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b088      	sub	sp, #32
 8000f60:	af04      	add	r7, sp, #16
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8000f66:	4b0d      	ldr	r3, [pc, #52]	@ (8000f9c <BMP280_Read16+0x40>)
 8000f68:	6818      	ldr	r0, [r3, #0]
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	b29a      	uxth	r2, r3
 8000f6e:	230a      	movs	r3, #10
 8000f70:	9302      	str	r3, [sp, #8]
 8000f72:	2302      	movs	r3, #2
 8000f74:	9301      	str	r3, [sp, #4]
 8000f76:	f107 030c 	add.w	r3, r7, #12
 8000f7a:	9300      	str	r3, [sp, #0]
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	21ec      	movs	r1, #236	@ 0xec
 8000f80:	f003 fd1e 	bl	80049c0 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8000f84:	7b3b      	ldrb	r3, [r7, #12]
 8000f86:	021b      	lsls	r3, r3, #8
 8000f88:	b21a      	sxth	r2, r3
 8000f8a:	7b7b      	ldrb	r3, [r7, #13]
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	b21b      	sxth	r3, r3
 8000f92:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	200001f0 	.word	0x200001f0

08000fa0 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff ffd5 	bl	8000f5c <BMP280_Read16>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 8000fb6:	89fb      	ldrh	r3, [r7, #14]
 8000fb8:	0a1b      	lsrs	r3, r3, #8
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	b21a      	sxth	r2, r3
 8000fbe:	89fb      	ldrh	r3, [r7, #14]
 8000fc0:	021b      	lsls	r3, r3, #8
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	b21b      	sxth	r3, r3
 8000fc8:	b29b      	uxth	r3, r3
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
	...

08000fd4 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b086      	sub	sp, #24
 8000fd8:	af04      	add	r7, sp, #16
 8000fda:	4603      	mov	r3, r0
 8000fdc:	460a      	mov	r2, r1
 8000fde:	71fb      	strb	r3, [r7, #7]
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 8000fe4:	4b08      	ldr	r3, [pc, #32]	@ (8001008 <BMP280_Write8+0x34>)
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	b29a      	uxth	r2, r3
 8000fec:	230a      	movs	r3, #10
 8000fee:	9302      	str	r3, [sp, #8]
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	9301      	str	r3, [sp, #4]
 8000ff4:	1dbb      	adds	r3, r7, #6
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	21ec      	movs	r1, #236	@ 0xec
 8000ffc:	f003 fbcc 	bl	8004798 <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 8001000:	bf00      	nop
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	200001f0 	.word	0x200001f0

0800100c <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af04      	add	r7, sp, #16
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 8001016:	4b0d      	ldr	r3, [pc, #52]	@ (800104c <BMP280_Read24+0x40>)
 8001018:	6818      	ldr	r0, [r3, #0]
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	b29a      	uxth	r2, r3
 800101e:	230a      	movs	r3, #10
 8001020:	9302      	str	r3, [sp, #8]
 8001022:	2303      	movs	r3, #3
 8001024:	9301      	str	r3, [sp, #4]
 8001026:	f107 030c 	add.w	r3, r7, #12
 800102a:	9300      	str	r3, [sp, #0]
 800102c:	2301      	movs	r3, #1
 800102e:	21ec      	movs	r1, #236	@ 0xec
 8001030:	f003 fcc6 	bl	80049c0 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8001034:	7b3b      	ldrb	r3, [r7, #12]
 8001036:	041a      	lsls	r2, r3, #16
 8001038:	7b7b      	ldrb	r3, [r7, #13]
 800103a:	021b      	lsls	r3, r3, #8
 800103c:	4313      	orrs	r3, r2
 800103e:	7bba      	ldrb	r2, [r7, #14]
 8001040:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 8001042:	4618      	mov	r0, r3
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	200001f0 	.word	0x200001f0

08001050 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	4608      	mov	r0, r1
 800105a:	4611      	mov	r1, r2
 800105c:	461a      	mov	r2, r3
 800105e:	4603      	mov	r3, r0
 8001060:	70fb      	strb	r3, [r7, #3]
 8001062:	460b      	mov	r3, r1
 8001064:	70bb      	strb	r3, [r7, #2]
 8001066:	4613      	mov	r3, r2
 8001068:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 800106a:	4a48      	ldr	r2, [pc, #288]	@ (800118c <BMP280_Init+0x13c>)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 8001070:	787b      	ldrb	r3, [r7, #1]
 8001072:	2b03      	cmp	r3, #3
 8001074:	d901      	bls.n	800107a <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 8001076:	2303      	movs	r3, #3
 8001078:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 800107a:	4a45      	ldr	r2, [pc, #276]	@ (8001190 <BMP280_Init+0x140>)
 800107c:	787b      	ldrb	r3, [r7, #1]
 800107e:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 8001080:	787b      	ldrb	r3, [r7, #1]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d101      	bne.n	800108a <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 8001086:	2300      	movs	r3, #0
 8001088:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 800108a:	78fb      	ldrb	r3, [r7, #3]
 800108c:	2b05      	cmp	r3, #5
 800108e:	d901      	bls.n	8001094 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 8001090:	2305      	movs	r3, #5
 8001092:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 8001094:	4a3f      	ldr	r2, [pc, #252]	@ (8001194 <BMP280_Init+0x144>)
 8001096:	78fb      	ldrb	r3, [r7, #3]
 8001098:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 800109a:	78bb      	ldrb	r3, [r7, #2]
 800109c:	2b05      	cmp	r3, #5
 800109e:	d901      	bls.n	80010a4 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 80010a0:	2305      	movs	r3, #5
 80010a2:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 80010a4:	4a3c      	ldr	r2, [pc, #240]	@ (8001198 <BMP280_Init+0x148>)
 80010a6:	78bb      	ldrb	r3, [r7, #2]
 80010a8:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 80010aa:	bf00      	nop
 80010ac:	20d0      	movs	r0, #208	@ 0xd0
 80010ae:	f7ff ff37 	bl	8000f20 <BMP280_Read8>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b58      	cmp	r3, #88	@ 0x58
 80010b6:	d1f9      	bne.n	80010ac <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 80010b8:	2088      	movs	r0, #136	@ 0x88
 80010ba:	f7ff ff71 	bl	8000fa0 <BMP280_Read16LE>
 80010be:	4603      	mov	r3, r0
 80010c0:	461a      	mov	r2, r3
 80010c2:	4b36      	ldr	r3, [pc, #216]	@ (800119c <BMP280_Init+0x14c>)
 80010c4:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 80010c6:	208a      	movs	r0, #138	@ 0x8a
 80010c8:	f7ff ff6a 	bl	8000fa0 <BMP280_Read16LE>
 80010cc:	4603      	mov	r3, r0
 80010ce:	b21a      	sxth	r2, r3
 80010d0:	4b33      	ldr	r3, [pc, #204]	@ (80011a0 <BMP280_Init+0x150>)
 80010d2:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 80010d4:	208c      	movs	r0, #140	@ 0x8c
 80010d6:	f7ff ff63 	bl	8000fa0 <BMP280_Read16LE>
 80010da:	4603      	mov	r3, r0
 80010dc:	b21a      	sxth	r2, r3
 80010de:	4b31      	ldr	r3, [pc, #196]	@ (80011a4 <BMP280_Init+0x154>)
 80010e0:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 80010e2:	208e      	movs	r0, #142	@ 0x8e
 80010e4:	f7ff ff5c 	bl	8000fa0 <BMP280_Read16LE>
 80010e8:	4603      	mov	r3, r0
 80010ea:	461a      	mov	r2, r3
 80010ec:	4b2e      	ldr	r3, [pc, #184]	@ (80011a8 <BMP280_Init+0x158>)
 80010ee:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 80010f0:	2090      	movs	r0, #144	@ 0x90
 80010f2:	f7ff ff55 	bl	8000fa0 <BMP280_Read16LE>
 80010f6:	4603      	mov	r3, r0
 80010f8:	b21a      	sxth	r2, r3
 80010fa:	4b2c      	ldr	r3, [pc, #176]	@ (80011ac <BMP280_Init+0x15c>)
 80010fc:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 80010fe:	2092      	movs	r0, #146	@ 0x92
 8001100:	f7ff ff4e 	bl	8000fa0 <BMP280_Read16LE>
 8001104:	4603      	mov	r3, r0
 8001106:	b21a      	sxth	r2, r3
 8001108:	4b29      	ldr	r3, [pc, #164]	@ (80011b0 <BMP280_Init+0x160>)
 800110a:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 800110c:	2094      	movs	r0, #148	@ 0x94
 800110e:	f7ff ff47 	bl	8000fa0 <BMP280_Read16LE>
 8001112:	4603      	mov	r3, r0
 8001114:	b21a      	sxth	r2, r3
 8001116:	4b27      	ldr	r3, [pc, #156]	@ (80011b4 <BMP280_Init+0x164>)
 8001118:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 800111a:	2096      	movs	r0, #150	@ 0x96
 800111c:	f7ff ff40 	bl	8000fa0 <BMP280_Read16LE>
 8001120:	4603      	mov	r3, r0
 8001122:	b21a      	sxth	r2, r3
 8001124:	4b24      	ldr	r3, [pc, #144]	@ (80011b8 <BMP280_Init+0x168>)
 8001126:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 8001128:	2098      	movs	r0, #152	@ 0x98
 800112a:	f7ff ff39 	bl	8000fa0 <BMP280_Read16LE>
 800112e:	4603      	mov	r3, r0
 8001130:	b21a      	sxth	r2, r3
 8001132:	4b22      	ldr	r3, [pc, #136]	@ (80011bc <BMP280_Init+0x16c>)
 8001134:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 8001136:	209a      	movs	r0, #154	@ 0x9a
 8001138:	f7ff ff32 	bl	8000fa0 <BMP280_Read16LE>
 800113c:	4603      	mov	r3, r0
 800113e:	b21a      	sxth	r2, r3
 8001140:	4b1f      	ldr	r3, [pc, #124]	@ (80011c0 <BMP280_Init+0x170>)
 8001142:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 8001144:	209c      	movs	r0, #156	@ 0x9c
 8001146:	f7ff ff2b 	bl	8000fa0 <BMP280_Read16LE>
 800114a:	4603      	mov	r3, r0
 800114c:	b21a      	sxth	r2, r3
 800114e:	4b1d      	ldr	r3, [pc, #116]	@ (80011c4 <BMP280_Init+0x174>)
 8001150:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 8001152:	209e      	movs	r0, #158	@ 0x9e
 8001154:	f7ff ff24 	bl	8000fa0 <BMP280_Read16LE>
 8001158:	4603      	mov	r3, r0
 800115a:	b21a      	sxth	r2, r3
 800115c:	4b1a      	ldr	r3, [pc, #104]	@ (80011c8 <BMP280_Init+0x178>)
 800115e:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001160:	78fb      	ldrb	r3, [r7, #3]
 8001162:	015b      	lsls	r3, r3, #5
 8001164:	b25a      	sxtb	r2, r3
 8001166:	78bb      	ldrb	r3, [r7, #2]
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	b25b      	sxtb	r3, r3
 800116c:	4313      	orrs	r3, r2
 800116e:	b25a      	sxtb	r2, r3
 8001170:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001174:	4313      	orrs	r3, r2
 8001176:	b25b      	sxtb	r3, r3
 8001178:	b2db      	uxtb	r3, r3
 800117a:	4619      	mov	r1, r3
 800117c:	20f4      	movs	r0, #244	@ 0xf4
 800117e:	f7ff ff29 	bl	8000fd4 <BMP280_Write8>
}
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	200001f0 	.word	0x200001f0
 8001190:	200001f6 	.word	0x200001f6
 8001194:	200001f4 	.word	0x200001f4
 8001198:	200001f5 	.word	0x200001f5
 800119c:	2000020c 	.word	0x2000020c
 80011a0:	200001f8 	.word	0x200001f8
 80011a4:	200001fa 	.word	0x200001fa
 80011a8:	2000020e 	.word	0x2000020e
 80011ac:	200001fc 	.word	0x200001fc
 80011b0:	200001fe 	.word	0x200001fe
 80011b4:	20000200 	.word	0x20000200
 80011b8:	20000202 	.word	0x20000202
 80011bc:	20000204 	.word	0x20000204
 80011c0:	20000206 	.word	0x20000206
 80011c4:	20000208 	.word	0x20000208
 80011c8:	2000020a 	.word	0x2000020a

080011cc <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 80011d2:	4b3d      	ldr	r3, [pc, #244]	@ (80012c8 <BMP280_ReadTemperature+0xfc>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d16d      	bne.n	80012b6 <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 80011da:	20f4      	movs	r0, #244	@ 0xf4
 80011dc:	f7ff fea0 	bl	8000f20 <BMP280_Read8>
 80011e0:	4603      	mov	r3, r0
 80011e2:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 80011e4:	7dfb      	ldrb	r3, [r7, #23]
 80011e6:	f023 0303 	bic.w	r3, r3, #3
 80011ea:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 80011ec:	7dfb      	ldrb	r3, [r7, #23]
 80011ee:	f043 0301 	orr.w	r3, r3, #1
 80011f2:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 80011f4:	7dfb      	ldrb	r3, [r7, #23]
 80011f6:	4619      	mov	r1, r3
 80011f8:	20f4      	movs	r0, #244	@ 0xf4
 80011fa:	f7ff feeb 	bl	8000fd4 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 80011fe:	20f4      	movs	r0, #244	@ 0xf4
 8001200:	f7ff fe8e 	bl	8000f20 <BMP280_Read8>
 8001204:	4603      	mov	r3, r0
 8001206:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 8001208:	7dbb      	ldrb	r3, [r7, #22]
 800120a:	f003 0303 	and.w	r3, r3, #3
 800120e:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 8001210:	7dbb      	ldrb	r3, [r7, #22]
 8001212:	2b01      	cmp	r3, #1
 8001214:	d14f      	bne.n	80012b6 <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 8001216:	20f4      	movs	r0, #244	@ 0xf4
 8001218:	f7ff fe82 	bl	8000f20 <BMP280_Read8>
 800121c:	4603      	mov	r3, r0
 800121e:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8001220:	7dbb      	ldrb	r3, [r7, #22]
 8001222:	f003 0303 	and.w	r3, r3, #3
 8001226:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 8001228:	7dbb      	ldrb	r3, [r7, #22]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d000      	beq.n	8001230 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 800122e:	e7f2      	b.n	8001216 <BMP280_ReadTemperature+0x4a>
				  break;
 8001230:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 8001232:	20fa      	movs	r0, #250	@ 0xfa
 8001234:	f7ff feea 	bl	800100c <BMP280_Read24>
 8001238:	4603      	mov	r3, r0
 800123a:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	111b      	asrs	r3, r3, #4
 8001240:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	10da      	asrs	r2, r3, #3
 8001246:	4b21      	ldr	r3, [pc, #132]	@ (80012cc <BMP280_ReadTemperature+0x100>)
 8001248:	881b      	ldrh	r3, [r3, #0]
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 800124e:	4a20      	ldr	r2, [pc, #128]	@ (80012d0 <BMP280_ReadTemperature+0x104>)
 8001250:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001254:	fb02 f303 	mul.w	r3, r2, r3
 8001258:	12db      	asrs	r3, r3, #11
 800125a:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	111b      	asrs	r3, r3, #4
 8001260:	4a1a      	ldr	r2, [pc, #104]	@ (80012cc <BMP280_ReadTemperature+0x100>)
 8001262:	8812      	ldrh	r2, [r2, #0]
 8001264:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	1112      	asrs	r2, r2, #4
 800126a:	4918      	ldr	r1, [pc, #96]	@ (80012cc <BMP280_ReadTemperature+0x100>)
 800126c:	8809      	ldrh	r1, [r1, #0]
 800126e:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001270:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001274:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 8001276:	4a17      	ldr	r2, [pc, #92]	@ (80012d4 <BMP280_ReadTemperature+0x108>)
 8001278:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 800127c:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001280:	139b      	asrs	r3, r3, #14
 8001282:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 8001284:	68fa      	ldr	r2, [r7, #12]
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	4413      	add	r3, r2
 800128a:	4a13      	ldr	r2, [pc, #76]	@ (80012d8 <BMP280_ReadTemperature+0x10c>)
 800128c:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 800128e:	4b12      	ldr	r3, [pc, #72]	@ (80012d8 <BMP280_ReadTemperature+0x10c>)
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	4613      	mov	r3, r2
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	4413      	add	r3, r2
 8001298:	3380      	adds	r3, #128	@ 0x80
 800129a:	121b      	asrs	r3, r3, #8
 800129c:	ee07 3a90 	vmov	s15, r3
 80012a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a4:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 80012a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80012ac:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80012dc <BMP280_ReadTemperature+0x110>
 80012b0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80012b4:	e001      	b.n	80012ba <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 80012b6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80012e0 <BMP280_ReadTemperature+0x114>
}
 80012ba:	eef0 7a47 	vmov.f32	s15, s14
 80012be:	eeb0 0a67 	vmov.f32	s0, s15
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	200001f6 	.word	0x200001f6
 80012cc:	2000020c 	.word	0x2000020c
 80012d0:	200001f8 	.word	0x200001f8
 80012d4:	200001fa 	.word	0x200001fa
 80012d8:	20000210 	.word	0x20000210
 80012dc:	42c80000 	.word	0x42c80000
 80012e0:	c2c60000 	.word	0xc2c60000

080012e4 <__is_constant_evaluated>:
  // This can be used without checking if the compiler supports the feature.
  // The macro _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED can be used to check if
  // the compiler support is present to make this function work as expected.
  _GLIBCXX_CONSTEXPR inline bool
  __is_constant_evaluated() _GLIBCXX_NOEXCEPT
  {
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    if consteval { return true; } else { return false; }
 80012e8:	2300      	movs	r3, #0
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    return __builtin_is_constant_evaluated();
#else
    return false;
#endif
  }
 80012ea:	4618      	mov	r0, r3
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <_ZSt21is_constant_evaluatedv>:

  /// Returns true only when called during constant evaluation.
  /// @since C++20
  constexpr inline bool
  is_constant_evaluated() noexcept
  {
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
    if consteval { return true; } else { return false; }
 80012f8:	2300      	movs	r3, #0
#else
    return __builtin_is_constant_evaluated();
#endif
  }
 80012fa:	4618      	mov	r0, r3
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	4618      	mov	r0, r3
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <_ZNSt11char_traitsIcE6assignERcRKc>:
#if __cpp_lib_three_way_comparison
      using comparison_category = strong_ordering;
#endif

      static _GLIBCXX17_CONSTEXPR void
      assign(char_type& __c1, const char_type& __c2) _GLIBCXX_NOEXCEPT
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
      {
#if __cpp_constexpr_dynamic_alloc
	if (std::__is_constant_evaluated())
 8001326:	f7ff ffdd 	bl	80012e4 <__is_constant_evaluated>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d004      	beq.n	800133a <_ZNSt11char_traitsIcE6assignERcRKc+0x1e>
	  std::construct_at(__builtin_addressof(__c1), __c2);
 8001330:	6839      	ldr	r1, [r7, #0]
 8001332:	6878      	ldr	r0, [r7, #4]
 8001334:	f000 fc68 	bl	8001c08 <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>
	else
#endif
	__c1 = __c2;
      }
 8001338:	e003      	b.n	8001342 <_ZNSt11char_traitsIcE6assignERcRKc+0x26>
	__c1 = __c2;
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	781a      	ldrb	r2, [r3, #0]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	701a      	strb	r2, [r3, #0]
      }
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <_ZNSt11char_traitsIcE6lengthEPKc>:
#endif
	return __builtin_memcmp(__s1, __s2, __n);
      }

      static _GLIBCXX17_CONSTEXPR size_t
      length(const char_type* __s)
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus >= 201703L
	if (std::__is_constant_evaluated())
 8001352:	f7ff ffc7 	bl	80012e4 <__is_constant_evaluated>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d004      	beq.n	8001366 <_ZNSt11char_traitsIcE6lengthEPKc+0x1c>
	  return __gnu_cxx::char_traits<char_type>::length(__s);
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f000 fc69 	bl	8001c34 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc>
 8001362:	4603      	mov	r3, r0
 8001364:	e004      	b.n	8001370 <_ZNSt11char_traitsIcE6lengthEPKc+0x26>
#endif
	return __builtin_strlen(__s);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7fe ff92 	bl	8000290 <strlen>
 800136c:	4603      	mov	r3, r0
 800136e:	bf00      	nop
      }
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <_ZNSt11char_traitsIcE4moveEPcPKcj>:
#endif
	return static_cast<const char_type*>(__builtin_memchr(__s, __a, __n));
      }

      static _GLIBCXX20_CONSTEXPR char_type*
      move(char_type* __s1, const char_type* __s2, size_t __n)
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	607a      	str	r2, [r7, #4]
      {
	if (__n == 0)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d101      	bne.n	800138e <_ZNSt11char_traitsIcE4moveEPcPKcj+0x16>
	  return __s1;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	e012      	b.n	80013b4 <_ZNSt11char_traitsIcE4moveEPcPKcj+0x3c>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 800138e:	f7ff ffa9 	bl	80012e4 <__is_constant_evaluated>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d006      	beq.n	80013a6 <_ZNSt11char_traitsIcE4moveEPcPKcj+0x2e>
	  return __gnu_cxx::char_traits<char_type>::move(__s1, __s2, __n);
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	68b9      	ldr	r1, [r7, #8]
 800139c:	68f8      	ldr	r0, [r7, #12]
 800139e:	f000 fc69 	bl	8001c74 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj>
 80013a2:	4603      	mov	r3, r0
 80013a4:	e006      	b.n	80013b4 <_ZNSt11char_traitsIcE4moveEPcPKcj+0x3c>
#endif
	return static_cast<char_type*>(__builtin_memmove(__s1, __s2, __n));
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	68b9      	ldr	r1, [r7, #8]
 80013aa:	68f8      	ldr	r0, [r7, #12]
 80013ac:	f00d fe27 	bl	800effe <memmove>
 80013b0:	4603      	mov	r3, r0
 80013b2:	bf00      	nop
      }
 80013b4:	4618      	mov	r0, r3
 80013b6:	3710      	adds	r7, #16
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}

080013bc <_ZNSt11char_traitsIcE4copyEPcPKcj>:

      static _GLIBCXX20_CONSTEXPR char_type*
      copy(char_type* __s1, const char_type* __s2, size_t __n)
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	607a      	str	r2, [r7, #4]
      {
	if (__n == 0)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d101      	bne.n	80013d2 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x16>
	  return __s1;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	e015      	b.n	80013fe <_ZNSt11char_traitsIcE4copyEPcPKcj+0x42>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 80013d2:	f7ff ff87 	bl	80012e4 <__is_constant_evaluated>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d006      	beq.n	80013ea <_ZNSt11char_traitsIcE4copyEPcPKcj+0x2e>
	  return __gnu_cxx::char_traits<char_type>::copy(__s1, __s2, __n);
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	68b9      	ldr	r1, [r7, #8]
 80013e0:	68f8      	ldr	r0, [r7, #12]
 80013e2:	f000 fc7f 	bl	8001ce4 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
 80013e6:	4603      	mov	r3, r0
 80013e8:	e009      	b.n	80013fe <_ZNSt11char_traitsIcE4copyEPcPKcj+0x42>
#endif
	return static_cast<char_type*>(__builtin_memcpy(__s1, __s2, __n));
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	4610      	mov	r0, r2
 80013f0:	4619      	mov	r1, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	461a      	mov	r2, r3
 80013f6:	f00d fefe 	bl	800f1f6 <memcpy>
 80013fa:	4603      	mov	r3, r0
 80013fc:	bf00      	nop
      }
 80013fe:	4618      	mov	r0, r3
 8001400:	3710      	adds	r7, #16
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <_ZNSt11char_traitsIcE6assignEPcjc>:

      static _GLIBCXX20_CONSTEXPR char_type*
      assign(char_type* __s, size_t __n, char_type __a)
 8001406:	b580      	push	{r7, lr}
 8001408:	b084      	sub	sp, #16
 800140a:	af00      	add	r7, sp, #0
 800140c:	60f8      	str	r0, [r7, #12]
 800140e:	60b9      	str	r1, [r7, #8]
 8001410:	4613      	mov	r3, r2
 8001412:	71fb      	strb	r3, [r7, #7]
      {
	if (__n == 0)
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d101      	bne.n	800141e <_ZNSt11char_traitsIcE6assignEPcjc+0x18>
	  return __s;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	e014      	b.n	8001448 <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 800141e:	f7ff ff61 	bl	80012e4 <__is_constant_evaluated>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d007      	beq.n	8001438 <_ZNSt11char_traitsIcE6assignEPcjc+0x32>
	  return __gnu_cxx::char_traits<char_type>::assign(__s, __n, __a);
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	461a      	mov	r2, r3
 800142c:	68b9      	ldr	r1, [r7, #8]
 800142e:	68f8      	ldr	r0, [r7, #12]
 8001430:	f000 fc8a 	bl	8001d48 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>
 8001434:	4603      	mov	r3, r0
 8001436:	e007      	b.n	8001448 <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#endif
	return static_cast<char_type*>(__builtin_memset(__s, __a, __n));
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	68ba      	ldr	r2, [r7, #8]
 800143c:	4619      	mov	r1, r3
 800143e:	68f8      	ldr	r0, [r7, #12]
 8001440:	f00d fdf7 	bl	800f032 <memset>
 8001444:	4603      	mov	r3, r0
 8001446:	bf00      	nop
      }
 8001448:	4618      	mov	r0, r3
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <_ZNSt7__cxx119to_stringEi>:
  inline string
  to_string(int __val)
#if _GLIBCXX_USE_CXX11_ABI && (__CHAR_BIT__ * __SIZEOF_INT__) <= 32
  noexcept // any 32-bit value fits in the SSO buffer
#endif
  {
 8001450:	b590      	push	{r4, r7, lr}
 8001452:	b087      	sub	sp, #28
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	6039      	str	r1, [r7, #0]
    const bool __neg = __val < 0;
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	0fdb      	lsrs	r3, r3, #31
 800145e:	75fb      	strb	r3, [r7, #23]
    const unsigned __uval = __neg ? (unsigned)~__val + 1u : __val;
 8001460:	7dfb      	ldrb	r3, [r7, #23]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d002      	beq.n	800146c <_ZNSt7__cxx119to_stringEi+0x1c>
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	425b      	negs	r3, r3
 800146a:	e000      	b.n	800146e <_ZNSt7__cxx119to_stringEi+0x1e>
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	613b      	str	r3, [r7, #16]
    const auto __len = __detail::__to_chars_len(__uval);
 8001470:	210a      	movs	r1, #10
 8001472:	6938      	ldr	r0, [r7, #16]
 8001474:	f000 fca4 	bl	8001dc0 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>
 8001478:	60f8      	str	r0, [r7, #12]
    string __str(__neg + __len, '-');
 800147a:	7dfa      	ldrb	r2, [r7, #23]
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	18d4      	adds	r4, r2, r3
 8001480:	f107 0308 	add.w	r3, r7, #8
 8001484:	4618      	mov	r0, r3
 8001486:	f00c fef6 	bl	800e276 <_ZNSaIcEC1Ev>
 800148a:	f107 0308 	add.w	r3, r7, #8
 800148e:	222d      	movs	r2, #45	@ 0x2d
 8001490:	4621      	mov	r1, r4
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f000 fcdf 	bl	8001e56 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>
 8001498:	f107 0308 	add.w	r3, r7, #8
 800149c:	4618      	mov	r0, r3
 800149e:	f00c feec 	bl	800e27a <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[__neg], __len, __uval);
 80014a2:	7dfb      	ldrb	r3, [r7, #23]
 80014a4:	4619      	mov	r1, r3
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f000 fd02 	bl	8001eb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80014ac:	4603      	mov	r3, r0
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	68f9      	ldr	r1, [r7, #12]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 fd1c 	bl	8001ef0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>
    return __str;
 80014b8:	bf00      	nop
  }
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	371c      	adds	r7, #28
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd90      	pop	{r4, r7, pc}

080014c2 <_ZNSt7__cxx119to_stringEm>:
  inline string
  to_string(unsigned long __val)
#if _GLIBCXX_USE_CXX11_ABI && (__CHAR_BIT__ * __SIZEOF_LONG__) <= 32
  noexcept // any 32-bit value fits in the SSO buffer
#endif
  {
 80014c2:	b590      	push	{r4, r7, lr}
 80014c4:	b085      	sub	sp, #20
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	6039      	str	r1, [r7, #0]
    string __str(__detail::__to_chars_len(__val), '\0');
 80014cc:	210a      	movs	r1, #10
 80014ce:	6838      	ldr	r0, [r7, #0]
 80014d0:	f000 fdc5 	bl	800205e <_ZNSt8__detail14__to_chars_lenImEEjT_i>
 80014d4:	4604      	mov	r4, r0
 80014d6:	f107 030c 	add.w	r3, r7, #12
 80014da:	4618      	mov	r0, r3
 80014dc:	f00c fecb 	bl	800e276 <_ZNSaIcEC1Ev>
 80014e0:	f107 030c 	add.w	r3, r7, #12
 80014e4:	2200      	movs	r2, #0
 80014e6:	4621      	mov	r1, r4
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f000 fcb4 	bl	8001e56 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>
 80014ee:	f107 030c 	add.w	r3, r7, #12
 80014f2:	4618      	mov	r0, r3
 80014f4:	f00c fec1 	bl	800e27a <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[0], __str.size(), __val);
 80014f8:	2100      	movs	r1, #0
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f000 fcd8 	bl	8001eb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8001500:	4604      	mov	r4, r0
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f000 fd9f 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001508:	4603      	mov	r3, r0
 800150a:	683a      	ldr	r2, [r7, #0]
 800150c:	4619      	mov	r1, r3
 800150e:	4620      	mov	r0, r4
 8001510:	f000 fde4 	bl	80020dc <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_>
    return __str;
 8001514:	bf00      	nop
  }
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	3714      	adds	r7, #20
 800151a:	46bd      	mov	sp, r7
 800151c:	bd90      	pop	{r4, r7, pc}

0800151e <_ZL5clampddd>:
#pragma once

static double clamp(double value, double min, double max) {
 800151e:	b580      	push	{r7, lr}
 8001520:	b086      	sub	sp, #24
 8001522:	af00      	add	r7, sp, #0
 8001524:	ed87 0b04 	vstr	d0, [r7, #16]
 8001528:	ed87 1b02 	vstr	d1, [r7, #8]
 800152c:	ed87 2b00 	vstr	d2, [r7]
    if (value < min) return min;
 8001530:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001534:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001538:	f7ff fae0 	bl	8000afc <__aeabi_dcmplt>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d002      	beq.n	8001548 <_ZL5clampddd+0x2a>
 8001542:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001546:	e00d      	b.n	8001564 <_ZL5clampddd+0x46>
    if (value > max) return max;
 8001548:	e9d7 2300 	ldrd	r2, r3, [r7]
 800154c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001550:	f7ff faf2 	bl	8000b38 <__aeabi_dcmpgt>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d002      	beq.n	8001560 <_ZL5clampddd+0x42>
 800155a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800155e:	e001      	b.n	8001564 <_ZL5clampddd+0x46>
    return value;
 8001560:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8001564:	ec43 2b17 	vmov	d7, r2, r3
 8001568:	eeb0 0a47 	vmov.f32	s0, s14
 800156c:	eef0 0a67 	vmov.f32	s1, s15
 8001570:	3718      	adds	r7, #24
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <_ZN3PIDC1Eddddddd>:

class PID {
public:
    PID(double dt, double max, double min, double Kp, double Ki, double Kd, double Tf) :
 8001576:	b5b0      	push	{r4, r5, r7, lr}
 8001578:	b090      	sub	sp, #64	@ 0x40
 800157a:	af00      	add	r7, sp, #0
 800157c:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800157e:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8001582:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001586:	ed87 2b08 	vstr	d2, [r7, #32]
 800158a:	ed87 3b06 	vstr	d3, [r7, #24]
 800158e:	ed87 4b04 	vstr	d4, [r7, #16]
 8001592:	ed87 5b02 	vstr	d5, [r7, #8]
 8001596:	ed87 6b00 	vstr	d6, [r7]
        _dt(dt), _max(max), _min(min), _Kp(Kp), _Ki(Ki), _Kd(Kd), _Tf(Tf), _pre_error(0), _integral(0)
 800159a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800159c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80015a0:	e9c1 2300 	strd	r2, r3, [r1]
 80015a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80015a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80015aa:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80015ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80015b0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80015b4:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80015b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80015ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80015be:	e9c1 2306 	strd	r2, r3, [r1, #24]
 80015c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80015c4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80015c8:	e9c1 2308 	strd	r2, r3, [r1, #32]
 80015cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80015ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015d2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
 80015d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80015d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80015dc:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
 80015e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80015e2:	f04f 0200 	mov.w	r2, #0
 80015e6:	f04f 0300 	mov.w	r3, #0
 80015ea:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
 80015ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80015f0:	f04f 0200 	mov.w	r2, #0
 80015f4:	f04f 0300 	mov.w	r3, #0
 80015f8:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    {
    	_Tt = _Kp / _Ki;
 80015fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015fe:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001604:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001608:	f7ff f930 	bl	800086c <__aeabi_ddiv>
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001612:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        alpha = _Tf / (_Tf + _dt);
 8001616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001618:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800161c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800161e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8001622:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001628:	f7fe fe40 	bl	80002ac <__adddf3>
 800162c:	4602      	mov	r2, r0
 800162e:	460b      	mov	r3, r1
 8001630:	4620      	mov	r0, r4
 8001632:	4629      	mov	r1, r5
 8001634:	f7ff f91a 	bl	800086c <__aeabi_ddiv>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800163e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        pre_D = 0;
 8001642:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001644:	f04f 0200 	mov.w	r2, #0
 8001648:	f04f 0300 	mov.w	r3, #0
 800164c:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        es = 0;
 8001650:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001652:	f04f 0200 	mov.w	r2, #0
 8001656:	f04f 0300 	mov.w	r3, #0
 800165a:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
    }
 800165e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001660:	4618      	mov	r0, r3
 8001662:	3740      	adds	r7, #64	@ 0x40
 8001664:	46bd      	mov	sp, r7
 8001666:	bdb0      	pop	{r4, r5, r7, pc}

08001668 <_ZN3PID9calculateEdd>:

    double calculate(double yr, double y) {
 8001668:	b5b0      	push	{r4, r5, r7, lr}
 800166a:	b094      	sub	sp, #80	@ 0x50
 800166c:	af00      	add	r7, sp, #0
 800166e:	6178      	str	r0, [r7, #20]
 8001670:	ed87 0b02 	vstr	d0, [r7, #8]
 8001674:	ed87 1b00 	vstr	d1, [r7]
        
        double error = yr - y;
 8001678:	e9d7 2300 	ldrd	r2, r3, [r7]
 800167c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001680:	f7fe fe12 	bl	80002a8 <__aeabi_dsub>
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
        // ze wzgldu na zasilanie o niskim napiciu
        // dla uchybu poniej 20% bdzie dziaa jako dwu pooeniowy
        // dla testowania uatwi nam to ycie
        if(error *0.8 < error)
 800168c:	a379      	add	r3, pc, #484	@ (adr r3, 8001874 <_ZN3PID9calculateEdd+0x20c>)
 800168e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001692:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001696:	f7fe ffbf 	bl	8000618 <__aeabi_dmul>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80016a2:	f7ff fa49 	bl	8000b38 <__aeabi_dcmpgt>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d012      	beq.n	80016d2 <_ZN3PID9calculateEdd+0x6a>
        	if(error > 0 ) return _max;
 80016ac:	f04f 0200 	mov.w	r2, #0
 80016b0:	f04f 0300 	mov.w	r3, #0
 80016b4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80016b8:	f7ff fa3e 	bl	8000b38 <__aeabi_dcmpgt>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <_ZN3PID9calculateEdd+0x62>
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80016c8:	e0c8      	b.n	800185c <_ZN3PID9calculateEdd+0x1f4>
        		else return _min;
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80016d0:	e0c4      	b.n	800185c <_ZN3PID9calculateEdd+0x1f4>

        double P = _Kp * error; // P 
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80016d8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80016dc:	f7fe ff9c 	bl	8000618 <__aeabi_dmul>
 80016e0:	4602      	mov	r2, r0
 80016e2:	460b      	mov	r3, r1
 80016e4:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

        _integral += error * _dt;
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	@ 0x48
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80016f8:	f7fe ff8e 	bl	8000618 <__aeabi_dmul>
 80016fc:	4602      	mov	r2, r0
 80016fe:	460b      	mov	r3, r1
 8001700:	4620      	mov	r0, r4
 8001702:	4629      	mov	r1, r5
 8001704:	f7fe fdd2 	bl	80002ac <__adddf3>
 8001708:	4602      	mov	r2, r0
 800170a:	460b      	mov	r3, r1
 800170c:	6979      	ldr	r1, [r7, #20]
 800170e:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
        double I = (es / _Tt + _Ki)*_integral; // I
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800171e:	f7ff f8a5 	bl	800086c <__aeabi_ddiv>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4610      	mov	r0, r2
 8001728:	4619      	mov	r1, r3
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001730:	f7fe fdbc 	bl	80002ac <__adddf3>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	4610      	mov	r0, r2
 800173a:	4619      	mov	r1, r3
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001742:	f7fe ff69 	bl	8000618 <__aeabi_dmul>
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

        double derivative = (error - _pre_error) / _dt;
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8001754:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001758:	f7fe fda6 	bl	80002a8 <__aeabi_dsub>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	4610      	mov	r0, r2
 8001762:	4619      	mov	r1, r3
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800176a:	f7ff f87f 	bl	800086c <__aeabi_ddiv>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        double D = (alpha * pre_D) + ( (1 - alpha)*_Kd * derivative / _dt ); // D with filter
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001782:	f7fe ff49 	bl	8000618 <__aeabi_dmul>
 8001786:	4602      	mov	r2, r0
 8001788:	460b      	mov	r3, r1
 800178a:	4614      	mov	r4, r2
 800178c:	461d      	mov	r5, r3
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001794:	f04f 0000 	mov.w	r0, #0
 8001798:	4935      	ldr	r1, [pc, #212]	@ (8001870 <_ZN3PID9calculateEdd+0x208>)
 800179a:	f7fe fd85 	bl	80002a8 <__aeabi_dsub>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	4610      	mov	r0, r2
 80017a4:	4619      	mov	r1, r3
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80017ac:	f7fe ff34 	bl	8000618 <__aeabi_dmul>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	4610      	mov	r0, r2
 80017b6:	4619      	mov	r1, r3
 80017b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80017bc:	f7fe ff2c 	bl	8000618 <__aeabi_dmul>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	4610      	mov	r0, r2
 80017c6:	4619      	mov	r1, r3
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ce:	f7ff f84d 	bl	800086c <__aeabi_ddiv>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4620      	mov	r0, r4
 80017d8:	4629      	mov	r1, r5
 80017da:	f7fe fd67 	bl	80002ac <__adddf3>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
        pre_D = D;
 80017e6:	6979      	ldr	r1, [r7, #20]
 80017e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80017ec:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

        double v = P+I+D;
 80017f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80017f4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80017f8:	f7fe fd58 	bl	80002ac <__adddf3>
 80017fc:	4602      	mov	r2, r0
 80017fe:	460b      	mov	r3, r1
 8001800:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001804:	f7fe fd52 	bl	80002ac <__adddf3>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	e9c7 2308 	strd	r2, r3, [r7, #32]
        double u = clamp(v, _min, _max); // saturation
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	ed93 7b04 	vldr	d7, [r3, #16]
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	ed93 6b02 	vldr	d6, [r3, #8]
 800181c:	eeb0 2a46 	vmov.f32	s4, s12
 8001820:	eef0 2a66 	vmov.f32	s5, s13
 8001824:	eeb0 1a47 	vmov.f32	s2, s14
 8001828:	eef0 1a67 	vmov.f32	s3, s15
 800182c:	ed97 0b08 	vldr	d0, [r7, #32]
 8001830:	f7ff fe75 	bl	800151e <_ZL5clampddd>
 8001834:	ed87 0b06 	vstr	d0, [r7, #24]

        es = v - u; // filter I 
 8001838:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800183c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001840:	f7fe fd32 	bl	80002a8 <__aeabi_dsub>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	6979      	ldr	r1, [r7, #20]
 800184a:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60

        _pre_error = error;
 800184e:	6979      	ldr	r1, [r7, #20]
 8001850:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001854:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

        return u;
 8001858:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
    }
 800185c:	ec43 2b17 	vmov	d7, r2, r3
 8001860:	eeb0 0a47 	vmov.f32	s0, s14
 8001864:	eef0 0a67 	vmov.f32	s1, s15
 8001868:	3750      	adds	r7, #80	@ 0x50
 800186a:	46bd      	mov	sp, r7
 800186c:	bdb0      	pop	{r4, r5, r7, pc}
 800186e:	bf00      	nop
 8001870:	3ff00000 	.word	0x3ff00000
 8001874:	9999999a 	.word	0x9999999a
 8001878:	3fe99999 	.word	0x3fe99999

0800187c <HAL_UART_RxCpltCallback>:
uint8_t rx_byte;              // Tu wpada 1 znak
char rx_buffer[RX_BUFFER_SIZE]; // Tu zbieramy napis
uint8_t rx_index = 0;         // Licznik pozycji w buforze

extern "C" void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART3) {
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a1c      	ldr	r2, [pc, #112]	@ (80018fc <HAL_UART_RxCpltCallback+0x80>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d132      	bne.n	80018f4 <HAL_UART_RxCpltCallback+0x78>

        if (rx_byte == '\n' || rx_byte == '\r') {
 800188e:	4b1c      	ldr	r3, [pc, #112]	@ (8001900 <HAL_UART_RxCpltCallback+0x84>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b0a      	cmp	r3, #10
 8001894:	d003      	beq.n	800189e <HAL_UART_RxCpltCallback+0x22>
 8001896:	4b1a      	ldr	r3, [pc, #104]	@ (8001900 <HAL_UART_RxCpltCallback+0x84>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	2b0d      	cmp	r3, #13
 800189c:	d116      	bne.n	80018cc <HAL_UART_RxCpltCallback+0x50>

            rx_buffer[rx_index] = '\0';
 800189e:	4b19      	ldr	r3, [pc, #100]	@ (8001904 <HAL_UART_RxCpltCallback+0x88>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	461a      	mov	r2, r3
 80018a4:	4b18      	ldr	r3, [pc, #96]	@ (8001908 <HAL_UART_RxCpltCallback+0x8c>)
 80018a6:	2100      	movs	r1, #0
 80018a8:	5499      	strb	r1, [r3, r2]

            if (rx_index > 0) {
 80018aa:	4b16      	ldr	r3, [pc, #88]	@ (8001904 <HAL_UART_RxCpltCallback+0x88>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d008      	beq.n	80018c4 <HAL_UART_RxCpltCallback+0x48>
                Rn.received_number = std::atoi(rx_buffer);
 80018b2:	4815      	ldr	r0, [pc, #84]	@ (8001908 <HAL_UART_RxCpltCallback+0x8c>)
 80018b4:	f00c fcfd 	bl	800e2b2 <atoi>
 80018b8:	4603      	mov	r3, r0
 80018ba:	4a14      	ldr	r2, [pc, #80]	@ (800190c <HAL_UART_RxCpltCallback+0x90>)
 80018bc:	6013      	str	r3, [r2, #0]
                Rn.new_number_ready = true;
 80018be:	4b13      	ldr	r3, [pc, #76]	@ (800190c <HAL_UART_RxCpltCallback+0x90>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	711a      	strb	r2, [r3, #4]
            }

            rx_index = 0;
 80018c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001904 <HAL_UART_RxCpltCallback+0x88>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
 80018ca:	e00e      	b.n	80018ea <HAL_UART_RxCpltCallback+0x6e>
           // memset(rx_buffer, 0, RX_BUFFER_SIZE);


        } else {
            if (rx_index < RX_BUFFER_SIZE - 1) {
 80018cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001904 <HAL_UART_RxCpltCallback+0x88>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b08      	cmp	r3, #8
 80018d2:	d80a      	bhi.n	80018ea <HAL_UART_RxCpltCallback+0x6e>
                rx_buffer[rx_index++] = (char)rx_byte;
 80018d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001900 <HAL_UART_RxCpltCallback+0x84>)
 80018d6:	7819      	ldrb	r1, [r3, #0]
 80018d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001904 <HAL_UART_RxCpltCallback+0x88>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	1c5a      	adds	r2, r3, #1
 80018de:	b2d0      	uxtb	r0, r2
 80018e0:	4a08      	ldr	r2, [pc, #32]	@ (8001904 <HAL_UART_RxCpltCallback+0x88>)
 80018e2:	7010      	strb	r0, [r2, #0]
 80018e4:	461a      	mov	r2, r3
 80018e6:	4b08      	ldr	r3, [pc, #32]	@ (8001908 <HAL_UART_RxCpltCallback+0x8c>)
 80018e8:	5499      	strb	r1, [r3, r2]
            }
        }

        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 80018ea:	2201      	movs	r2, #1
 80018ec:	4904      	ldr	r1, [pc, #16]	@ (8001900 <HAL_UART_RxCpltCallback+0x84>)
 80018ee:	4808      	ldr	r0, [pc, #32]	@ (8001910 <HAL_UART_RxCpltCallback+0x94>)
 80018f0:	f00a fd70 	bl	800c3d4 <HAL_UART_Receive_IT>
    }
}
 80018f4:	bf00      	nop
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40004800 	.word	0x40004800
 8001900:	2000021c 	.word	0x2000021c
 8001904:	2000022a 	.word	0x2000022a
 8001908:	20000220 	.word	0x20000220
 800190c:	20000214 	.word	0x20000214
 8001910:	200002cc 	.word	0x200002cc

08001914 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
      length() const _GLIBCXX_NOEXCEPT
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	4618      	mov	r0, r3
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr
 800192c:	0000      	movs	r0, r0
	...

08001930 <app_main>:
constexpr float Kd = 30;
constexpr float Tf = 0.05;

// =========================================================================
void app_main(void)
{
 8001930:	b5b0      	push	{r4, r5, r7, lr}
 8001932:	b0d0      	sub	sp, #320	@ 0x140
 8001934:	af00      	add	r7, sp, #0
	// nasluchiwanie com start
	HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001936:	2201      	movs	r2, #1
 8001938:	49a7      	ldr	r1, [pc, #668]	@ (8001bd8 <app_main+0x2a8>)
 800193a:	48a8      	ldr	r0, [pc, #672]	@ (8001bdc <app_main+0x2ac>)
 800193c:	f00a fd4a 	bl	800c3d4 <HAL_UART_Receive_IT>
	BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 8001940:	2301      	movs	r3, #1
 8001942:	2203      	movs	r2, #3
 8001944:	2101      	movs	r1, #1
 8001946:	48a6      	ldr	r0, [pc, #664]	@ (8001be0 <app_main+0x2b0>)
 8001948:	f7ff fb82 	bl	8001050 <BMP280_Init>

	PID pid(dt,max_pwm,min_pwm,Kp,Ki,Kd,Tf);
 800194c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001950:	ed9f 6b95 	vldr	d6, [pc, #596]	@ 8001ba8 <app_main+0x278>
 8001954:	ed9f 5b96 	vldr	d5, [pc, #600]	@ 8001bb0 <app_main+0x280>
 8001958:	ed9f 4b97 	vldr	d4, [pc, #604]	@ 8001bb8 <app_main+0x288>
 800195c:	ed9f 3b98 	vldr	d3, [pc, #608]	@ 8001bc0 <app_main+0x290>
 8001960:	ed9f 2b99 	vldr	d2, [pc, #612]	@ 8001bc8 <app_main+0x298>
 8001964:	ed9f 1b9a 	vldr	d1, [pc, #616]	@ 8001bd0 <app_main+0x2a0>
 8001968:	ed9f 0b93 	vldr	d0, [pc, #588]	@ 8001bb8 <app_main+0x288>
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fe02 	bl	8001576 <_ZN3PIDC1Eddddddd>
	float yr = 25;
 8001972:	4b9c      	ldr	r3, [pc, #624]	@ (8001be4 <app_main+0x2b4>)
 8001974:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
	uint16_t u = 0;
 8001978:	2300      	movs	r3, #0
 800197a:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
	uint16_t lu = 0;
 800197e:	2300      	movs	r3, #0
 8001980:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130
	float lt = 0;
 8001984:	f04f 0300 	mov.w	r3, #0
 8001988:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	uint32_t time_stemp = 0;
 800198c:	2300      	movs	r3, #0
 800198e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
	uint32_t last_time = 0 ;
 8001992:	2300      	movs	r3, #0
 8001994:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

	while(1)
	{
// oczekujemy lepszej bramki np: nmos IRLML6402
		//BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
		temperature = BMP280_ReadTemperature();
 8001998:	f7ff fc18 	bl	80011cc <BMP280_ReadTemperature>
 800199c:	eef0 7a40 	vmov.f32	s15, s0
 80019a0:	4b91      	ldr	r3, [pc, #580]	@ (8001be8 <app_main+0x2b8>)
 80019a2:	edc3 7a00 	vstr	s15, [r3]

		    // SPRAWDZENIE BDU I RESET I2C
		    if (temperature == -99)
 80019a6:	4b90      	ldr	r3, [pc, #576]	@ (8001be8 <app_main+0x2b8>)
 80019a8:	edd3 7a00 	vldr	s15, [r3]
 80019ac:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8001bec <app_main+0x2bc>
 80019b0:	eef4 7a47 	vcmp.f32	s15, s14
 80019b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b8:	d112      	bne.n	80019e0 <app_main+0xb0>
		    {
		        // 1. Opcjonalnie: mrugnij diod, eby widzia, e by bd
		        //HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);

		        // 2. Resetujemy interfejs I2C
		        HAL_I2C_DeInit(&hi2c1);  // Wycz I2C (zwolnij piny)
 80019ba:	4889      	ldr	r0, [pc, #548]	@ (8001be0 <app_main+0x2b0>)
 80019bc:	f002 febd 	bl	800473a <HAL_I2C_DeInit>
		        HAL_Delay(10);           // Krtka przerwa
 80019c0:	200a      	movs	r0, #10
 80019c2:	f002 f99f 	bl	8003d04 <HAL_Delay>
		        HAL_I2C_Init(&hi2c1);    // Wcz I2C na nowo (zastp &hi2c1 swoj nazw)
 80019c6:	4886      	ldr	r0, [pc, #536]	@ (8001be0 <app_main+0x2b0>)
 80019c8:	f002 fe1c 	bl	8004604 <HAL_I2C_Init>

		        // 3. Ewentualnie ponowna inicjalizacja czujnika, jeli wymaga
		        BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 80019cc:	2301      	movs	r3, #1
 80019ce:	2203      	movs	r2, #3
 80019d0:	2101      	movs	r1, #1
 80019d2:	4883      	ldr	r0, [pc, #524]	@ (8001be0 <app_main+0x2b0>)
 80019d4:	f7ff fb3c 	bl	8001050 <BMP280_Init>


		        HAL_Delay(100); // Daj chwil na ustabilizowanie
 80019d8:	2064      	movs	r0, #100	@ 0x64
 80019da:	f002 f993 	bl	8003d04 <HAL_Delay>
		        continue;       // Sprbuj ponownie w nastpnej ptli
 80019de:	e0df      	b.n	8001ba0 <app_main+0x270>
		    }

		    // Dalsza cz kodu wykonuje si tylko, jeli pomiar by OK
		    u = pid.calculate(yr, temperature);
 80019e0:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 80019e4:	f7fe fdc0 	bl	8000568 <__aeabi_f2d>
 80019e8:	4604      	mov	r4, r0
 80019ea:	460d      	mov	r5, r1
 80019ec:	4b7e      	ldr	r3, [pc, #504]	@ (8001be8 <app_main+0x2b8>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7fe fdb9 	bl	8000568 <__aeabi_f2d>
 80019f6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80019fa:	ec41 0b11 	vmov	d1, r0, r1
 80019fe:	ec45 4b10 	vmov	d0, r4, r5
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff fe30 	bl	8001668 <_ZN3PID9calculateEdd>
 8001a08:	ec53 2b10 	vmov	r2, r3, d0
 8001a0c:	4610      	mov	r0, r2
 8001a0e:	4619      	mov	r1, r3
 8001a10:	f7ff f8da 	bl	8000bc8 <__aeabi_d2uiz>
 8001a14:	4603      	mov	r3, r0
 8001a16:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
		    Utest = u;
 8001a1a:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8001a1e:	ee07 3a90 	vmov	s15, r3
 8001a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a26:	4b72      	ldr	r3, [pc, #456]	@ (8001bf0 <app_main+0x2c0>)
 8001a28:	edc3 7a00 	vstr	s15, [r3]
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, u);
 8001a2c:	4b71      	ldr	r3, [pc, #452]	@ (8001bf4 <app_main+0x2c4>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f8b7 2132 	ldrh.w	r2, [r7, #306]	@ 0x132
 8001a34:	635a      	str	r2, [r3, #52]	@ 0x34

		// potwierdzenie odebrania wiadomosci
		if(lu != u || lt != temperature) {
 8001a36:	f8b7 2130 	ldrh.w	r2, [r7, #304]	@ 0x130
 8001a3a:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d109      	bne.n	8001a56 <app_main+0x126>
 8001a42:	4b69      	ldr	r3, [pc, #420]	@ (8001be8 <app_main+0x2b8>)
 8001a44:	edd3 7a00 	vldr	s15, [r3]
 8001a48:	ed97 7a4b 	vldr	s14, [r7, #300]	@ 0x12c
 8001a4c:	eeb4 7a67 	vcmp.f32	s14, s15
 8001a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a54:	d066      	beq.n	8001b24 <app_main+0x1f4>

			//int number_to_process = Rn.received_number;
			//Rn.new_number_ready = false;

			std::string msg = "u:{"+ std::to_string(int(u)) + "},t:{" + std::to_string(int(temperature)) + "}";
 8001a56:	f8b7 2132 	ldrh.w	r2, [r7, #306]	@ 0x132
 8001a5a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001a5e:	4611      	mov	r1, r2
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff fcf5 	bl	8001450 <_ZNSt7__cxx119to_stringEi>
 8001a66:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001a6a:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 8001a6e:	4962      	ldr	r1, [pc, #392]	@ (8001bf8 <app_main+0x2c8>)
 8001a70:	4618      	mov	r0, r3
 8001a72:	f000 fb89 	bl	8002188 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001a76:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001a7a:	f107 01cc 	add.w	r1, r7, #204	@ 0xcc
 8001a7e:	4a5f      	ldr	r2, [pc, #380]	@ (8001bfc <app_main+0x2cc>)
 8001a80:	4618      	mov	r0, r3
 8001a82:	f000 fb99 	bl	80021b8 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8001a86:	4b58      	ldr	r3, [pc, #352]	@ (8001be8 <app_main+0x2b8>)
 8001a88:	edd3 7a00 	vldr	s15, [r3]
 8001a8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a90:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8001a94:	ee17 1a90 	vmov	r1, s15
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff fcd9 	bl	8001450 <_ZNSt7__cxx119to_stringEi>
 8001a9e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001aa2:	f107 02fc 	add.w	r2, r7, #252	@ 0xfc
 8001aa6:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f000 fb9b 	bl	80021e6 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>
 8001ab0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001ab4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001ab8:	f107 019c 	add.w	r1, r7, #156	@ 0x9c
 8001abc:	4a50      	ldr	r2, [pc, #320]	@ (8001c00 <app_main+0x2d0>)
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f000 fb7a 	bl	80021b8 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8001ac4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f000 f9e1 	bl	8001e90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001ace:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f000 f9dc 	bl	8001e90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001ad8:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001adc:	4618      	mov	r0, r3
 8001ade:	f000 f9d7 	bl	8001e90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001ae2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f000 f9d2 	bl	8001e90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001aec:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001af0:	4618      	mov	r0, r3
 8001af2:	f000 f9cd 	bl	8001e90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
			HAL_UART_Transmit(&huart3, (uint8_t*)msg.c_str(), msg.length(), 100);
 8001af6:	f107 0318 	add.w	r3, r7, #24
 8001afa:	4618      	mov	r0, r3
 8001afc:	f000 f954 	bl	8001da8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001b00:	4604      	mov	r4, r0
 8001b02:	f107 0318 	add.w	r3, r7, #24
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff ff04 	bl	8001914 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	b29a      	uxth	r2, r3
 8001b10:	2364      	movs	r3, #100	@ 0x64
 8001b12:	4621      	mov	r1, r4
 8001b14:	4831      	ldr	r0, [pc, #196]	@ (8001bdc <app_main+0x2ac>)
 8001b16:	f00a fbbf 	bl	800c298 <HAL_UART_Transmit>

		}
 8001b1a:	f107 0318 	add.w	r3, r7, #24
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 f9b6 	bl	8001e90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

		if(time_stemp >= last_time + 1000)
 8001b24:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001b28:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001b2c:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d32d      	bcc.n	8001b90 <app_main+0x260>
		{
			std::string msg = "time:" + std::to_string(time_stemp);
 8001b34:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001b38:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff fcc0 	bl	80014c2 <_ZNSt7__cxx119to_stringEm>
 8001b42:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001b46:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001b4a:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001b4e:	492d      	ldr	r1, [pc, #180]	@ (8001c04 <app_main+0x2d4>)
 8001b50:	4618      	mov	r0, r3
 8001b52:	f000 fb19 	bl	8002188 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001b56:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 f998 	bl	8001e90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
			HAL_UART_Transmit(&huart3, (uint8_t*)msg.c_str(), msg.length(), 100);
 8001b60:	463b      	mov	r3, r7
 8001b62:	4618      	mov	r0, r3
 8001b64:	f000 f920 	bl	8001da8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001b68:	4604      	mov	r4, r0
 8001b6a:	463b      	mov	r3, r7
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff fed1 	bl	8001914 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8001b72:	4603      	mov	r3, r0
 8001b74:	b29a      	uxth	r2, r3
 8001b76:	2364      	movs	r3, #100	@ 0x64
 8001b78:	4621      	mov	r1, r4
 8001b7a:	4818      	ldr	r0, [pc, #96]	@ (8001bdc <app_main+0x2ac>)
 8001b7c:	f00a fb8c 	bl	800c298 <HAL_UART_Transmit>
			last_time = time_stemp;
 8001b80:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001b84:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
		}
 8001b88:	463b      	mov	r3, r7
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f000 f980 	bl	8001e90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

		time_stemp += dt_sleep;
 8001b90:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001b94:	3364      	adds	r3, #100	@ 0x64
 8001b96:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
		HAL_Delay(dt_sleep);
 8001b9a:	2064      	movs	r0, #100	@ 0x64
 8001b9c:	f002 f8b2 	bl	8003d04 <HAL_Delay>
	}
 8001ba0:	e6fa      	b.n	8001998 <app_main+0x68>
 8001ba2:	bf00      	nop
 8001ba4:	f3af 8000 	nop.w
 8001ba8:	a0000000 	.word	0xa0000000
 8001bac:	3fa99999 	.word	0x3fa99999
 8001bb0:	00000000 	.word	0x00000000
 8001bb4:	403e0000 	.word	0x403e0000
 8001bb8:	a0000000 	.word	0xa0000000
 8001bbc:	3fb99999 	.word	0x3fb99999
 8001bc0:	00000000 	.word	0x00000000
 8001bc4:	40590000 	.word	0x40590000
	...
 8001bd4:	408f4000 	.word	0x408f4000
 8001bd8:	2000021c 	.word	0x2000021c
 8001bdc:	200002cc 	.word	0x200002cc
 8001be0:	2000022c 	.word	0x2000022c
 8001be4:	41c80000 	.word	0x41c80000
 8001be8:	20000360 	.word	0x20000360
 8001bec:	c2c60000 	.word	0xc2c60000
 8001bf0:	20000364 	.word	0x20000364
 8001bf4:	20000280 	.word	0x20000280
 8001bf8:	08010d48 	.word	0x08010d48
 8001bfc:	08010d4c 	.word	0x08010d4c
 8001c00:	08010d54 	.word	0x08010d54
 8001c04:	08010d58 	.word	0x08010d58

08001c08 <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>:
    }

#if __cplusplus >= 202002L
  template<typename _Tp, typename... _Args>
    constexpr auto
    construct_at(_Tp* __location, _Args&&... __args)
 8001c08:	b590      	push	{r4, r7, lr}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
    noexcept(noexcept(::new((void*)0) _Tp(std::declval<_Args>()...)))
    -> decltype(::new((void*)0) _Tp(std::declval<_Args>()...))
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4619      	mov	r1, r3
 8001c16:	2001      	movs	r0, #1
 8001c18:	f7ff fb74 	bl	8001304 <_ZnwjPv>
 8001c1c:	4604      	mov	r4, r0
 8001c1e:	6838      	ldr	r0, [r7, #0]
 8001c20:	f000 fb2b 	bl	800227a <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 8001c24:	4603      	mov	r3, r0
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	7023      	strb	r3, [r4, #0]
 8001c2a:	4623      	mov	r3, r4
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd90      	pop	{r4, r7, pc}

08001c34 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc>:
    char_traits<_CharT>::
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
      std::size_t __i = 0;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60fb      	str	r3, [r7, #12]
      while (!eq(__p[__i], char_type()))
 8001c40:	e002      	b.n	8001c48 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc+0x14>
        ++__i;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	3301      	adds	r3, #1
 8001c46:	60fb      	str	r3, [r7, #12]
      while (!eq(__p[__i], char_type()))
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	2200      	movs	r2, #0
 8001c50:	72fa      	strb	r2, [r7, #11]
 8001c52:	f107 020b 	add.w	r2, r7, #11
 8001c56:	4611      	mov	r1, r2
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f000 fb19 	bl	8002290 <_ZN9__gnu_cxx11char_traitsIcE2eqERKcS3_>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	f083 0301 	eor.w	r3, r3, #1
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1eb      	bne.n	8001c42 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc+0xe>
      return __i;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
    }
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj>:
    char_traits<_CharT>::
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
      if (__n == 0)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d101      	bne.n	8001c8a <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x16>
	return __s1;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	e028      	b.n	8001cdc <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
      if (std::__is_constant_evaluated())
 8001c8a:	f7ff fb2b 	bl	80012e4 <__is_constant_evaluated>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d01d      	beq.n	8001cd0 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x5c>
	  if (__s1 == __s2) // unlikely, but saves a lot of work
 8001c94:	68fa      	ldr	r2, [r7, #12]
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d101      	bne.n	8001ca0 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x2c>
	    return __s1;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	e01d      	b.n	8001cdc <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
	  char_type* __tmp = new char_type[__n];
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f00c fae5 	bl	800e272 <_Znaj>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	617b      	str	r3, [r7, #20]
	  copy(__tmp, __s2, __n);
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	68b9      	ldr	r1, [r7, #8]
 8001cb0:	6978      	ldr	r0, [r7, #20]
 8001cb2:	f000 f817 	bl	8001ce4 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
	  copy(__s1, __tmp, __n);
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	6979      	ldr	r1, [r7, #20]
 8001cba:	68f8      	ldr	r0, [r7, #12]
 8001cbc:	f000 f812 	bl	8001ce4 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
	  delete[] __tmp;
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d002      	beq.n	8001ccc <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x58>
 8001cc6:	6978      	ldr	r0, [r7, #20]
 8001cc8:	f00c fac0 	bl	800e24c <_ZdaPv>
	  return __s1;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	e005      	b.n	8001cdc <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
      __builtin_memmove(__s1, __s2, __n * sizeof(char_type));
 8001cd0:	687a      	ldr	r2, [r7, #4]
 8001cd2:	68b9      	ldr	r1, [r7, #8]
 8001cd4:	68f8      	ldr	r0, [r7, #12]
 8001cd6:	f00d f992 	bl	800effe <memmove>
      return __s1;
 8001cda:	68fb      	ldr	r3, [r7, #12]
    }
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>:
    char_traits<_CharT>::
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
      if (__n == 0)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d101      	bne.n	8001cfa <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x16>
	return __s1;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	e022      	b.n	8001d40 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x5c>
      if (std::__is_constant_evaluated())
 8001cfa:	f7ff faf3 	bl	80012e4 <__is_constant_evaluated>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d014      	beq.n	8001d2e <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x4a>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 8001d04:	2300      	movs	r3, #0
 8001d06:	617b      	str	r3, [r7, #20]
 8001d08:	e00b      	b.n	8001d22 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x3e>
	    std::construct_at(__s1 + __i, __s2[__i]);
 8001d0a:	68fa      	ldr	r2, [r7, #12]
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	18d0      	adds	r0, r2, r3
 8001d10:	68ba      	ldr	r2, [r7, #8]
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	4413      	add	r3, r2
 8001d16:	4619      	mov	r1, r3
 8001d18:	f7ff ff76 	bl	8001c08 <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	617b      	str	r3, [r7, #20]
 8001d22:	697a      	ldr	r2, [r7, #20]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d3ef      	bcc.n	8001d0a <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x26>
	  return __s1;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	e008      	b.n	8001d40 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x5c>
      __builtin_memcpy(__s1, __s2, __n * sizeof(char_type));
 8001d2e:	68fa      	ldr	r2, [r7, #12]
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	4610      	mov	r0, r2
 8001d34:	4619      	mov	r1, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	461a      	mov	r2, r3
 8001d3a:	f00d fa5c 	bl	800f1f6 <memcpy>
      return __s1;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
    }
 8001d40:	4618      	mov	r0, r3
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>:
    char_traits<_CharT>::
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	4613      	mov	r3, r2
 8001d54:	71fb      	strb	r3, [r7, #7]
      if (std::__is_constant_evaluated())
 8001d56:	f7ff fac5 	bl	80012e4 <__is_constant_evaluated>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d013      	beq.n	8001d88 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x40>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 8001d60:	2300      	movs	r3, #0
 8001d62:	617b      	str	r3, [r7, #20]
 8001d64:	e00a      	b.n	8001d7c <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x34>
	    std::construct_at(__s + __i, __a);
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	1dfa      	adds	r2, r7, #7
 8001d6e:	4611      	mov	r1, r2
 8001d70:	4618      	mov	r0, r3
 8001d72:	f000 faa1 	bl	80022b8 <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	617b      	str	r3, [r7, #20]
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d3f0      	bcc.n	8001d66 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x1e>
	  return __s;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	e00b      	b.n	8001da0 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x58>
	  if (__n)
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d007      	beq.n	8001d9e <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x56>
	      __builtin_memcpy(&__c, __builtin_addressof(__a), 1);
 8001d8e:	79fb      	ldrb	r3, [r7, #7]
 8001d90:	74fb      	strb	r3, [r7, #19]
	      __builtin_memset(__s, __c, __n);
 8001d92:	7cfb      	ldrb	r3, [r7, #19]
 8001d94:	68ba      	ldr	r2, [r7, #8]
 8001d96:	4619      	mov	r1, r3
 8001d98:	68f8      	ldr	r0, [r7, #12]
 8001d9a:	f00d f94a 	bl	800f032 <memset>
      return __s;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
    }
 8001da0:	4618      	mov	r0, r3
 8001da2:	3718      	adds	r7, #24
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
      c_str() const _GLIBCXX_NOEXCEPT
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
      { return _M_data(); }
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f000 fa97 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8001db6:	4603      	mov	r3, r0
 8001db8:	4618      	mov	r0, r3
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>:
namespace __detail
{
  // Generic implementation for arbitrary bases.
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR unsigned
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 8001dc0:	b480      	push	{r7}
 8001dc2:	b087      	sub	sp, #28
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]
    {
      static_assert(is_integral<_Tp>::value, "implementation bug");
      static_assert(is_unsigned<_Tp>::value, "implementation bug");

      unsigned __n = 1;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	fb03 f303 	mul.w	r3, r3, r3
 8001dd4:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 8001dd6:	683a      	ldr	r2, [r7, #0]
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	fb02 f303 	mul.w	r3, r2, r3
 8001dde:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 8001de0:	683a      	ldr	r2, [r7, #0]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	fb02 f303 	mul.w	r3, r2, r3
 8001de8:	60bb      	str	r3, [r7, #8]
      for (;;)
	{
	  if (__value < (unsigned)__base) return __n;
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d201      	bcs.n	8001df6 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x36>
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	e01d      	b.n	8001e32 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b2) return __n + 1;
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d202      	bcs.n	8001e04 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x44>
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	3301      	adds	r3, #1
 8001e02:	e016      	b.n	8001e32 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b3) return __n + 2;
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d202      	bcs.n	8001e12 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x52>
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	3302      	adds	r3, #2
 8001e10:	e00f      	b.n	8001e32 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b4) return __n + 3;
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d202      	bcs.n	8001e20 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x60>
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	3303      	adds	r3, #3
 8001e1e:	e008      	b.n	8001e32 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  __value /= __b4;
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e28:	607b      	str	r3, [r7, #4]
	  __n += 4;
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 8001e30:	e7db      	b.n	8001dea <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x2a>
	}
    }
 8001e32:	4618      	mov	r0, r3
 8001e34:	371c      	adds	r7, #28
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>:
      struct _Alloc_hider : allocator_type // TODO check __is_final
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b082      	sub	sp, #8
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f00c fa17 	bl	800e27a <_ZNSaIcED1Ev>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>:
      basic_string(size_type __n, _CharT __c, const _Alloc& __a = _Alloc())
 8001e56:	b590      	push	{r4, r7, lr}
 8001e58:	b085      	sub	sp, #20
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	60f8      	str	r0, [r7, #12]
 8001e5e:	60b9      	str	r1, [r7, #8]
 8001e60:	603b      	str	r3, [r7, #0]
 8001e62:	4613      	mov	r3, r2
 8001e64:	71fb      	strb	r3, [r7, #7]
      : _M_dataplus(_M_local_data(), __a)
 8001e66:	68fc      	ldr	r4, [r7, #12]
 8001e68:	68f8      	ldr	r0, [r7, #12]
 8001e6a:	f000 fa47 	bl	80022fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	4619      	mov	r1, r3
 8001e74:	4620      	mov	r0, r4
 8001e76:	f000 fa4f 	bl	8002318 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
      { _M_construct(__n, __c); }
 8001e7a:	79fb      	ldrb	r3, [r7, #7]
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	68b9      	ldr	r1, [r7, #8]
 8001e80:	68f8      	ldr	r0, [r7, #12]
 8001e82:	f000 fa5b 	bl	800233c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3714      	adds	r7, #20
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd90      	pop	{r4, r7, pc}

08001e90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
      ~basic_string()
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
      { _M_dispose(); }
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f000 fa99 	bl	80023d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff ffcc 	bl	8001e3e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
      operator[](size_type __pos)
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
	__glibcxx_assert(__pos <= size());
 8001eba:	f7ff fa13 	bl	80012e4 <__is_constant_evaluated>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d008      	beq.n	8001ed6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f000 f8be 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d901      	bls.n	8001ed6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x28>
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	2b00      	cmp	r3, #0
	return _M_data()[__pos];
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f000 fa02 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	4413      	add	r3, r2
      }
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>:
  // Write an unsigned integer value to the range [first,first+len).
  // The caller is required to provide a buffer of exactly the right size
  // (which can be determined by the __to_chars_len function).
  template<typename _Tp>
    void
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 8001ef0:	b480      	push	{r7}
 8001ef2:	b089      	sub	sp, #36	@ 0x24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
	"0001020304050607080910111213141516171819"
	"2021222324252627282930313233343536373839"
	"4041424344454647484950515253545556575859"
	"6061626364656667686970717273747576777879"
	"8081828384858687888990919293949596979899";
      unsigned __pos = __len - 1;
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	3b01      	subs	r3, #1
 8001f00:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8001f02:	e024      	b.n	8001f4e <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x5e>
	{
	  auto const __num = (__val % 100) * 2;
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	4b23      	ldr	r3, [pc, #140]	@ (8001f94 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 8001f08:	fba3 1302 	umull	r1, r3, r3, r2
 8001f0c:	095b      	lsrs	r3, r3, #5
 8001f0e:	2164      	movs	r1, #100	@ 0x64
 8001f10:	fb01 f303 	mul.w	r3, r1, r3
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001f94 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 8001f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f22:	095b      	lsrs	r3, r3, #5
 8001f24:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	1c5a      	adds	r2, r3, #1
 8001f2a:	68f9      	ldr	r1, [r7, #12]
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	440b      	add	r3, r1
 8001f30:	4919      	ldr	r1, [pc, #100]	@ (8001f98 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001f32:	5c8a      	ldrb	r2, [r1, r2]
 8001f34:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	4916      	ldr	r1, [pc, #88]	@ (8001f98 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001f40:	697a      	ldr	r2, [r7, #20]
 8001f42:	440a      	add	r2, r1
 8001f44:	7812      	ldrb	r2, [r2, #0]
 8001f46:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	3b02      	subs	r3, #2
 8001f4c:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2b63      	cmp	r3, #99	@ 0x63
 8001f52:	d8d7      	bhi.n	8001f04 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x14>
	}
      if (__val >= 10)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2b09      	cmp	r3, #9
 8001f58:	d910      	bls.n	8001f7c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x8c>
	{
	  auto const __num = __val * 2;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	1c5a      	adds	r2, r3, #1
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	3301      	adds	r3, #1
 8001f68:	490b      	ldr	r1, [pc, #44]	@ (8001f98 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001f6a:	5c8a      	ldrb	r2, [r1, r2]
 8001f6c:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 8001f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f98 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	4413      	add	r3, r2
 8001f74:	781a      	ldrb	r2, [r3, #0]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	701a      	strb	r2, [r3, #0]
	}
      else
	__first[0] = '0' + __val;
    }
 8001f7a:	e005      	b.n	8001f88 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x98>
	__first[0] = '0' + __val;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	3330      	adds	r3, #48	@ 0x30
 8001f82:	b2da      	uxtb	r2, r3
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	701a      	strb	r2, [r3, #0]
    }
 8001f88:	bf00      	nop
 8001f8a:	3724      	adds	r7, #36	@ 0x24
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	51eb851f 	.word	0x51eb851f
 8001f98:	08010dfc 	.word	0x08010dfc

08001f9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
      basic_string(basic_string&& __str) noexcept
 8001f9c:	b5b0      	push	{r4, r5, r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	6039      	str	r1, [r7, #0]
      : _M_dataplus(_M_local_data(), std::move(__str._M_get_allocator()))
 8001fa6:	687c      	ldr	r4, [r7, #4]
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f000 f9a7 	bl	80022fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8001fae:	4605      	mov	r5, r0
 8001fb0:	6838      	ldr	r0, [r7, #0]
 8001fb2:	f000 fa24 	bl	80023fe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f000 fa2b 	bl	8002414 <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	4629      	mov	r1, r5
 8001fc4:	4620      	mov	r0, r4
 8001fc6:	f000 fa30 	bl	800242a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcOS3_>
	if (__str._M_is_local())
 8001fca:	6838      	ldr	r0, [r7, #0]
 8001fcc:	f000 fa43 	bl	8002456 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d010      	beq.n	8001ff8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x5c>
	    traits_type::copy(_M_local_buf, __str._M_local_buf,
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	f103 0408 	add.w	r4, r3, #8
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	f103 0508 	add.w	r5, r3, #8
			      __str.length() + 1);
 8001fe2:	6838      	ldr	r0, [r7, #0]
 8001fe4:	f7ff fc96 	bl	8001914 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8001fe8:	4603      	mov	r3, r0
	    traits_type::copy(_M_local_buf, __str._M_local_buf,
 8001fea:	3301      	adds	r3, #1
 8001fec:	461a      	mov	r2, r3
 8001fee:	4629      	mov	r1, r5
 8001ff0:	4620      	mov	r0, r4
 8001ff2:	f7ff f9e3 	bl	80013bc <_ZNSt11char_traitsIcE4copyEPcPKcj>
 8001ff6:	e00d      	b.n	8002014 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x78>
	    _M_data(__str._M_data());
 8001ff8:	6838      	ldr	r0, [r7, #0]
 8001ffa:	f000 f973 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8001ffe:	4603      	mov	r3, r0
 8002000:	4619      	mov	r1, r3
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f000 fa44 	bl	8002490 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	    _M_capacity(__str._M_allocated_capacity);
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	4619      	mov	r1, r3
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f000 fa4c 	bl	80024ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
	_M_length(__str.length());
 8002014:	6838      	ldr	r0, [r7, #0]
 8002016:	f7ff fc7d 	bl	8001914 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 800201a:	4603      	mov	r3, r0
 800201c:	4619      	mov	r1, r3
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 fa52 	bl	80024c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>
	__str._M_data(__str._M_local_data());
 8002024:	6838      	ldr	r0, [r7, #0]
 8002026:	f000 f969 	bl	80022fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 800202a:	4603      	mov	r3, r0
 800202c:	4619      	mov	r1, r3
 800202e:	6838      	ldr	r0, [r7, #0]
 8002030:	f000 fa2e 	bl	8002490 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	__str._M_set_length(0);
 8002034:	2100      	movs	r1, #0
 8002036:	6838      	ldr	r0, [r7, #0]
 8002038:	f000 fa54 	bl	80024e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      }
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bdb0      	pop	{r4, r5, r7, pc}

08002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	4618      	mov	r0, r3
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <_ZNSt8__detail14__to_chars_lenImEEjT_i>:
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 800205e:	b480      	push	{r7}
 8002060:	b087      	sub	sp, #28
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
 8002066:	6039      	str	r1, [r7, #0]
      unsigned __n = 1;
 8002068:	2301      	movs	r3, #1
 800206a:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	fb03 f303 	mul.w	r3, r3, r3
 8002072:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	fb02 f303 	mul.w	r3, r2, r3
 800207c:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	fb02 f303 	mul.w	r3, r2, r3
 8002086:	60bb      	str	r3, [r7, #8]
	  if (__value < (unsigned)__base) return __n;
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	429a      	cmp	r2, r3
 800208e:	d201      	bcs.n	8002094 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x36>
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	e01d      	b.n	80020d0 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  if (__value < __b2) return __n + 1;
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	429a      	cmp	r2, r3
 800209a:	d202      	bcs.n	80020a2 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x44>
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	3301      	adds	r3, #1
 80020a0:	e016      	b.n	80020d0 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  if (__value < __b3) return __n + 2;
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d202      	bcs.n	80020b0 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x52>
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	3302      	adds	r3, #2
 80020ae:	e00f      	b.n	80020d0 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  if (__value < __b4) return __n + 3;
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d202      	bcs.n	80020be <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x60>
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	3303      	adds	r3, #3
 80020bc:	e008      	b.n	80020d0 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  __value /= __b4;
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c6:	607b      	str	r3, [r7, #4]
	  __n += 4;
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	3304      	adds	r3, #4
 80020cc:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 80020ce:	e7db      	b.n	8002088 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x2a>
    }
 80020d0:	4618      	mov	r0, r3
 80020d2:	371c      	adds	r7, #28
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_>:
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 80020dc:	b480      	push	{r7}
 80020de:	b089      	sub	sp, #36	@ 0x24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
      unsigned __pos = __len - 1;
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	3b01      	subs	r3, #1
 80020ec:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 80020ee:	e024      	b.n	800213a <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x5e>
	  auto const __num = (__val % 100) * 2;
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	4b23      	ldr	r3, [pc, #140]	@ (8002180 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa4>)
 80020f4:	fba3 1302 	umull	r1, r3, r3, r2
 80020f8:	095b      	lsrs	r3, r3, #5
 80020fa:	2164      	movs	r1, #100	@ 0x64
 80020fc:	fb01 f303 	mul.w	r3, r1, r3
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a1d      	ldr	r2, [pc, #116]	@ (8002180 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa4>)
 800210a:	fba2 2303 	umull	r2, r3, r2, r3
 800210e:	095b      	lsrs	r3, r3, #5
 8002110:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	1c5a      	adds	r2, r3, #1
 8002116:	68f9      	ldr	r1, [r7, #12]
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	440b      	add	r3, r1
 800211c:	4919      	ldr	r1, [pc, #100]	@ (8002184 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 800211e:	5c8a      	ldrb	r2, [r1, r2]
 8002120:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	3b01      	subs	r3, #1
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	4413      	add	r3, r2
 800212a:	4916      	ldr	r1, [pc, #88]	@ (8002184 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 800212c:	697a      	ldr	r2, [r7, #20]
 800212e:	440a      	add	r2, r1
 8002130:	7812      	ldrb	r2, [r2, #0]
 8002132:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	3b02      	subs	r3, #2
 8002138:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2b63      	cmp	r3, #99	@ 0x63
 800213e:	d8d7      	bhi.n	80020f0 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x14>
      if (__val >= 10)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2b09      	cmp	r3, #9
 8002144:	d910      	bls.n	8002168 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x8c>
	  auto const __num = __val * 2;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	1c5a      	adds	r2, r3, #1
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	3301      	adds	r3, #1
 8002154:	490b      	ldr	r1, [pc, #44]	@ (8002184 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 8002156:	5c8a      	ldrb	r2, [r1, r2]
 8002158:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 800215a:	4a0a      	ldr	r2, [pc, #40]	@ (8002184 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	4413      	add	r3, r2
 8002160:	781a      	ldrb	r2, [r3, #0]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	701a      	strb	r2, [r3, #0]
    }
 8002166:	e005      	b.n	8002174 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x98>
	__first[0] = '0' + __val;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	b2db      	uxtb	r3, r3
 800216c:	3330      	adds	r3, #48	@ 0x30
 800216e:	b2da      	uxtb	r2, r3
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	701a      	strb	r2, [r3, #0]
    }
 8002174:	bf00      	nop
 8002176:	3724      	adds	r7, #36	@ 0x24
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	51eb851f 	.word	0x51eb851f
 8002184:	08010ec8 	.word	0x08010ec8

08002188 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>:
    operator+(const _CharT* __lhs,
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
    { return std::move(__rhs.insert(0, __lhs)); }
 8002194:	68ba      	ldr	r2, [r7, #8]
 8002196:	2100      	movs	r1, #0
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f000 f9be 	bl	800251a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjPKc>
 800219e:	4603      	mov	r3, r0
 80021a0:	4618      	mov	r0, r3
 80021a2:	f000 f9d0 	bl	8002546 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 80021a6:	4603      	mov	r3, r0
 80021a8:	4619      	mov	r1, r3
 80021aa:	68f8      	ldr	r0, [r7, #12]
 80021ac:	f7ff fef6 	bl	8001f9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 80021b0:	68f8      	ldr	r0, [r7, #12]
 80021b2:	3710      	adds	r7, #16
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
    { return std::move(__lhs.append(__rhs)); }
 80021c4:	6879      	ldr	r1, [r7, #4]
 80021c6:	68b8      	ldr	r0, [r7, #8]
 80021c8:	f000 f9c8 	bl	800255c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 80021cc:	4603      	mov	r3, r0
 80021ce:	4618      	mov	r0, r3
 80021d0:	f000 f9b9 	bl	8002546 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 80021d4:	4603      	mov	r3, r0
 80021d6:	4619      	mov	r1, r3
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f7ff fedf 	bl	8001f9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 80021de:	68f8      	ldr	r0, [r7, #12]
 80021e0:	3710      	adds	r7, #16
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}

080021e6 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 80021e6:	b590      	push	{r4, r7, lr}
 80021e8:	b087      	sub	sp, #28
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	60f8      	str	r0, [r7, #12]
 80021ee:	60b9      	str	r1, [r7, #8]
 80021f0:	607a      	str	r2, [r7, #4]
      bool __use_rhs = false;
 80021f2:	2300      	movs	r3, #0
 80021f4:	75fb      	strb	r3, [r7, #23]
	__use_rhs = true;
 80021f6:	2301      	movs	r3, #1
 80021f8:	75fb      	strb	r3, [r7, #23]
      if (__use_rhs)
 80021fa:	7dfb      	ldrb	r3, [r7, #23]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d02b      	beq.n	8002258 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x72>
	  const auto __size = __lhs.size() + __rhs.size();
 8002200:	68b8      	ldr	r0, [r7, #8]
 8002202:	f7ff ff20 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002206:	4604      	mov	r4, r0
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f7ff ff1c 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800220e:	4603      	mov	r3, r0
 8002210:	4423      	add	r3, r4
 8002212:	613b      	str	r3, [r7, #16]
	  if (__size > __lhs.capacity() && __size <= __rhs.capacity())
 8002214:	68b8      	ldr	r0, [r7, #8]
 8002216:	f000 f9bd 	bl	8002594 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 800221a:	4602      	mov	r2, r0
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	4293      	cmp	r3, r2
 8002220:	d908      	bls.n	8002234 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x4e>
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f000 f9b6 	bl	8002594 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8002228:	4602      	mov	r2, r0
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	4293      	cmp	r3, r2
 800222e:	d801      	bhi.n	8002234 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x4e>
 8002230:	2301      	movs	r3, #1
 8002232:	e000      	b.n	8002236 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x50>
 8002234:	2300      	movs	r3, #0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00e      	beq.n	8002258 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x72>
	    return std::move(__rhs.insert(0, __lhs));
 800223a:	68ba      	ldr	r2, [r7, #8]
 800223c:	2100      	movs	r1, #0
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 f9ba 	bl	80025b8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>
 8002244:	4603      	mov	r3, r0
 8002246:	4618      	mov	r0, r3
 8002248:	f000 f97d 	bl	8002546 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 800224c:	4603      	mov	r3, r0
 800224e:	4619      	mov	r1, r3
 8002250:	68f8      	ldr	r0, [r7, #12]
 8002252:	f7ff fea3 	bl	8001f9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 8002256:	e00c      	b.n	8002272 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x8c>
      return std::move(__lhs.append(__rhs));
 8002258:	6879      	ldr	r1, [r7, #4]
 800225a:	68b8      	ldr	r0, [r7, #8]
 800225c:	f000 f9c6 	bl	80025ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 8002260:	4603      	mov	r3, r0
 8002262:	4618      	mov	r0, r3
 8002264:	f000 f96f 	bl	8002546 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8002268:	4603      	mov	r3, r0
 800226a:	4619      	mov	r1, r3
 800226c:	68f8      	ldr	r0, [r7, #12]
 800226e:	f7ff fe95 	bl	8001f9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    }
 8002272:	68f8      	ldr	r0, [r7, #12]
 8002274:	371c      	adds	r7, #28
 8002276:	46bd      	mov	sp, r7
 8002278:	bd90      	pop	{r4, r7, pc}

0800227a <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800227a:	b480      	push	{r7}
 800227c:	b083      	sub	sp, #12
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4618      	mov	r0, r3
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <_ZN9__gnu_cxx11char_traitsIcE2eqERKcS3_>:
      eq(const char_type& __c1, const char_type& __c2)
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
      { return __c1 == __c2; }
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	781a      	ldrb	r2, [r3, #0]
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	bf0c      	ite	eq
 80022a6:	2301      	moveq	r3, #1
 80022a8:	2300      	movne	r3, #0
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	4618      	mov	r0, r3
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>:
    construct_at(_Tp* __location, _Args&&... __args)
 80022b8:	b590      	push	{r4, r7, lr}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4619      	mov	r1, r3
 80022c6:	2001      	movs	r0, #1
 80022c8:	f7ff f81c 	bl	8001304 <_ZnwjPv>
 80022cc:	4604      	mov	r4, r0
 80022ce:	6838      	ldr	r0, [r7, #0]
 80022d0:	f000 f9a3 	bl	800261a <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>
 80022d4:	4603      	mov	r3, r0
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	7023      	strb	r3, [r4, #0]
 80022da:	4623      	mov	r3, r4
 80022dc:	4618      	mov	r0, r3
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd90      	pop	{r4, r7, pc}

080022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>:
      _M_data() const
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
      { return _M_dataplus._M_p; }
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4618      	mov	r0, r3
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data()
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<pointer>::pointer_to(*_M_local_buf);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	3308      	adds	r3, #8
 8002308:	4618      	mov	r0, r3
 800230a:	f000 f991 	bl	8002630 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>
 800230e:	4603      	mov	r3, r0
      }
 8002310:	4618      	mov	r0, r3
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>:
	_Alloc_hider(pointer __dat, const _Alloc& __a)
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
	: allocator_type(__a), _M_p(__dat) { }
 8002324:	6879      	ldr	r1, [r7, #4]
 8002326:	68f8      	ldr	r0, [r7, #12]
 8002328:	f00b ffa6 	bl	800e278 <_ZNSaIcEC1ERKS_>
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	68ba      	ldr	r2, [r7, #8]
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	4618      	mov	r0, r3
 8002336:	3710      	adds	r7, #16
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>:
      }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    void
    basic_string<_CharT, _Traits, _Alloc>::
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	4613      	mov	r3, r2
 8002348:	71fb      	strb	r3, [r7, #7]
    _M_construct(size_type __n, _CharT __c)
    {
      if (__n > size_type(_S_local_capacity))
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	2b0f      	cmp	r3, #15
 800234e:	d911      	bls.n	8002374 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x38>
	{
	  _M_data(_M_create(__n, size_type(0)));
 8002350:	f107 0308 	add.w	r3, r7, #8
 8002354:	2200      	movs	r2, #0
 8002356:	4619      	mov	r1, r3
 8002358:	68f8      	ldr	r0, [r7, #12]
 800235a:	f000 f975 	bl	8002648 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800235e:	4603      	mov	r3, r0
 8002360:	4619      	mov	r1, r3
 8002362:	68f8      	ldr	r0, [r7, #12]
 8002364:	f000 f894 	bl	8002490 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	  _M_capacity(__n);
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	4619      	mov	r1, r3
 800236c:	68f8      	ldr	r0, [r7, #12]
 800236e:	f000 f89d 	bl	80024ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
 8002372:	e019      	b.n	80023a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x6c>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	617b      	str	r3, [r7, #20]
	if (std::is_constant_evaluated())
 8002378:	f7fe ffbc 	bl	80012f4 <_ZSt21is_constant_evaluatedv>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d00e      	beq.n	80023a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x64>
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 8002382:	2300      	movs	r3, #0
 8002384:	613b      	str	r3, [r7, #16]
 8002386:	e008      	b.n	800239a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x5e>
	    _M_local_buf[__i] = _CharT();
 8002388:	697a      	ldr	r2, [r7, #20]
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	4413      	add	r3, r2
 800238e:	3308      	adds	r3, #8
 8002390:	2200      	movs	r2, #0
 8002392:	701a      	strb	r2, [r3, #0]
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	3301      	adds	r3, #1
 8002398:	613b      	str	r3, [r7, #16]
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	2b0f      	cmp	r3, #15
 800239e:	d9f3      	bls.n	8002388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x4c>
	return _M_local_data();
 80023a0:	6978      	ldr	r0, [r7, #20]
 80023a2:	f7ff ffab 	bl	80022fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 80023a6:	bf00      	nop
	}
      else
	_M_use_local_data();

      if (__n)
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d007      	beq.n	80023be <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x82>
	this->_S_assign(_M_data(), __n, __c);
 80023ae:	68f8      	ldr	r0, [r7, #12]
 80023b0:	f7ff ff98 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	79fa      	ldrb	r2, [r7, #7]
 80023b8:	4619      	mov	r1, r3
 80023ba:	f000 f98f 	bl	80026dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>

      _M_set_length(__n);
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	4619      	mov	r1, r3
 80023c2:	68f8      	ldr	r0, [r7, #12]
 80023c4:	f000 f88e 	bl	80024e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
    }
 80023c8:	bf00      	nop
 80023ca:	3718      	adds	r7, #24
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
      _M_dispose()
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
	if (!_M_is_local())
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f000 f83c 	bl	8002456 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 80023de:	4603      	mov	r3, r0
 80023e0:	f083 0301 	eor.w	r3, r3, #1
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d005      	beq.n	80023f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x26>
	  _M_destroy(_M_allocated_capacity);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	4619      	mov	r1, r3
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f000 f98d 	bl	8002710 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
      }
 80023f6:	bf00      	nop
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator()
 80023fe:	b480      	push	{r7}
 8002400:	b083      	sub	sp, #12
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4618      	mov	r0, r3
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4618      	mov	r0, r3
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcOS3_>:
	_Alloc_hider(pointer __dat, _Alloc&& __a = _Alloc())
 800242a:	b580      	push	{r7, lr}
 800242c:	b084      	sub	sp, #16
 800242e:	af00      	add	r7, sp, #0
 8002430:	60f8      	str	r0, [r7, #12]
 8002432:	60b9      	str	r1, [r7, #8]
 8002434:	607a      	str	r2, [r7, #4]
	: allocator_type(std::move(__a)), _M_p(__dat) { }
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff ffec 	bl	8002414 <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>
 800243c:	4603      	mov	r3, r0
 800243e:	4619      	mov	r1, r3
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f00b ff19 	bl	800e278 <_ZNSaIcEC1ERKS_>
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	68ba      	ldr	r2, [r7, #8]
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	4618      	mov	r0, r3
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
      _M_is_local() const
 8002456:	b590      	push	{r4, r7, lr}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
	if (_M_data() == _M_local_data())
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7ff ff40 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002464:	4604      	mov	r4, r0
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 f969 	bl	800273e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 800246c:	4603      	mov	r3, r0
 800246e:	429c      	cmp	r4, r3
 8002470:	bf0c      	ite	eq
 8002472:	2301      	moveq	r3, #1
 8002474:	2300      	movne	r3, #0
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2b00      	cmp	r3, #0
 800247a:	d004      	beq.n	8002486 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x30>
	    if (_M_string_length > _S_local_capacity)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b0f      	cmp	r3, #15
	    return true;
 8002482:	2301      	movs	r3, #1
 8002484:	e000      	b.n	8002488 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x32>
	return false;
 8002486:	2300      	movs	r3, #0
      }
 8002488:	4618      	mov	r0, r3
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	bd90      	pop	{r4, r7, pc}

08002490 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>:
      _M_data(pointer __p)
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
      { _M_dataplus._M_p = __p; }
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>:
      _M_capacity(size_type __capacity)
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
      { _M_allocated_capacity = __capacity; }
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	683a      	ldr	r2, [r7, #0]
 80024ba:	609a      	str	r2, [r3, #8]
 80024bc:	bf00      	nop
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>:
      _M_length(size_type __length)
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
      { _M_string_length = __length; }
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	683a      	ldr	r2, [r7, #0]
 80024d6:	605a      	str	r2, [r3, #4]
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>:
      _M_set_length(size_type __n)
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
	_M_length(__n);
 80024ee:	6839      	ldr	r1, [r7, #0]
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f7ff ffe9 	bl	80024c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>
	traits_type::assign(_M_data()[__n], _CharT());
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f7ff fef4 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80024fc:	4602      	mov	r2, r0
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	4413      	add	r3, r2
 8002502:	2200      	movs	r2, #0
 8002504:	73fa      	strb	r2, [r7, #15]
 8002506:	f107 020f 	add.w	r2, r7, #15
 800250a:	4611      	mov	r1, r2
 800250c:	4618      	mov	r0, r3
 800250e:	f7fe ff05 	bl	800131c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8002512:	bf00      	nop
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjPKc>:
      insert(size_type __pos, const _CharT* __s)
 800251a:	b580      	push	{r7, lr}
 800251c:	b086      	sub	sp, #24
 800251e:	af02      	add	r7, sp, #8
 8002520:	60f8      	str	r0, [r7, #12]
 8002522:	60b9      	str	r1, [r7, #8]
 8002524:	607a      	str	r2, [r7, #4]
	return this->replace(__pos, size_type(0), __s,
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f7fe ff0f 	bl	800134a <_ZNSt11char_traitsIcE6lengthEPKc>
 800252c:	4603      	mov	r3, r0
 800252e:	9300      	str	r3, [sp, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2200      	movs	r2, #0
 8002534:	68b9      	ldr	r1, [r7, #8]
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f000 f910 	bl	800275c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 800253c:	4603      	mov	r3, r0
      }
 800253e:	4618      	mov	r0, r3
 8002540:	3710      	adds	r7, #16
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
    move(_Tp&& __t) noexcept
 8002546:	b480      	push	{r7}
 8002548:	b083      	sub	sp, #12
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4618      	mov	r0, r3
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>:
      append(const _CharT* __s)
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
	const size_type __n = traits_type::length(__s);
 8002566:	6838      	ldr	r0, [r7, #0]
 8002568:	f7fe feef 	bl	800134a <_ZNSt11char_traitsIcE6lengthEPKc>
 800256c:	60f8      	str	r0, [r7, #12]
	_M_check_length(size_type(0), __n, "basic_string::append");
 800256e:	4b08      	ldr	r3, [pc, #32]	@ (8002590 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc+0x34>)
 8002570:	68fa      	ldr	r2, [r7, #12]
 8002572:	2100      	movs	r1, #0
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f000 f913 	bl	80027a0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
	return _M_append(__s, __n);
 800257a:	68fa      	ldr	r2, [r7, #12]
 800257c:	6839      	ldr	r1, [r7, #0]
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f000 f92f 	bl	80027e2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 8002584:	4603      	mov	r3, r0
      }
 8002586:	4618      	mov	r0, r3
 8002588:	3710      	adds	r7, #16
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	08010d60 	.word	0x08010d60

08002594 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>:
      capacity() const _GLIBCXX_NOEXCEPT
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
	return _M_is_local() ? size_type(_S_local_capacity)
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7ff ff5a 	bl	8002456 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0x18>
 80025a8:	230f      	movs	r3, #15
	                     : _M_allocated_capacity;
 80025aa:	e001      	b.n	80025b0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0x1c>
	return _M_is_local() ? size_type(_S_local_capacity)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
      }
 80025b0:	4618      	mov	r0, r3
 80025b2:	3708      	adds	r7, #8
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>:
      insert(size_type __pos1, const basic_string& __str)
 80025b8:	b590      	push	{r4, r7, lr}
 80025ba:	b087      	sub	sp, #28
 80025bc:	af02      	add	r7, sp, #8
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
			     __str._M_data(), __str.size()); }
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f7ff fe8d 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80025ca:	4604      	mov	r4, r0
      { return this->replace(__pos1, size_type(0),
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f7ff fd3a 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80025d2:	4603      	mov	r3, r0
 80025d4:	9300      	str	r3, [sp, #0]
 80025d6:	4623      	mov	r3, r4
 80025d8:	2200      	movs	r2, #0
 80025da:	68b9      	ldr	r1, [r7, #8]
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f000 f8bd 	bl	800275c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 80025e2:	4603      	mov	r3, r0
			     __str._M_data(), __str.size()); }
 80025e4:	4618      	mov	r0, r3
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd90      	pop	{r4, r7, pc}

080025ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>:
      append(const basic_string& __str)
 80025ec:	b590      	push	{r4, r7, lr}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
      { return this->append(__str._M_data(), __str.size()); }
 80025f6:	6838      	ldr	r0, [r7, #0]
 80025f8:	f7ff fe74 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80025fc:	4604      	mov	r4, r0
 80025fe:	6838      	ldr	r0, [r7, #0]
 8002600:	f7ff fd21 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002604:	4603      	mov	r3, r0
 8002606:	461a      	mov	r2, r3
 8002608:	4621      	mov	r1, r4
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f000 f928 	bl	8002860 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>
 8002610:	4603      	mov	r3, r0
 8002612:	4618      	mov	r0, r3
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	bd90      	pop	{r4, r7, pc}

0800261a <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800261a:	b480      	push	{r7}
 800261c:	b083      	sub	sp, #12
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4618      	mov	r0, r3
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>:
       *  @brief  Obtain a pointer to an object
       *  @param  __r  A reference to an object of type `element_type`
       *  @return `addressof(__r)`
      */
      static _GLIBCXX20_CONSTEXPR pointer
      pointer_to(element_type& __r) noexcept
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f000 f929 	bl	8002890 <_ZSt9addressofIcEPT_RS0_>
 800263e:	4603      	mov	r3, r0
 8002640:	4618      	mov	r0, r3
 8002642:	3708      	adds	r7, #8
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
    basic_string<_CharT, _Traits, _Alloc>::
 8002648:	b590      	push	{r4, r7, lr}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
      if (__capacity > max_size())
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	681c      	ldr	r4, [r3, #0]
 8002658:	68f8      	ldr	r0, [r7, #12]
 800265a:	f000 f925 	bl	80028a8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 800265e:	4603      	mov	r3, r0
 8002660:	429c      	cmp	r4, r3
 8002662:	bf8c      	ite	hi
 8002664:	2301      	movhi	r3, #1
 8002666:	2300      	movls	r3, #0
 8002668:	b2db      	uxtb	r3, r3
 800266a:	2b00      	cmp	r3, #0
 800266c:	d002      	beq.n	8002674 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
	std::__throw_length_error(__N("basic_string::_M_create"));
 800266e:	481a      	ldr	r0, [pc, #104]	@ (80026d8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x90>)
 8002670:	f00b fe0a 	bl	800e288 <_ZSt20__throw_length_errorPKc>
      if (__capacity > __old_capacity && __capacity < 2 * __old_capacity)
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	429a      	cmp	r2, r3
 800267c:	d21c      	bcs.n	80026b8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	429a      	cmp	r2, r3
 8002688:	d216      	bcs.n	80026b8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	  __capacity = 2 * __old_capacity;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	005a      	lsls	r2, r3, #1
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	601a      	str	r2, [r3, #0]
	  if (__capacity > max_size())
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	681c      	ldr	r4, [r3, #0]
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 f906 	bl	80028a8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 800269c:	4603      	mov	r3, r0
 800269e:	429c      	cmp	r4, r3
 80026a0:	bf8c      	ite	hi
 80026a2:	2301      	movhi	r3, #1
 80026a4:	2300      	movls	r3, #0
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d005      	beq.n	80026b8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	    __capacity = max_size();
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f000 f8fb 	bl	80028a8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 80026b2:	4602      	mov	r2, r0
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	601a      	str	r2, [r3, #0]
      return _Alloc_traits::allocate(_M_get_allocator(), __capacity + 1);
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f7ff fea0 	bl	80023fe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 80026be:	4602      	mov	r2, r0
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	3301      	adds	r3, #1
 80026c6:	4619      	mov	r1, r3
 80026c8:	4610      	mov	r0, r2
 80026ca:	f000 f8ff 	bl	80028cc <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 80026ce:	4603      	mov	r3, r0
    }
 80026d0:	4618      	mov	r0, r3
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd90      	pop	{r4, r7, pc}
 80026d8:	08010d78 	.word	0x08010d78

080026dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
      _S_assign(_CharT* __d, size_type __n, _CharT __c)
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	4613      	mov	r3, r2
 80026e8:	71fb      	strb	r3, [r7, #7]
	if (__n == 1)
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d105      	bne.n	80026fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x20>
	  traits_type::assign(*__d, __c);
 80026f0:	1dfb      	adds	r3, r7, #7
 80026f2:	4619      	mov	r1, r3
 80026f4:	68f8      	ldr	r0, [r7, #12]
 80026f6:	f7fe fe11 	bl	800131c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 80026fa:	e005      	b.n	8002708 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x2c>
	  traits_type::assign(__d, __n, __c);
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	461a      	mov	r2, r3
 8002700:	68b9      	ldr	r1, [r7, #8]
 8002702:	68f8      	ldr	r0, [r7, #12]
 8002704:	f7fe fe7f 	bl	8001406 <_ZNSt11char_traitsIcE6assignEPcjc>
      }
 8002708:	bf00      	nop
 800270a:	3710      	adds	r7, #16
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}

08002710 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
      _M_destroy(size_type __size) throw()
 8002710:	b590      	push	{r4, r7, lr}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	6039      	str	r1, [r7, #0]
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7ff fe6f 	bl	80023fe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002720:	4604      	mov	r4, r0
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f7ff fdde 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002728:	4601      	mov	r1, r0
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	3301      	adds	r3, #1
 800272e:	461a      	mov	r2, r3
 8002730:	4620      	mov	r0, r4
 8002732:	f000 f8f6 	bl	8002922 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	bd90      	pop	{r4, r7, pc}

0800273e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data() const
 800273e:	b580      	push	{r7, lr}
 8002740:	b082      	sub	sp, #8
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	3308      	adds	r3, #8
 800274a:	4618      	mov	r0, r3
 800274c:	f000 f908 	bl	8002960 <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>
 8002750:	4603      	mov	r3, r0
      }
 8002752:	4618      	mov	r0, r3
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
	...

0800275c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>:
      replace(size_type __pos, size_type __n1, const _CharT* __s,
 800275c:	b590      	push	{r4, r7, lr}
 800275e:	b087      	sub	sp, #28
 8002760:	af02      	add	r7, sp, #8
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	607a      	str	r2, [r7, #4]
 8002768:	603b      	str	r3, [r7, #0]
	return _M_replace(_M_check(__pos, "basic_string::replace"),
 800276a:	4a0c      	ldr	r2, [pc, #48]	@ (800279c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj+0x40>)
 800276c:	68b9      	ldr	r1, [r7, #8]
 800276e:	68f8      	ldr	r0, [r7, #12]
 8002770:	f000 fa2e 	bl	8002bd0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 8002774:	4604      	mov	r4, r0
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	68b9      	ldr	r1, [r7, #8]
 800277a:	68f8      	ldr	r0, [r7, #12]
 800277c:	f000 fa4a 	bl	8002c14 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj>
 8002780:	4602      	mov	r2, r0
 8002782:	6a3b      	ldr	r3, [r7, #32]
 8002784:	9300      	str	r3, [sp, #0]
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	4621      	mov	r1, r4
 800278a:	68f8      	ldr	r0, [r7, #12]
 800278c:	f000 f90c 	bl	80029a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 8002790:	4603      	mov	r3, r0
      }
 8002792:	4618      	mov	r0, r3
 8002794:	3714      	adds	r7, #20
 8002796:	46bd      	mov	sp, r7
 8002798:	bd90      	pop	{r4, r7, pc}
 800279a:	bf00      	nop
 800279c:	08010d90 	.word	0x08010d90

080027a0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
      _M_check_length(size_type __n1, size_type __n2, const char* __s) const
 80027a0:	b590      	push	{r4, r7, lr}
 80027a2:	b085      	sub	sp, #20
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
 80027ac:	603b      	str	r3, [r7, #0]
	if (this->max_size() - (this->size() - __n1) < __n2)
 80027ae:	68f8      	ldr	r0, [r7, #12]
 80027b0:	f000 f87a 	bl	80028a8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 80027b4:	4604      	mov	r4, r0
 80027b6:	68f8      	ldr	r0, [r7, #12]
 80027b8:	f7ff fc45 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80027bc:	4602      	mov	r2, r0
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	1a9b      	subs	r3, r3, r2
 80027c2:	4423      	add	r3, r4
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	bf8c      	ite	hi
 80027ca:	2301      	movhi	r3, #1
 80027cc:	2300      	movls	r3, #0
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d002      	beq.n	80027da <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x3a>
	  __throw_length_error(__N(__s));
 80027d4:	6838      	ldr	r0, [r7, #0]
 80027d6:	f00b fd57 	bl	800e288 <_ZSt20__throw_length_errorPKc>
      }
 80027da:	bf00      	nop
 80027dc:	3714      	adds	r7, #20
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd90      	pop	{r4, r7, pc}

080027e2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
    }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    basic_string<_CharT, _Traits, _Alloc>&
    basic_string<_CharT, _Traits, _Alloc>::
 80027e2:	b590      	push	{r4, r7, lr}
 80027e4:	b089      	sub	sp, #36	@ 0x24
 80027e6:	af02      	add	r7, sp, #8
 80027e8:	60f8      	str	r0, [r7, #12]
 80027ea:	60b9      	str	r1, [r7, #8]
 80027ec:	607a      	str	r2, [r7, #4]
    _M_append(const _CharT* __s, size_type __n)
    {
      const size_type __len = __n + this->size();
 80027ee:	68f8      	ldr	r0, [r7, #12]
 80027f0:	f7ff fc29 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80027f4:	4602      	mov	r2, r0
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4413      	add	r3, r2
 80027fa:	617b      	str	r3, [r7, #20]

      if (__len <= this->capacity())
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f7ff fec9 	bl	8002594 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8002802:	4602      	mov	r2, r0
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	4293      	cmp	r3, r2
 8002808:	bf94      	ite	ls
 800280a:	2301      	movls	r3, #1
 800280c:	2300      	movhi	r3, #0
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b00      	cmp	r3, #0
 8002812:	d011      	beq.n	8002838 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x56>
	{
	  if (__n)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d019      	beq.n	800284e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x6c>
	    this->_S_copy(this->_M_data() + this->size(), __s, __n);
 800281a:	68f8      	ldr	r0, [r7, #12]
 800281c:	f7ff fd62 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002820:	4604      	mov	r4, r0
 8002822:	68f8      	ldr	r0, [r7, #12]
 8002824:	f7ff fc0f 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002828:	4603      	mov	r3, r0
 800282a:	4423      	add	r3, r4
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	68b9      	ldr	r1, [r7, #8]
 8002830:	4618      	mov	r0, r3
 8002832:	f000 f8a1 	bl	8002978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8002836:	e00a      	b.n	800284e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x6c>
	}
      else
	this->_M_mutate(this->size(), size_type(0), __s, __n);
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	f7ff fc04 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800283e:	4601      	mov	r1, r0
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	2200      	movs	r2, #0
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	f000 fa04 	bl	8002c56 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>

      this->_M_set_length(__len);
 800284e:	6979      	ldr	r1, [r7, #20]
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f7ff fe47 	bl	80024e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      return *this;
 8002856:	68fb      	ldr	r3, [r7, #12]
    }
 8002858:	4618      	mov	r0, r3
 800285a:	371c      	adds	r7, #28
 800285c:	46bd      	mov	sp, r7
 800285e:	bd90      	pop	{r4, r7, pc}

08002860 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>:
      append(const _CharT* __s, size_type __n)
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
	_M_check_length(size_type(0), __n, "basic_string::append");
 800286c:	4b07      	ldr	r3, [pc, #28]	@ (800288c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj+0x2c>)
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	2100      	movs	r1, #0
 8002872:	68f8      	ldr	r0, [r7, #12]
 8002874:	f7ff ff94 	bl	80027a0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
	return _M_append(__s, __n);
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	68b9      	ldr	r1, [r7, #8]
 800287c:	68f8      	ldr	r0, [r7, #12]
 800287e:	f7ff ffb0 	bl	80027e2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 8002882:	4603      	mov	r3, r0
      }
 8002884:	4618      	mov	r0, r3
 8002886:	3710      	adds	r7, #16
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	08010d60 	.word	0x08010d60

08002890 <_ZSt9addressofIcEPT_RS0_>:
   *  @return   The actual address.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR _Tp*
    addressof(_Tp& __r) noexcept
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f000 fa3f 	bl	8002d1c <_ZSt11__addressofIcEPT_RS0_>
 800289e:	4603      	mov	r3, r0
 80028a0:	4618      	mov	r0, r3
 80028a2:	3708      	adds	r7, #8
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
      { return (_Alloc_traits::max_size(_M_get_allocator()) - 1) / 2; }
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f000 fa3e 	bl	8002d32 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 80028b6:	4603      	mov	r3, r0
 80028b8:	4618      	mov	r0, r3
 80028ba:	f000 fa45 	bl	8002d48 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>
 80028be:	4603      	mov	r3, r0
 80028c0:	3b01      	subs	r3, #1
 80028c2:	085b      	lsrs	r3, r3, #1
 80028c4:	4618      	mov	r0, r3
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>:
       *  @param  __n  The number of objects to allocate space for.
       *
       *  Calls @c a.allocate(n)
      */
      _GLIBCXX_NODISCARD static _GLIBCXX20_CONSTEXPR pointer
      allocate(allocator_type& __a, size_type __n)
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	60bb      	str	r3, [r7, #8]
#if __cplusplus > 201703L
      [[nodiscard,__gnu__::__always_inline__]]
      constexpr _Tp*
      allocate(size_t __n)
      {
	if (std::__is_constant_evaluated())
 80028de:	f7fe fd01 	bl	80012e4 <__is_constant_evaluated>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d010      	beq.n	800290a <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x3e>
	  {
	    if (__builtin_mul_overflow(__n, sizeof(_Tp), &__n))
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	2200      	movs	r2, #0
 80028ec:	60bb      	str	r3, [r7, #8]
 80028ee:	4613      	mov	r3, r2
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x32>
	      std::__throw_bad_array_new_length();
 80028fa:	f00b fcc2 	bl	800e282 <_ZSt28__throw_bad_array_new_lengthv>
	    return static_cast<_Tp*>(::operator new(__n));
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	4618      	mov	r0, r3
 8002902:	f00b fca5 	bl	800e250 <_Znwj>
 8002906:	4603      	mov	r3, r0
 8002908:	e007      	b.n	800291a <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x4e>
	  }

	return __allocator_base<_Tp>::allocate(__n, 0);
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2200      	movs	r2, #0
 800290e:	4619      	mov	r1, r3
 8002910:	68f8      	ldr	r0, [r7, #12]
 8002912:	f000 fa73 	bl	8002dfc <_ZNSt15__new_allocatorIcE8allocateEjPKv>
 8002916:	4603      	mov	r3, r0
 8002918:	bf00      	nop
      { return __a.allocate(__n); }
 800291a:	4618      	mov	r0, r3
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8002922:	b580      	push	{r7, lr}
 8002924:	b088      	sub	sp, #32
 8002926:	af00      	add	r7, sp, #0
 8002928:	60f8      	str	r0, [r7, #12]
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	607a      	str	r2, [r7, #4]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	61fb      	str	r3, [r7, #28]
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	61bb      	str	r3, [r7, #24]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	617b      	str	r3, [r7, #20]

      [[__gnu__::__always_inline__]]
      constexpr void
      deallocate(_Tp* __p, size_t __n)
      {
	if (std::__is_constant_evaluated())
 800293a:	f7fe fcd3 	bl	80012e4 <__is_constant_evaluated>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d003      	beq.n	800294c <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x2a>
	  {
	    ::operator delete(__p);
 8002944:	69b8      	ldr	r0, [r7, #24]
 8002946:	f00b fc7d 	bl	800e244 <_ZdlPv>
	    return;
 800294a:	e005      	b.n	8002958 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x36>
	  }
	__allocator_base<_Tp>::deallocate(__p, __n);
 800294c:	697a      	ldr	r2, [r7, #20]
 800294e:	69b9      	ldr	r1, [r7, #24]
 8002950:	69f8      	ldr	r0, [r7, #28]
 8002952:	f000 fa75 	bl	8002e40 <_ZNSt15__new_allocatorIcE10deallocateEPcj>
      { __a.deallocate(__p, __n); }
 8002956:	bf00      	nop
 8002958:	bf00      	nop
 800295a:	3720      	adds	r7, #32
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>:
      pointer_to(element_type& __r) noexcept
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f000 f9f9 	bl	8002d60 <_ZSt9addressofIKcEPT_RS1_>
 800296e:	4603      	mov	r3, r0
 8002970:	4618      	mov	r0, r3
 8002972:	3708      	adds	r7, #8
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}

08002978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
      _S_copy(_CharT* __d, const _CharT* __s, size_type __n)
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
	if (__n == 1)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d104      	bne.n	8002994 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x1c>
	  traits_type::assign(*__d, *__s);
 800298a:	68b9      	ldr	r1, [r7, #8]
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f7fe fcc5 	bl	800131c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8002992:	e004      	b.n	800299e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x26>
	  traits_type::copy(__d, __s, __n);
 8002994:	687a      	ldr	r2, [r7, #4]
 8002996:	68b9      	ldr	r1, [r7, #8]
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	f7fe fd0f 	bl	80013bc <_ZNSt11char_traitsIcE4copyEPcPKcj>
      }
 800299e:	bf00      	nop
 80029a0:	3710      	adds	r7, #16
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
	...

080029a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>:
    }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    basic_string<_CharT, _Traits, _Alloc>&
    basic_string<_CharT, _Traits, _Alloc>::
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b090      	sub	sp, #64	@ 0x40
 80029ac:	af02      	add	r7, sp, #8
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
 80029b4:	603b      	str	r3, [r7, #0]
    _M_replace(size_type __pos, size_type __len1, const _CharT* __s,
	       const size_type __len2)
    {
      _M_check_length(__len1, __len2, "basic_string::_M_replace");
 80029b6:	4b85      	ldr	r3, [pc, #532]	@ (8002bcc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x224>)
 80029b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	68f8      	ldr	r0, [r7, #12]
 80029be:	f7ff feef 	bl	80027a0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>

      const size_type __old_size = this->size();
 80029c2:	68f8      	ldr	r0, [r7, #12]
 80029c4:	f7ff fb3f 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80029c8:	6378      	str	r0, [r7, #52]	@ 0x34
      const size_type __new_size = __old_size + __len2 - __len1;
 80029ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80029cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029ce:	441a      	add	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	633b      	str	r3, [r7, #48]	@ 0x30

      if (__new_size <= this->capacity())
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f7ff fddc 	bl	8002594 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 80029dc:	4602      	mov	r2, r0
 80029de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029e0:	4293      	cmp	r3, r2
 80029e2:	bf94      	ite	ls
 80029e4:	2301      	movls	r3, #1
 80029e6:	2300      	movhi	r3, #0
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	f000 80dc 	beq.w	8002ba8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x200>
	{
	  pointer __p = this->_M_data() + __pos;
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f7ff fc77 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80029f6:	4602      	mov	r2, r0
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	4413      	add	r3, r2
 80029fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

	  const size_type __how_much = __old_size - __pos - __len1;
 80029fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	1ad2      	subs	r2, r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	62bb      	str	r3, [r7, #40]	@ 0x28
#if __cpp_lib_is_constant_evaluated
	  if (std::is_constant_evaluated())
 8002a0a:	f7fe fc73 	bl	80012f4 <_ZSt21is_constant_evaluatedv>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d046      	beq.n	8002aa2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xfa>
	    {
	      auto __newp = _Alloc_traits::allocate(_M_get_allocator(),
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f7ff fcf2 	bl	80023fe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff ff54 	bl	80028cc <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 8002a24:	61f8      	str	r0, [r7, #28]
						    __new_size);
	      _S_copy(__newp, this->_M_data(), __pos);
 8002a26:	68f8      	ldr	r0, [r7, #12]
 8002a28:	f7ff fc5c 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	4619      	mov	r1, r3
 8002a32:	69f8      	ldr	r0, [r7, #28]
 8002a34:	f7ff ffa0 	bl	8002978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(__newp + __pos, __s, __len2);
 8002a38:	69fa      	ldr	r2, [r7, #28]
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002a40:	6839      	ldr	r1, [r7, #0]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7ff ff98 	bl	8002978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(__newp + __pos + __len2, __p + __len1, __how_much);
 8002a48:	68ba      	ldr	r2, [r7, #8]
 8002a4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a4c:	4413      	add	r3, r2
 8002a4e:	69fa      	ldr	r2, [r7, #28]
 8002a50:	18d0      	adds	r0, r2, r3
 8002a52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4413      	add	r3, r2
 8002a58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	f7ff ff8c 	bl	8002978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(this->_M_data(), __newp, __new_size);
 8002a60:	68f8      	ldr	r0, [r7, #12]
 8002a62:	f7ff fc3f 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002a66:	4603      	mov	r3, r0
 8002a68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a6a:	69f9      	ldr	r1, [r7, #28]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff ff83 	bl	8002978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      this->_M_get_allocator().deallocate(__newp, __new_size);
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f7ff fcc3 	bl	80023fe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	61bb      	str	r3, [r7, #24]
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	617b      	str	r3, [r7, #20]
 8002a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a82:	613b      	str	r3, [r7, #16]
	if (std::__is_constant_evaluated())
 8002a84:	f7fe fc2e 	bl	80012e4 <__is_constant_evaluated>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d003      	beq.n	8002a96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xee>
	    ::operator delete(__p);
 8002a8e:	6978      	ldr	r0, [r7, #20]
 8002a90:	f00b fbd8 	bl	800e244 <_ZdlPv>
	    return;
 8002a94:	e090      	b.n	8002bb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	__allocator_base<_Tp>::deallocate(__p, __n);
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	6979      	ldr	r1, [r7, #20]
 8002a9a:	69b8      	ldr	r0, [r7, #24]
 8002a9c:	f000 f9d0 	bl	8002e40 <_ZNSt15__new_allocatorIcE10deallocateEPcj>
 8002aa0:	e08a      	b.n	8002bb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	    }
	  else
#endif
	  if (_M_disjunct(__s))
 8002aa2:	6839      	ldr	r1, [r7, #0]
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f000 f967 	bl	8002d78 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d019      	beq.n	8002ae4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x13c>
	    {
	      if (__how_much && __len1 != __len2)
 8002ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00d      	beq.n	8002ad2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x12a>
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d009      	beq.n	8002ad2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x12a>
		this->_S_move(__p + __len2, __p + __len1, __how_much);
 8002abe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ac0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ac2:	18d0      	adds	r0, r2, r3
 8002ac4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4413      	add	r3, r2
 8002aca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002acc:	4619      	mov	r1, r3
 8002ace:	f000 f97e 	bl	8002dce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__len2)
 8002ad2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d06f      	beq.n	8002bb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		this->_S_copy(__p, __s, __len2);
 8002ad8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ada:	6839      	ldr	r1, [r7, #0]
 8002adc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002ade:	f7ff ff4b 	bl	8002978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8002ae2:	e069      	b.n	8002bb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	    }
	  else
	    {
	      // Work in-place.
	      if (__len2 && __len2 <= __len1)
 8002ae4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d008      	beq.n	8002afc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x154>
 8002aea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d804      	bhi.n	8002afc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x154>
		this->_S_move(__p, __s, __len2);
 8002af2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002af4:	6839      	ldr	r1, [r7, #0]
 8002af6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002af8:	f000 f969 	bl	8002dce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__how_much && __len1 != __len2)
 8002afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d00d      	beq.n	8002b1e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x176>
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d009      	beq.n	8002b1e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x176>
		this->_S_move(__p + __len2, __p + __len1, __how_much);
 8002b0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b0e:	18d0      	adds	r0, r2, r3
 8002b10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4413      	add	r3, r2
 8002b16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b18:	4619      	mov	r1, r3
 8002b1a:	f000 f958 	bl	8002dce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__len2 > __len1)
 8002b1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d948      	bls.n	8002bb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		{
		  if (__s + __len2 <= __p + __len1)
 8002b26:	683a      	ldr	r2, [r7, #0]
 8002b28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b2a:	441a      	add	r2, r3
 8002b2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	440b      	add	r3, r1
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d805      	bhi.n	8002b42 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x19a>
		    this->_S_move(__p, __s, __len2);
 8002b36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b38:	6839      	ldr	r1, [r7, #0]
 8002b3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002b3c:	f000 f947 	bl	8002dce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8002b40:	e03a      	b.n	8002bb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		  else if (__s >= __p + __len1)
 8002b42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	4413      	add	r3, r2
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d311      	bcc.n	8002b72 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x1ca>
		    {
		      // Hint to middle end that __p and __s overlap
		      // (PR 98465).
		      const size_type __poff = (__s - __p) + (__len2 - __len1);
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	4619      	mov	r1, r3
 8002b56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	440b      	add	r3, r1
 8002b5e:	623b      	str	r3, [r7, #32]
		      this->_S_copy(__p, __p + __poff, __len2);
 8002b60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b62:	6a3b      	ldr	r3, [r7, #32]
 8002b64:	4413      	add	r3, r2
 8002b66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b68:	4619      	mov	r1, r3
 8002b6a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002b6c:	f7ff ff04 	bl	8002978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8002b70:	e022      	b.n	8002bb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		    }
		  else
		    {
		      const size_type __nleft = (__p + __len1) - __s;
 8002b72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	441a      	add	r2, r3
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	627b      	str	r3, [r7, #36]	@ 0x24
		      this->_S_move(__p, __s, __nleft);
 8002b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b80:	6839      	ldr	r1, [r7, #0]
 8002b82:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002b84:	f000 f923 	bl	8002dce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
		      // Tell the middle-end that the copy can't overlap
		      // (PR105651).
		      if (__len2 < __nleft)
 8002b88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8c:	429a      	cmp	r2, r3
			__builtin_unreachable();
		      this->_S_copy(__p + __nleft, __p + __len2,
 8002b8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b92:	18d0      	adds	r0, r2, r3
 8002b94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b98:	18d1      	adds	r1, r2, r3
 8002b9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	f7ff fee9 	bl	8002978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8002ba6:	e007      	b.n	8002bb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		    }
		}
	    }
	}
      else
	this->_M_mutate(__pos, __len1, __s, __len2);
 8002ba8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002baa:	9300      	str	r3, [sp, #0]
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	68b9      	ldr	r1, [r7, #8]
 8002bb2:	68f8      	ldr	r0, [r7, #12]
 8002bb4:	f000 f84f 	bl	8002c56 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>

      this->_M_set_length(__new_size);
 8002bb8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f7ff fc92 	bl	80024e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      return *this;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
    }
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3738      	adds	r7, #56	@ 0x38
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	08010da8 	.word	0x08010da8

08002bd0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>:
      _M_check(size_type __pos, const char* __s) const
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
	if (__pos > this->size())
 8002bdc:	68f8      	ldr	r0, [r7, #12]
 8002bde:	f7ff fa32 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002be2:	4602      	mov	r2, r0
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	4293      	cmp	r3, r2
 8002be8:	bf8c      	ite	hi
 8002bea:	2301      	movhi	r3, #1
 8002bec:	2300      	movls	r3, #0
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d008      	beq.n	8002c06 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x36>
	  __throw_out_of_range_fmt(__N("%s: __pos (which is %zu) > "
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f7ff fa26 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	68ba      	ldr	r2, [r7, #8]
 8002bfe:	6879      	ldr	r1, [r7, #4]
 8002c00:	4803      	ldr	r0, [pc, #12]	@ (8002c10 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x40>)
 8002c02:	f00b fb44 	bl	800e28e <_ZSt24__throw_out_of_range_fmtPKcz>
	return __pos;
 8002c06:	68bb      	ldr	r3, [r7, #8]
      }
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3710      	adds	r7, #16
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	08010dc4 	.word	0x08010dc4

08002c14 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj>:
      _M_limit(size_type __pos, size_type __off) const _GLIBCXX_NOEXCEPT
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
	const bool __testoff =  __off < this->size() - __pos;
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	f7ff fa10 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002c26:	4602      	mov	r2, r0
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	bf34      	ite	cc
 8002c32:	2301      	movcc	r3, #1
 8002c34:	2300      	movcs	r3, #0
 8002c36:	75fb      	strb	r3, [r7, #23]
	return __testoff ? __off : this->size() - __pos;
 8002c38:	7dfb      	ldrb	r3, [r7, #23]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj+0x2e>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	e005      	b.n	8002c4e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj+0x3a>
 8002c42:	68f8      	ldr	r0, [r7, #12]
 8002c44:	f7ff f9ff 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	1ad3      	subs	r3, r2, r3
      }
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3718      	adds	r7, #24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
    basic_string<_CharT, _Traits, _Alloc>::
 8002c56:	b590      	push	{r4, r7, lr}
 8002c58:	b089      	sub	sp, #36	@ 0x24
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	60f8      	str	r0, [r7, #12]
 8002c5e:	60b9      	str	r1, [r7, #8]
 8002c60:	607a      	str	r2, [r7, #4]
 8002c62:	603b      	str	r3, [r7, #0]
      const size_type __how_much = length() - __pos - __len1;
 8002c64:	68f8      	ldr	r0, [r7, #12]
 8002c66:	f7fe fe55 	bl	8001914 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	1ad2      	subs	r2, r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	61fb      	str	r3, [r7, #28]
      size_type __new_capacity = length() + __len2 - __len1;
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f7fe fe4c 	bl	8001914 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c80:	441a      	add	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	617b      	str	r3, [r7, #20]
      pointer __r = _M_create(__new_capacity, capacity());
 8002c88:	68f8      	ldr	r0, [r7, #12]
 8002c8a:	f7ff fc83 	bl	8002594 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	f107 0314 	add.w	r3, r7, #20
 8002c94:	4619      	mov	r1, r3
 8002c96:	68f8      	ldr	r0, [r7, #12]
 8002c98:	f7ff fcd6 	bl	8002648 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8002c9c:	61b8      	str	r0, [r7, #24]
      if (__pos)
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d008      	beq.n	8002cb6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x60>
	this->_S_copy(__r, _M_data(), __pos);
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f7ff fb1d 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002caa:	4603      	mov	r3, r0
 8002cac:	68ba      	ldr	r2, [r7, #8]
 8002cae:	4619      	mov	r1, r3
 8002cb0:	69b8      	ldr	r0, [r7, #24]
 8002cb2:	f7ff fe61 	bl	8002978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      if (__s && __len2)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d00a      	beq.n	8002cd2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x7c>
 8002cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d007      	beq.n	8002cd2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x7c>
	this->_S_copy(__r + __pos, __s, __len2);
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cca:	6839      	ldr	r1, [r7, #0]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff fe53 	bl	8002978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      if (__how_much)
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d011      	beq.n	8002cfc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0xa6>
	this->_S_copy(__r + __pos + __len2,
 8002cd8:	68ba      	ldr	r2, [r7, #8]
 8002cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cdc:	4413      	add	r3, r2
 8002cde:	69ba      	ldr	r2, [r7, #24]
 8002ce0:	18d4      	adds	r4, r2, r3
		      _M_data() + __pos + __len1, __how_much);
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f7ff fafe 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002ce8:	4601      	mov	r1, r0
 8002cea:	68ba      	ldr	r2, [r7, #8]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4413      	add	r3, r2
 8002cf0:	440b      	add	r3, r1
	this->_S_copy(__r + __pos + __len2,
 8002cf2:	69fa      	ldr	r2, [r7, #28]
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	4620      	mov	r0, r4
 8002cf8:	f7ff fe3e 	bl	8002978 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      _M_dispose();
 8002cfc:	68f8      	ldr	r0, [r7, #12]
 8002cfe:	f7ff fb67 	bl	80023d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
      _M_data(__r);
 8002d02:	69b9      	ldr	r1, [r7, #24]
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f7ff fbc3 	bl	8002490 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
      _M_capacity(__new_capacity);
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f7ff fbcc 	bl	80024ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
    }
 8002d14:	bf00      	nop
 8002d16:	3724      	adds	r7, #36	@ 0x24
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd90      	pop	{r4, r7, pc}

08002d1c <_ZSt11__addressofIcEPT_RS0_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4618      	mov	r0, r3
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr

08002d32 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator() const
 8002d32:	b480      	push	{r7}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>:
       *  @brief  The maximum supported allocation size
       *  @param  __a  An allocator.
       *  @return @c __a.max_size()
      */
      static _GLIBCXX20_CONSTEXPR size_type
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus <= 201703L
	return __a.max_size();
#else
	return size_t(-1) / sizeof(value_type);
 8002d50:	f04f 33ff 	mov.w	r3, #4294967295
#endif
      }
 8002d54:	4618      	mov	r0, r3
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <_ZSt9addressofIKcEPT_RS1_>:
    addressof(_Tp& __r) noexcept
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 f876 	bl	8002e5a <_ZSt11__addressofIKcEPT_RS1_>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	4618      	mov	r0, r3
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>:
      _M_disjunct(const _CharT* __s) const _GLIBCXX_NOEXCEPT
 8002d78:	b590      	push	{r4, r7, lr}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
	return (less<const _CharT*>()(__s, _M_data())
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7ff faae 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	f107 0308 	add.w	r3, r7, #8
 8002d8e:	6839      	ldr	r1, [r7, #0]
 8002d90:	4618      	mov	r0, r3
 8002d92:	f000 f86d 	bl	8002e70 <_ZNKSt4lessIPKcEclES1_S1_>
 8002d96:	4603      	mov	r3, r0
		|| less<const _CharT*>()(_M_data() + this->size(), __s));
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d111      	bne.n	8002dc0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x48>
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f7ff faa1 	bl	80022e4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002da2:	4604      	mov	r4, r0
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f7ff f94e 	bl	8002046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002daa:	4603      	mov	r3, r0
 8002dac:	18e1      	adds	r1, r4, r3
 8002dae:	f107 030c 	add.w	r3, r7, #12
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f000 f85b 	bl	8002e70 <_ZNKSt4lessIPKcEclES1_S1_>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x4c>
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e000      	b.n	8002dc6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x4e>
 8002dc4:	2300      	movs	r3, #0
      }
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3714      	adds	r7, #20
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd90      	pop	{r4, r7, pc}

08002dce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
      _S_move(_CharT* __d, const _CharT* __s, size_type __n)
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b084      	sub	sp, #16
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	60f8      	str	r0, [r7, #12]
 8002dd6:	60b9      	str	r1, [r7, #8]
 8002dd8:	607a      	str	r2, [r7, #4]
	if (__n == 1)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d104      	bne.n	8002dea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0x1c>
	  traits_type::assign(*__d, *__s);
 8002de0:	68b9      	ldr	r1, [r7, #8]
 8002de2:	68f8      	ldr	r0, [r7, #12]
 8002de4:	f7fe fa9a 	bl	800131c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8002de8:	e004      	b.n	8002df4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0x26>
	  traits_type::move(__d, __s, __n);
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	68b9      	ldr	r1, [r7, #8]
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f7fe fac2 	bl	8001378 <_ZNSt11char_traitsIcE4moveEPcPKcj>
      }
 8002df4:	bf00      	nop
 8002df6:	3710      	adds	r7, #16
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <_ZNSt15__new_allocatorIcE8allocateEjPKv>:
#endif

      // NB: __n is permitted to be 0.  The C++ standard says nothing
      // about what the return value is when __n == 0.
      _GLIBCXX_NODISCARD _Tp*
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
	// _GLIBCXX_RESOLVE_LIB_DEFECTS
	// 3308. std::allocator<void>().allocate(n)
	static_assert(sizeof(_Tp) != 0, "cannot allocate incomplete types");
#endif

	if (__builtin_expect(__n > this->_M_max_size(), false))
 8002e08:	68f8      	ldr	r0, [r7, #12]
 8002e0a:	f000 f84f 	bl	8002eac <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	4293      	cmp	r3, r2
 8002e14:	bf8c      	ite	hi
 8002e16:	2301      	movhi	r3, #1
 8002e18:	2300      	movls	r3, #0
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	bf14      	ite	ne
 8002e20:	2301      	movne	r3, #1
 8002e22:	2300      	moveq	r3, #0
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <_ZNSt15__new_allocatorIcE8allocateEjPKv+0x32>
	  {
	    // _GLIBCXX_RESOLVE_LIB_DEFECTS
	    // 3190. allocator::allocate sometimes returns too little storage
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
	      std::__throw_bad_array_new_length();
	    std::__throw_bad_alloc();
 8002e2a:	f00b fa27 	bl	800e27c <_ZSt17__throw_bad_allocv>
	    std::align_val_t __al = std::align_val_t(alignof(_Tp));
	    return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp),
							   __al));
	  }
#endif
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8002e2e:	68b8      	ldr	r0, [r7, #8]
 8002e30:	f00b fa0e 	bl	800e250 <_Znwj>
 8002e34:	4603      	mov	r3, r0
 8002e36:	bf00      	nop
      }
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3710      	adds	r7, #16
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <_ZNSt15__new_allocatorIcE10deallocateEPcj>:

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002e4c:	6879      	ldr	r1, [r7, #4]
 8002e4e:	68b8      	ldr	r0, [r7, #8]
 8002e50:	f00b f9fa 	bl	800e248 <_ZdlPvj>
      }
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <_ZSt11__addressofIKcEPT_RS1_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8002e5a:	b480      	push	{r7}
 8002e5c:	b083      	sub	sp, #12
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4618      	mov	r0, r3
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <_ZNKSt4lessIPKcEclES1_S1_>:
  // Partial specialization of std::less for pointers.
  template<typename _Tp>
    struct less<_Tp*> : public binary_function<_Tp*, _Tp*, bool>
    {
      _GLIBCXX14_CONSTEXPR bool
      operator()(_Tp* __x, _Tp* __y) const _GLIBCXX_NOTHROW
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
      {
#if __cplusplus >= 201402L
	if (std::__is_constant_evaluated())
 8002e7c:	f7fe fa32 	bl	80012e4 <__is_constant_evaluated>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d007      	beq.n	8002e96 <_ZNKSt4lessIPKcEclES1_S1_+0x26>
	  return __x < __y;
 8002e86:	68ba      	ldr	r2, [r7, #8]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	bf34      	ite	cc
 8002e8e:	2301      	movcc	r3, #1
 8002e90:	2300      	movcs	r3, #0
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	e006      	b.n	8002ea4 <_ZNKSt4lessIPKcEclES1_S1_+0x34>
#endif
	return (__UINTPTR_TYPE__)__x < (__UINTPTR_TYPE__)__y;
 8002e96:	68ba      	ldr	r2, [r7, #8]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	bf34      	ite	cc
 8002e9e:	2301      	movcc	r3, #1
 8002ea0:	2300      	movcs	r3, #0
 8002ea2:	b2db      	uxtb	r3, r3
      }
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3710      	adds	r7, #16
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002eb4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8002eb8:	4618      	mov	r0, r3
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr

08002ec4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ec8:	f000 fe5e 	bl	8003b88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ecc:	f000 f80c 	bl	8002ee8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ed0:	f000 f99a 	bl	8003208 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002ed4:	f000 f878 	bl	8002fc8 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8002ed8:	f000 f94a 	bl	8003170 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8002edc:	f000 f8b4 	bl	8003048 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  app_main();
 8002ee0:	f7fe fd26 	bl	8001930 <app_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002ee4:	bf00      	nop
 8002ee6:	e7fd      	b.n	8002ee4 <main+0x20>

08002ee8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b09c      	sub	sp, #112	@ 0x70
 8002eec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002eee:	f107 0320 	add.w	r3, r7, #32
 8002ef2:	2250      	movs	r2, #80	@ 0x50
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f00c f89b 	bl	800f032 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002efc:	f107 0308 	add.w	r3, r7, #8
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]
 8002f04:	605a      	str	r2, [r3, #4]
 8002f06:	609a      	str	r2, [r3, #8]
 8002f08:	60da      	str	r2, [r3, #12]
 8002f0a:	611a      	str	r2, [r3, #16]
 8002f0c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002f0e:	4b2c      	ldr	r3, [pc, #176]	@ (8002fc0 <SystemClock_Config+0xd8>)
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	4a2b      	ldr	r2, [pc, #172]	@ (8002fc0 <SystemClock_Config+0xd8>)
 8002f14:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002f18:	6113      	str	r3, [r2, #16]
 8002f1a:	4b29      	ldr	r3, [pc, #164]	@ (8002fc0 <SystemClock_Config+0xd8>)
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002f22:	607b      	str	r3, [r7, #4]
 8002f24:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002f26:	bf00      	nop
 8002f28:	4b25      	ldr	r3, [pc, #148]	@ (8002fc0 <SystemClock_Config+0xd8>)
 8002f2a:	695b      	ldr	r3, [r3, #20]
 8002f2c:	f003 0308 	and.w	r3, r3, #8
 8002f30:	2b08      	cmp	r3, #8
 8002f32:	d1f9      	bne.n	8002f28 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f34:	2301      	movs	r3, #1
 8002f36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002f38:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002f3c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f3e:	2302      	movs	r3, #2
 8002f40:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8002f42:	2303      	movs	r3, #3
 8002f44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002f46:	2304      	movs	r3, #4
 8002f48:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 250;
 8002f4a:	23fa      	movs	r3, #250	@ 0xfa
 8002f4c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002f4e:	2302      	movs	r3, #2
 8002f50:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002f52:	2302      	movs	r3, #2
 8002f54:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002f56:	2302      	movs	r3, #2
 8002f58:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
 8002f5a:	2304      	movs	r3, #4
 8002f5c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002f62:	2300      	movs	r3, #0
 8002f64:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f66:	f107 0320 	add.w	r3, r7, #32
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f002 f99c 	bl	80052a8 <HAL_RCC_OscConfig>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002f76:	f000 faab 	bl	80034d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f7a:	231f      	movs	r3, #31
 8002f7c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f82:	2300      	movs	r3, #0
 8002f84:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f86:	2300      	movs	r3, #0
 8002f88:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002f92:	f107 0308 	add.w	r3, r7, #8
 8002f96:	2105      	movs	r1, #5
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f002 fdbd 	bl	8005b18 <HAL_RCC_ClockConfig>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002fa4:	f000 fa94 	bl	80034d0 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8002fa8:	4b06      	ldr	r3, [pc, #24]	@ (8002fc4 <SystemClock_Config+0xdc>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002fb0:	4a04      	ldr	r2, [pc, #16]	@ (8002fc4 <SystemClock_Config+0xdc>)
 8002fb2:	f043 0320 	orr.w	r3, r3, #32
 8002fb6:	6013      	str	r3, [r2, #0]
}
 8002fb8:	bf00      	nop
 8002fba:	3770      	adds	r7, #112	@ 0x70
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	44020800 	.word	0x44020800
 8002fc4:	40022000 	.word	0x40022000

08002fc8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800303c <MX_I2C1_Init+0x74>)
 8002fce:	4a1c      	ldr	r2, [pc, #112]	@ (8003040 <MX_I2C1_Init+0x78>)
 8002fd0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60808CD3;
 8002fd2:	4b1a      	ldr	r3, [pc, #104]	@ (800303c <MX_I2C1_Init+0x74>)
 8002fd4:	4a1b      	ldr	r2, [pc, #108]	@ (8003044 <MX_I2C1_Init+0x7c>)
 8002fd6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002fd8:	4b18      	ldr	r3, [pc, #96]	@ (800303c <MX_I2C1_Init+0x74>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fde:	4b17      	ldr	r3, [pc, #92]	@ (800303c <MX_I2C1_Init+0x74>)
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002fe4:	4b15      	ldr	r3, [pc, #84]	@ (800303c <MX_I2C1_Init+0x74>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002fea:	4b14      	ldr	r3, [pc, #80]	@ (800303c <MX_I2C1_Init+0x74>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ff0:	4b12      	ldr	r3, [pc, #72]	@ (800303c <MX_I2C1_Init+0x74>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ff6:	4b11      	ldr	r3, [pc, #68]	@ (800303c <MX_I2C1_Init+0x74>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800303c <MX_I2C1_Init+0x74>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003002:	480e      	ldr	r0, [pc, #56]	@ (800303c <MX_I2C1_Init+0x74>)
 8003004:	f001 fafe 	bl	8004604 <HAL_I2C_Init>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800300e:	f000 fa5f 	bl	80034d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003012:	2100      	movs	r1, #0
 8003014:	4809      	ldr	r0, [pc, #36]	@ (800303c <MX_I2C1_Init+0x74>)
 8003016:	f002 f8af 	bl	8005178 <HAL_I2CEx_ConfigAnalogFilter>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003020:	f000 fa56 	bl	80034d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003024:	2100      	movs	r1, #0
 8003026:	4805      	ldr	r0, [pc, #20]	@ (800303c <MX_I2C1_Init+0x74>)
 8003028:	f002 f8f1 	bl	800520e <HAL_I2CEx_ConfigDigitalFilter>
 800302c:	4603      	mov	r3, r0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d001      	beq.n	8003036 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003032:	f000 fa4d 	bl	80034d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003036:	bf00      	nop
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	2000022c 	.word	0x2000022c
 8003040:	40005400 	.word	0x40005400
 8003044:	60808cd3 	.word	0x60808cd3

08003048 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b098      	sub	sp, #96	@ 0x60
 800304c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800304e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003052:	2200      	movs	r2, #0
 8003054:	601a      	str	r2, [r3, #0]
 8003056:	605a      	str	r2, [r3, #4]
 8003058:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800305a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800305e:	2200      	movs	r2, #0
 8003060:	601a      	str	r2, [r3, #0]
 8003062:	605a      	str	r2, [r3, #4]
 8003064:	609a      	str	r2, [r3, #8]
 8003066:	60da      	str	r2, [r3, #12]
 8003068:	611a      	str	r2, [r3, #16]
 800306a:	615a      	str	r2, [r3, #20]
 800306c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800306e:	1d3b      	adds	r3, r7, #4
 8003070:	2234      	movs	r2, #52	@ 0x34
 8003072:	2100      	movs	r1, #0
 8003074:	4618      	mov	r0, r3
 8003076:	f00b ffdc 	bl	800f032 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800307a:	4b3b      	ldr	r3, [pc, #236]	@ (8003168 <MX_TIM1_Init+0x120>)
 800307c:	4a3b      	ldr	r2, [pc, #236]	@ (800316c <MX_TIM1_Init+0x124>)
 800307e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 8003080:	4b39      	ldr	r3, [pc, #228]	@ (8003168 <MX_TIM1_Init+0x120>)
 8003082:	2248      	movs	r2, #72	@ 0x48
 8003084:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003086:	4b38      	ldr	r3, [pc, #224]	@ (8003168 <MX_TIM1_Init+0x120>)
 8003088:	2200      	movs	r2, #0
 800308a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800308c:	4b36      	ldr	r3, [pc, #216]	@ (8003168 <MX_TIM1_Init+0x120>)
 800308e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003092:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003094:	4b34      	ldr	r3, [pc, #208]	@ (8003168 <MX_TIM1_Init+0x120>)
 8003096:	2200      	movs	r2, #0
 8003098:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800309a:	4b33      	ldr	r3, [pc, #204]	@ (8003168 <MX_TIM1_Init+0x120>)
 800309c:	2200      	movs	r2, #0
 800309e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030a0:	4b31      	ldr	r3, [pc, #196]	@ (8003168 <MX_TIM1_Init+0x120>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80030a6:	4830      	ldr	r0, [pc, #192]	@ (8003168 <MX_TIM1_Init+0x120>)
 80030a8:	f008 f8d0 	bl	800b24c <HAL_TIM_PWM_Init>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80030b2:	f000 fa0d 	bl	80034d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030b6:	2300      	movs	r3, #0
 80030b8:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80030ba:	2300      	movs	r3, #0
 80030bc:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030be:	2300      	movs	r3, #0
 80030c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80030c2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80030c6:	4619      	mov	r1, r3
 80030c8:	4827      	ldr	r0, [pc, #156]	@ (8003168 <MX_TIM1_Init+0x120>)
 80030ca:	f008 ff2b 	bl	800bf24 <HAL_TIMEx_MasterConfigSynchronization>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80030d4:	f000 f9fc 	bl	80034d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80030d8:	2360      	movs	r3, #96	@ 0x60
 80030da:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 100;
 80030dc:	2364      	movs	r3, #100	@ 0x64
 80030de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030e0:	2300      	movs	r3, #0
 80030e2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80030e4:	2300      	movs	r3, #0
 80030e6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80030e8:	2300      	movs	r3, #0
 80030ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80030ec:	2300      	movs	r3, #0
 80030ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80030f0:	2300      	movs	r3, #0
 80030f2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80030f4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80030f8:	2200      	movs	r2, #0
 80030fa:	4619      	mov	r1, r3
 80030fc:	481a      	ldr	r0, [pc, #104]	@ (8003168 <MX_TIM1_Init+0x120>)
 80030fe:	f008 f8fd 	bl	800b2fc <HAL_TIM_PWM_ConfigChannel>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003108:	f000 f9e2 	bl	80034d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800310c:	2300      	movs	r3, #0
 800310e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003110:	2300      	movs	r3, #0
 8003112:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003114:	2300      	movs	r3, #0
 8003116:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003118:	2300      	movs	r3, #0
 800311a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800311c:	2300      	movs	r3, #0
 800311e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003120:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003124:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003126:	2300      	movs	r3, #0
 8003128:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800312a:	2300      	movs	r3, #0
 800312c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800312e:	2300      	movs	r3, #0
 8003130:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003132:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003136:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003138:	2300      	movs	r3, #0
 800313a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800313c:	2300      	movs	r3, #0
 800313e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003140:	2300      	movs	r3, #0
 8003142:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003144:	1d3b      	adds	r3, r7, #4
 8003146:	4619      	mov	r1, r3
 8003148:	4807      	ldr	r0, [pc, #28]	@ (8003168 <MX_TIM1_Init+0x120>)
 800314a:	f008 ffbb 	bl	800c0c4 <HAL_TIMEx_ConfigBreakDeadTime>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d001      	beq.n	8003158 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8003154:	f000 f9bc 	bl	80034d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003158:	4803      	ldr	r0, [pc, #12]	@ (8003168 <MX_TIM1_Init+0x120>)
 800315a:	f000 fa9d 	bl	8003698 <HAL_TIM_MspPostInit>

}
 800315e:	bf00      	nop
 8003160:	3760      	adds	r7, #96	@ 0x60
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	20000280 	.word	0x20000280
 800316c:	40012c00 	.word	0x40012c00

08003170 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003174:	4b22      	ldr	r3, [pc, #136]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 8003176:	4a23      	ldr	r2, [pc, #140]	@ (8003204 <MX_USART3_UART_Init+0x94>)
 8003178:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800317a:	4b21      	ldr	r3, [pc, #132]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 800317c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003180:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003182:	4b1f      	ldr	r3, [pc, #124]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 8003184:	2200      	movs	r2, #0
 8003186:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003188:	4b1d      	ldr	r3, [pc, #116]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 800318a:	2200      	movs	r2, #0
 800318c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800318e:	4b1c      	ldr	r3, [pc, #112]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 8003190:	2200      	movs	r2, #0
 8003192:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003194:	4b1a      	ldr	r3, [pc, #104]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 8003196:	220c      	movs	r2, #12
 8003198:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800319a:	4b19      	ldr	r3, [pc, #100]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 800319c:	2200      	movs	r2, #0
 800319e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80031a0:	4b17      	ldr	r3, [pc, #92]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031a6:	4b16      	ldr	r3, [pc, #88]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80031ac:	4b14      	ldr	r3, [pc, #80]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031b2:	4b13      	ldr	r3, [pc, #76]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80031b8:	4811      	ldr	r0, [pc, #68]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 80031ba:	f009 f81d 	bl	800c1f8 <HAL_UART_Init>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80031c4:	f000 f984 	bl	80034d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80031c8:	2100      	movs	r1, #0
 80031ca:	480d      	ldr	r0, [pc, #52]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 80031cc:	f00a ff6f 	bl	800e0ae <HAL_UARTEx_SetTxFifoThreshold>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80031d6:	f000 f97b 	bl	80034d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80031da:	2100      	movs	r1, #0
 80031dc:	4808      	ldr	r0, [pc, #32]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 80031de:	f00a ffa4 	bl	800e12a <HAL_UARTEx_SetRxFifoThreshold>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d001      	beq.n	80031ec <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80031e8:	f000 f972 	bl	80034d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80031ec:	4804      	ldr	r0, [pc, #16]	@ (8003200 <MX_USART3_UART_Init+0x90>)
 80031ee:	f00a ff25 	bl	800e03c <HAL_UARTEx_DisableFifoMode>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d001      	beq.n	80031fc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80031f8:	f000 f96a 	bl	80034d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80031fc:	bf00      	nop
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	200002cc 	.word	0x200002cc
 8003204:	40004800 	.word	0x40004800

08003208 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b08e      	sub	sp, #56	@ 0x38
 800320c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800320e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003212:	2200      	movs	r2, #0
 8003214:	601a      	str	r2, [r3, #0]
 8003216:	605a      	str	r2, [r3, #4]
 8003218:	609a      	str	r2, [r3, #8]
 800321a:	60da      	str	r2, [r3, #12]
 800321c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800321e:	4ba5      	ldr	r3, [pc, #660]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 8003220:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003224:	4aa3      	ldr	r2, [pc, #652]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 8003226:	f043 0310 	orr.w	r3, r3, #16
 800322a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800322e:	4ba1      	ldr	r3, [pc, #644]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 8003230:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003234:	f003 0310 	and.w	r3, r3, #16
 8003238:	623b      	str	r3, [r7, #32]
 800323a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800323c:	4b9d      	ldr	r3, [pc, #628]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 800323e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003242:	4a9c      	ldr	r2, [pc, #624]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 8003244:	f043 0304 	orr.w	r3, r3, #4
 8003248:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800324c:	4b99      	ldr	r3, [pc, #612]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 800324e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003252:	f003 0304 	and.w	r3, r3, #4
 8003256:	61fb      	str	r3, [r7, #28]
 8003258:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800325a:	4b96      	ldr	r3, [pc, #600]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 800325c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003260:	4a94      	ldr	r2, [pc, #592]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 8003262:	f043 0320 	orr.w	r3, r3, #32
 8003266:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800326a:	4b92      	ldr	r3, [pc, #584]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 800326c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003270:	f003 0320 	and.w	r3, r3, #32
 8003274:	61bb      	str	r3, [r7, #24]
 8003276:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003278:	4b8e      	ldr	r3, [pc, #568]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 800327a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800327e:	4a8d      	ldr	r2, [pc, #564]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 8003280:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003284:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003288:	4b8a      	ldr	r3, [pc, #552]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 800328a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800328e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003292:	617b      	str	r3, [r7, #20]
 8003294:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003296:	4b87      	ldr	r3, [pc, #540]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 8003298:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800329c:	4a85      	ldr	r2, [pc, #532]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 800329e:	f043 0301 	orr.w	r3, r3, #1
 80032a2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80032a6:	4b83      	ldr	r3, [pc, #524]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 80032a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	613b      	str	r3, [r7, #16]
 80032b2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032b4:	4b7f      	ldr	r3, [pc, #508]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 80032b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032ba:	4a7e      	ldr	r2, [pc, #504]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 80032bc:	f043 0302 	orr.w	r3, r3, #2
 80032c0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80032c4:	4b7b      	ldr	r3, [pc, #492]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 80032c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	60fb      	str	r3, [r7, #12]
 80032d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032d2:	4b78      	ldr	r3, [pc, #480]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 80032d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032d8:	4a76      	ldr	r2, [pc, #472]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 80032da:	f043 0308 	orr.w	r3, r3, #8
 80032de:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80032e2:	4b74      	ldr	r3, [pc, #464]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 80032e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032e8:	f003 0308 	and.w	r3, r3, #8
 80032ec:	60bb      	str	r3, [r7, #8]
 80032ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80032f0:	4b70      	ldr	r3, [pc, #448]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 80032f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032f6:	4a6f      	ldr	r2, [pc, #444]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 80032f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032fc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003300:	4b6c      	ldr	r3, [pc, #432]	@ (80034b4 <MX_GPIO_Init+0x2ac>)
 8003302:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003306:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800330a:	607b      	str	r3, [r7, #4]
 800330c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 800330e:	2200      	movs	r2, #0
 8003310:	2110      	movs	r1, #16
 8003312:	4869      	ldr	r0, [pc, #420]	@ (80034b8 <MX_GPIO_Init+0x2b0>)
 8003314:	f001 f95e 	bl	80045d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003318:	2200      	movs	r2, #0
 800331a:	2101      	movs	r1, #1
 800331c:	4867      	ldr	r0, [pc, #412]	@ (80034bc <MX_GPIO_Init+0x2b4>)
 800331e:	f001 f959 	bl	80045d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, GPIO_PIN_RESET);
 8003322:	2200      	movs	r2, #0
 8003324:	2110      	movs	r1, #16
 8003326:	4866      	ldr	r0, [pc, #408]	@ (80034c0 <MX_GPIO_Init+0x2b8>)
 8003328:	f001 f954 	bl	80045d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800332c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003330:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003332:	4b64      	ldr	r3, [pc, #400]	@ (80034c4 <MX_GPIO_Init+0x2bc>)
 8003334:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003336:	2300      	movs	r3, #0
 8003338:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800333a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800333e:	4619      	mov	r1, r3
 8003340:	4861      	ldr	r0, [pc, #388]	@ (80034c8 <MX_GPIO_Init+0x2c0>)
 8003342:	f000 ff39 	bl	80041b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003346:	2310      	movs	r3, #16
 8003348:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800334a:	2301      	movs	r3, #1
 800334c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800334e:	2300      	movs	r3, #0
 8003350:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003352:	2300      	movs	r3, #0
 8003354:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003356:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800335a:	4619      	mov	r1, r3
 800335c:	4856      	ldr	r0, [pc, #344]	@ (80034b8 <MX_GPIO_Init+0x2b0>)
 800335e:	f000 ff2b 	bl	80041b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8003362:	2332      	movs	r3, #50	@ 0x32
 8003364:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003366:	2302      	movs	r3, #2
 8003368:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800336a:	2300      	movs	r3, #0
 800336c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800336e:	2302      	movs	r3, #2
 8003370:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003372:	230b      	movs	r3, #11
 8003374:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003376:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800337a:	4619      	mov	r1, r3
 800337c:	4852      	ldr	r0, [pc, #328]	@ (80034c8 <MX_GPIO_Init+0x2c0>)
 800337e:	f000 ff1b 	bl	80041b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8003382:	2386      	movs	r3, #134	@ 0x86
 8003384:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003386:	2302      	movs	r3, #2
 8003388:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338a:	2300      	movs	r3, #0
 800338c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800338e:	2302      	movs	r3, #2
 8003390:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003392:	230b      	movs	r3, #11
 8003394:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003396:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800339a:	4619      	mov	r1, r3
 800339c:	484b      	ldr	r0, [pc, #300]	@ (80034cc <MX_GPIO_Init+0x2c4>)
 800339e:	f000 ff0b 	bl	80041b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 80033a2:	2310      	movs	r3, #16
 80033a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033a6:	2303      	movs	r3, #3
 80033a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033aa:	2300      	movs	r3, #0
 80033ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 80033ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033b2:	4619      	mov	r1, r3
 80033b4:	4845      	ldr	r0, [pc, #276]	@ (80034cc <MX_GPIO_Init+0x2c4>)
 80033b6:	f000 feff 	bl	80041b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80033ba:	2301      	movs	r3, #1
 80033bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033be:	2301      	movs	r3, #1
 80033c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c2:	2300      	movs	r3, #0
 80033c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c6:	2300      	movs	r3, #0
 80033c8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033ce:	4619      	mov	r1, r3
 80033d0:	483a      	ldr	r0, [pc, #232]	@ (80034bc <MX_GPIO_Init+0x2b4>)
 80033d2:	f000 fef1 	bl	80041b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_CC1_Pin UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = UCPD_CC1_Pin|UCPD_CC2_Pin;
 80033d6:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80033da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033dc:	2303      	movs	r3, #3
 80033de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e0:	2300      	movs	r3, #0
 80033e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033e8:	4619      	mov	r1, r3
 80033ea:	4834      	ldr	r0, [pc, #208]	@ (80034bc <MX_GPIO_Init+0x2b4>)
 80033ec:	f000 fee4 	bl	80041b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80033f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f6:	2302      	movs	r3, #2
 80033f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fa:	2300      	movs	r3, #0
 80033fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80033fe:	2302      	movs	r3, #2
 8003400:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003402:	230b      	movs	r3, #11
 8003404:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8003406:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800340a:	4619      	mov	r1, r3
 800340c:	482b      	ldr	r0, [pc, #172]	@ (80034bc <MX_GPIO_Init+0x2b4>)
 800340e:	f000 fed3 	bl	80041b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003412:	2310      	movs	r3, #16
 8003414:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003416:	2301      	movs	r3, #1
 8003418:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800341a:	2300      	movs	r3, #0
 800341c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800341e:	2300      	movs	r3, #0
 8003420:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003422:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003426:	4619      	mov	r1, r3
 8003428:	4825      	ldr	r0, [pc, #148]	@ (80034c0 <MX_GPIO_Init+0x2b8>)
 800342a:	f000 fec5 	bl	80041b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 800342e:	2380      	movs	r3, #128	@ 0x80
 8003430:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003432:	4b24      	ldr	r3, [pc, #144]	@ (80034c4 <MX_GPIO_Init+0x2bc>)
 8003434:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003436:	2300      	movs	r3, #0
 8003438:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 800343a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800343e:	4619      	mov	r1, r3
 8003440:	481f      	ldr	r0, [pc, #124]	@ (80034c0 <MX_GPIO_Init+0x2b8>)
 8003442:	f000 feb9 	bl	80041b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8003446:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800344a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800344c:	2302      	movs	r3, #2
 800344e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003450:	2300      	movs	r3, #0
 8003452:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003454:	2300      	movs	r3, #0
 8003456:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8003458:	230a      	movs	r3, #10
 800345a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800345c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003460:	4619      	mov	r1, r3
 8003462:	481a      	ldr	r0, [pc, #104]	@ (80034cc <MX_GPIO_Init+0x2c4>)
 8003464:	f000 fea8 	bl	80041b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXT_EN_Pin RMI_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TXT_EN_Pin|RMI_TXD0_Pin;
 8003468:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800346c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800346e:	2302      	movs	r3, #2
 8003470:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003472:	2300      	movs	r3, #0
 8003474:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003476:	2302      	movs	r3, #2
 8003478:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800347a:	230b      	movs	r3, #11
 800347c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800347e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003482:	4619      	mov	r1, r3
 8003484:	480e      	ldr	r0, [pc, #56]	@ (80034c0 <MX_GPIO_Init+0x2b8>)
 8003486:	f000 fe97 	bl	80041b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_TX_Pin ARD_D0_RX_Pin */
  GPIO_InitStruct.Pin = ARD_D1_TX_Pin|ARD_D0_RX_Pin;
 800348a:	23c0      	movs	r3, #192	@ 0xc0
 800348c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800348e:	2302      	movs	r3, #2
 8003490:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003492:	2300      	movs	r3, #0
 8003494:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003496:	2300      	movs	r3, #0
 8003498:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800349a:	2308      	movs	r3, #8
 800349c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800349e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80034a2:	4619      	mov	r1, r3
 80034a4:	4805      	ldr	r0, [pc, #20]	@ (80034bc <MX_GPIO_Init+0x2b4>)
 80034a6:	f000 fe87 	bl	80041b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80034aa:	bf00      	nop
 80034ac:	3738      	adds	r7, #56	@ 0x38
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	44020c00 	.word	0x44020c00
 80034b8:	42021400 	.word	0x42021400
 80034bc:	42020400 	.word	0x42020400
 80034c0:	42021800 	.word	0x42021800
 80034c4:	10110000 	.word	0x10110000
 80034c8:	42020800 	.word	0x42020800
 80034cc:	42020000 	.word	0x42020000

080034d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80034d4:	b672      	cpsid	i
}
 80034d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80034d8:	bf00      	nop
 80034da:	e7fd      	b.n	80034d8 <Error_Handler+0x8>

080034dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034e0:	bf00      	nop
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
	...

080034ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b0cc      	sub	sp, #304	@ 0x130
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80034f6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80034fa:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034fc:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]
 8003504:	605a      	str	r2, [r3, #4]
 8003506:	609a      	str	r2, [r3, #8]
 8003508:	60da      	str	r2, [r3, #12]
 800350a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800350c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003510:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003514:	4618      	mov	r0, r3
 8003516:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800351a:	461a      	mov	r2, r3
 800351c:	2100      	movs	r1, #0
 800351e:	f00b fd88 	bl	800f032 <memset>
  if(hi2c->Instance==I2C1)
 8003522:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003526:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a33      	ldr	r2, [pc, #204]	@ (80035fc <HAL_I2C_MspInit+0x110>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d15e      	bne.n	80035f2 <HAL_I2C_MspInit+0x106>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003534:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003538:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 800353c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003540:	f04f 0300 	mov.w	r3, #0
 8003544:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003548:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800354c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003550:	2200      	movs	r2, #0
 8003552:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003556:	f107 0310 	add.w	r3, r7, #16
 800355a:	4618      	mov	r0, r3
 800355c:	f002 fe1e 	bl	800619c <HAL_RCCEx_PeriphCLKConfig>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d001      	beq.n	800356a <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
 8003566:	f7ff ffb3 	bl	80034d0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800356a:	4b25      	ldr	r3, [pc, #148]	@ (8003600 <HAL_I2C_MspInit+0x114>)
 800356c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003570:	4a23      	ldr	r2, [pc, #140]	@ (8003600 <HAL_I2C_MspInit+0x114>)
 8003572:	f043 0302 	orr.w	r3, r3, #2
 8003576:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800357a:	4b21      	ldr	r3, [pc, #132]	@ (8003600 <HAL_I2C_MspInit+0x114>)
 800357c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003580:	f003 0202 	and.w	r2, r3, #2
 8003584:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003588:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800358c:	601a      	str	r2, [r3, #0]
 800358e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003592:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003596:	681b      	ldr	r3, [r3, #0]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003598:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800359c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035a0:	2312      	movs	r3, #18
 80035a2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a6:	2300      	movs	r3, #0
 80035a8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ac:	2300      	movs	r3, #0
 80035ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80035b2:	2304      	movs	r3, #4
 80035b4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035b8:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80035bc:	4619      	mov	r1, r3
 80035be:	4811      	ldr	r0, [pc, #68]	@ (8003604 <HAL_I2C_MspInit+0x118>)
 80035c0:	f000 fdfa 	bl	80041b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80035c4:	4b0e      	ldr	r3, [pc, #56]	@ (8003600 <HAL_I2C_MspInit+0x114>)
 80035c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035ca:	4a0d      	ldr	r2, [pc, #52]	@ (8003600 <HAL_I2C_MspInit+0x114>)
 80035cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80035d0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80035d4:	4b0a      	ldr	r3, [pc, #40]	@ (8003600 <HAL_I2C_MspInit+0x114>)
 80035d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035da:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80035de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80035e2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80035ec:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80035f0:	681b      	ldr	r3, [r3, #0]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80035f2:	bf00      	nop
 80035f4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	40005400 	.word	0x40005400
 8003600:	44020c00 	.word	0x44020c00
 8003604:	42020400 	.word	0x42020400

08003608 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a0c      	ldr	r2, [pc, #48]	@ (8003648 <HAL_I2C_MspDeInit+0x40>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d111      	bne.n	800363e <HAL_I2C_MspDeInit+0x36>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800361a:	4b0c      	ldr	r3, [pc, #48]	@ (800364c <HAL_I2C_MspDeInit+0x44>)
 800361c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003620:	4a0a      	ldr	r2, [pc, #40]	@ (800364c <HAL_I2C_MspDeInit+0x44>)
 8003622:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003626:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 800362a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800362e:	4808      	ldr	r0, [pc, #32]	@ (8003650 <HAL_I2C_MspDeInit+0x48>)
 8003630:	f000 ff14 	bl	800445c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8003634:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003638:	4805      	ldr	r0, [pc, #20]	@ (8003650 <HAL_I2C_MspDeInit+0x48>)
 800363a:	f000 ff0f 	bl	800445c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800363e:	bf00      	nop
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	40005400 	.word	0x40005400
 800364c:	44020c00 	.word	0x44020c00
 8003650:	42020400 	.word	0x42020400

08003654 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003654:	b480      	push	{r7}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a0b      	ldr	r2, [pc, #44]	@ (8003690 <HAL_TIM_PWM_MspInit+0x3c>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d10e      	bne.n	8003684 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003666:	4b0b      	ldr	r3, [pc, #44]	@ (8003694 <HAL_TIM_PWM_MspInit+0x40>)
 8003668:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800366c:	4a09      	ldr	r2, [pc, #36]	@ (8003694 <HAL_TIM_PWM_MspInit+0x40>)
 800366e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003672:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8003676:	4b07      	ldr	r3, [pc, #28]	@ (8003694 <HAL_TIM_PWM_MspInit+0x40>)
 8003678:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800367c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003680:	60fb      	str	r3, [r7, #12]
 8003682:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8003684:	bf00      	nop
 8003686:	3714      	adds	r7, #20
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr
 8003690:	40012c00 	.word	0x40012c00
 8003694:	44020c00 	.word	0x44020c00

08003698 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b088      	sub	sp, #32
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a0:	f107 030c 	add.w	r3, r7, #12
 80036a4:	2200      	movs	r2, #0
 80036a6:	601a      	str	r2, [r3, #0]
 80036a8:	605a      	str	r2, [r3, #4]
 80036aa:	609a      	str	r2, [r3, #8]
 80036ac:	60da      	str	r2, [r3, #12]
 80036ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a13      	ldr	r2, [pc, #76]	@ (8003704 <HAL_TIM_MspPostInit+0x6c>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d11f      	bne.n	80036fa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80036ba:	4b13      	ldr	r3, [pc, #76]	@ (8003708 <HAL_TIM_MspPostInit+0x70>)
 80036bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036c0:	4a11      	ldr	r2, [pc, #68]	@ (8003708 <HAL_TIM_MspPostInit+0x70>)
 80036c2:	f043 0310 	orr.w	r3, r3, #16
 80036c6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80036ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003708 <HAL_TIM_MspPostInit+0x70>)
 80036cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036d0:	f003 0310 	and.w	r3, r3, #16
 80036d4:	60bb      	str	r3, [r7, #8]
 80036d6:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80036d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036dc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036de:	2302      	movs	r3, #2
 80036e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e2:	2300      	movs	r3, #0
 80036e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036e6:	2300      	movs	r3, #0
 80036e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80036ea:	2301      	movs	r3, #1
 80036ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80036ee:	f107 030c 	add.w	r3, r7, #12
 80036f2:	4619      	mov	r1, r3
 80036f4:	4805      	ldr	r0, [pc, #20]	@ (800370c <HAL_TIM_MspPostInit+0x74>)
 80036f6:	f000 fd5f 	bl	80041b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80036fa:	bf00      	nop
 80036fc:	3720      	adds	r7, #32
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	40012c00 	.word	0x40012c00
 8003708:	44020c00 	.word	0x44020c00
 800370c:	42021000 	.word	0x42021000

08003710 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b0cc      	sub	sp, #304	@ 0x130
 8003714:	af00      	add	r7, sp, #0
 8003716:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800371a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800371e:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003720:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003724:	2200      	movs	r2, #0
 8003726:	601a      	str	r2, [r3, #0]
 8003728:	605a      	str	r2, [r3, #4]
 800372a:	609a      	str	r2, [r3, #8]
 800372c:	60da      	str	r2, [r3, #12]
 800372e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003730:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003734:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003738:	4618      	mov	r0, r3
 800373a:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800373e:	461a      	mov	r2, r3
 8003740:	2100      	movs	r1, #0
 8003742:	f00b fc76 	bl	800f032 <memset>
  if(huart->Instance==USART3)
 8003746:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800374a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a37      	ldr	r2, [pc, #220]	@ (8003830 <HAL_UART_MspInit+0x120>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d165      	bne.n	8003824 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003758:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800375c:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8003760:	f04f 0204 	mov.w	r2, #4
 8003764:	f04f 0300 	mov.w	r3, #0
 8003768:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800376c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003770:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003774:	2200      	movs	r2, #0
 8003776:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003778:	f107 0310 	add.w	r3, r7, #16
 800377c:	4618      	mov	r0, r3
 800377e:	f002 fd0d 	bl	800619c <HAL_RCCEx_PeriphCLKConfig>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8003788:	f7ff fea2 	bl	80034d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800378c:	4b29      	ldr	r3, [pc, #164]	@ (8003834 <HAL_UART_MspInit+0x124>)
 800378e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003792:	4a28      	ldr	r2, [pc, #160]	@ (8003834 <HAL_UART_MspInit+0x124>)
 8003794:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003798:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800379c:	4b25      	ldr	r3, [pc, #148]	@ (8003834 <HAL_UART_MspInit+0x124>)
 800379e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037a2:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 80037a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80037aa:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80037ae:	601a      	str	r2, [r3, #0]
 80037b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80037b4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80037b8:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80037ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003834 <HAL_UART_MspInit+0x124>)
 80037bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037c0:	4a1c      	ldr	r2, [pc, #112]	@ (8003834 <HAL_UART_MspInit+0x124>)
 80037c2:	f043 0308 	orr.w	r3, r3, #8
 80037c6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80037ca:	4b1a      	ldr	r3, [pc, #104]	@ (8003834 <HAL_UART_MspInit+0x124>)
 80037cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037d0:	f003 0208 	and.w	r2, r3, #8
 80037d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80037d8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80037dc:	601a      	str	r2, [r3, #0]
 80037de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80037e2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80037e6:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80037e8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80037ec:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037f0:	2302      	movs	r3, #2
 80037f2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f6:	2300      	movs	r3, #0
 80037f8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037fc:	2300      	movs	r3, #0
 80037fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003802:	2307      	movs	r3, #7
 8003804:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003808:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800380c:	4619      	mov	r1, r3
 800380e:	480a      	ldr	r0, [pc, #40]	@ (8003838 <HAL_UART_MspInit+0x128>)
 8003810:	f000 fcd2 	bl	80041b8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003814:	2200      	movs	r2, #0
 8003816:	2100      	movs	r1, #0
 8003818:	203c      	movs	r0, #60	@ 0x3c
 800381a:	f000 fb4f 	bl	8003ebc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800381e:	203c      	movs	r0, #60	@ 0x3c
 8003820:	f000 fb66 	bl	8003ef0 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8003824:	bf00      	nop
 8003826:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	40004800 	.word	0x40004800
 8003834:	44020c00 	.word	0x44020c00
 8003838:	42020c00 	.word	0x42020c00

0800383c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800383c:	b480      	push	{r7}
 800383e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003840:	bf00      	nop
 8003842:	e7fd      	b.n	8003840 <NMI_Handler+0x4>

08003844 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003844:	b480      	push	{r7}
 8003846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003848:	bf00      	nop
 800384a:	e7fd      	b.n	8003848 <HardFault_Handler+0x4>

0800384c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003850:	bf00      	nop
 8003852:	e7fd      	b.n	8003850 <MemManage_Handler+0x4>

08003854 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003854:	b480      	push	{r7}
 8003856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003858:	bf00      	nop
 800385a:	e7fd      	b.n	8003858 <BusFault_Handler+0x4>

0800385c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003860:	bf00      	nop
 8003862:	e7fd      	b.n	8003860 <UsageFault_Handler+0x4>

08003864 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003868:	bf00      	nop
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr

08003872 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003872:	b480      	push	{r7}
 8003874:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003876:	bf00      	nop
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003884:	bf00      	nop
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr

0800388e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800388e:	b580      	push	{r7, lr}
 8003890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003892:	f000 fa17 	bl	8003cc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003896:	bf00      	nop
 8003898:	bd80      	pop	{r7, pc}
	...

0800389c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80038a0:	4802      	ldr	r0, [pc, #8]	@ (80038ac <USART3_IRQHandler+0x10>)
 80038a2:	f008 fdf9 	bl	800c498 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80038a6:	bf00      	nop
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	200002cc 	.word	0x200002cc

080038b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80038b0:	b480      	push	{r7}
 80038b2:	af00      	add	r7, sp, #0
  return 1;
 80038b4:	2301      	movs	r3, #1
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <_kill>:

int _kill(int pid, int sig)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80038ca:	f00b fc59 	bl	800f180 <__errno>
 80038ce:	4603      	mov	r3, r0
 80038d0:	2216      	movs	r2, #22
 80038d2:	601a      	str	r2, [r3, #0]
  return -1;
 80038d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <_exit>:

void _exit (int status)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80038e8:	f04f 31ff 	mov.w	r1, #4294967295
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f7ff ffe7 	bl	80038c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80038f2:	bf00      	nop
 80038f4:	e7fd      	b.n	80038f2 <_exit+0x12>

080038f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b086      	sub	sp, #24
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	60f8      	str	r0, [r7, #12]
 80038fe:	60b9      	str	r1, [r7, #8]
 8003900:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003902:	2300      	movs	r3, #0
 8003904:	617b      	str	r3, [r7, #20]
 8003906:	e00a      	b.n	800391e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003908:	f3af 8000 	nop.w
 800390c:	4601      	mov	r1, r0
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	1c5a      	adds	r2, r3, #1
 8003912:	60ba      	str	r2, [r7, #8]
 8003914:	b2ca      	uxtb	r2, r1
 8003916:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	3301      	adds	r3, #1
 800391c:	617b      	str	r3, [r7, #20]
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	429a      	cmp	r2, r3
 8003924:	dbf0      	blt.n	8003908 <_read+0x12>
  }

  return len;
 8003926:	687b      	ldr	r3, [r7, #4]
}
 8003928:	4618      	mov	r0, r3
 800392a:	3718      	adds	r7, #24
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b086      	sub	sp, #24
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800393c:	2300      	movs	r3, #0
 800393e:	617b      	str	r3, [r7, #20]
 8003940:	e009      	b.n	8003956 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	1c5a      	adds	r2, r3, #1
 8003946:	60ba      	str	r2, [r7, #8]
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	4618      	mov	r0, r3
 800394c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	3301      	adds	r3, #1
 8003954:	617b      	str	r3, [r7, #20]
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	429a      	cmp	r2, r3
 800395c:	dbf1      	blt.n	8003942 <_write+0x12>
  }
  return len;
 800395e:	687b      	ldr	r3, [r7, #4]
}
 8003960:	4618      	mov	r0, r3
 8003962:	3718      	adds	r7, #24
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <_close>:

int _close(int file)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003970:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003974:	4618      	mov	r0, r3
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003990:	605a      	str	r2, [r3, #4]
  return 0;
 8003992:	2300      	movs	r3, #0
}
 8003994:	4618      	mov	r0, r3
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <_isatty>:

int _isatty(int file)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80039a8:	2301      	movs	r3, #1
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	370c      	adds	r7, #12
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr

080039b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80039b6:	b480      	push	{r7}
 80039b8:	b085      	sub	sp, #20
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	60f8      	str	r0, [r7, #12]
 80039be:	60b9      	str	r1, [r7, #8]
 80039c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3714      	adds	r7, #20
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b086      	sub	sp, #24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039d8:	4a14      	ldr	r2, [pc, #80]	@ (8003a2c <_sbrk+0x5c>)
 80039da:	4b15      	ldr	r3, [pc, #84]	@ (8003a30 <_sbrk+0x60>)
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039e4:	4b13      	ldr	r3, [pc, #76]	@ (8003a34 <_sbrk+0x64>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d102      	bne.n	80039f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039ec:	4b11      	ldr	r3, [pc, #68]	@ (8003a34 <_sbrk+0x64>)
 80039ee:	4a12      	ldr	r2, [pc, #72]	@ (8003a38 <_sbrk+0x68>)
 80039f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039f2:	4b10      	ldr	r3, [pc, #64]	@ (8003a34 <_sbrk+0x64>)
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4413      	add	r3, r2
 80039fa:	693a      	ldr	r2, [r7, #16]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d207      	bcs.n	8003a10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a00:	f00b fbbe 	bl	800f180 <__errno>
 8003a04:	4603      	mov	r3, r0
 8003a06:	220c      	movs	r2, #12
 8003a08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a0e:	e009      	b.n	8003a24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a10:	4b08      	ldr	r3, [pc, #32]	@ (8003a34 <_sbrk+0x64>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a16:	4b07      	ldr	r3, [pc, #28]	@ (8003a34 <_sbrk+0x64>)
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	4a05      	ldr	r2, [pc, #20]	@ (8003a34 <_sbrk+0x64>)
 8003a20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a22:	68fb      	ldr	r3, [r7, #12]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3718      	adds	r7, #24
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	200a0000 	.word	0x200a0000
 8003a30:	00000400 	.word	0x00000400
 8003a34:	20000368 	.word	0x20000368
 8003a38:	200004c0 	.word	0x200004c0

08003a3c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003a42:	4b35      	ldr	r3, [pc, #212]	@ (8003b18 <SystemInit+0xdc>)
 8003a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a48:	4a33      	ldr	r2, [pc, #204]	@ (8003b18 <SystemInit+0xdc>)
 8003a4a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a4e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8003a52:	4b32      	ldr	r3, [pc, #200]	@ (8003b1c <SystemInit+0xe0>)
 8003a54:	2201      	movs	r2, #1
 8003a56:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8003a58:	4b30      	ldr	r3, [pc, #192]	@ (8003b1c <SystemInit+0xe0>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8003a5e:	4b2f      	ldr	r3, [pc, #188]	@ (8003b1c <SystemInit+0xe0>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8003a64:	4b2d      	ldr	r3, [pc, #180]	@ (8003b1c <SystemInit+0xe0>)
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	492c      	ldr	r1, [pc, #176]	@ (8003b1c <SystemInit+0xe0>)
 8003a6a:	4b2d      	ldr	r3, [pc, #180]	@ (8003b20 <SystemInit+0xe4>)
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8003a70:	4b2a      	ldr	r3, [pc, #168]	@ (8003b1c <SystemInit+0xe0>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8003a76:	4b29      	ldr	r3, [pc, #164]	@ (8003b1c <SystemInit+0xe0>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8003a7c:	4b27      	ldr	r3, [pc, #156]	@ (8003b1c <SystemInit+0xe0>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8003a82:	4b26      	ldr	r3, [pc, #152]	@ (8003b1c <SystemInit+0xe0>)
 8003a84:	4a27      	ldr	r2, [pc, #156]	@ (8003b24 <SystemInit+0xe8>)
 8003a86:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8003a88:	4b24      	ldr	r3, [pc, #144]	@ (8003b1c <SystemInit+0xe0>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8003a8e:	4b23      	ldr	r3, [pc, #140]	@ (8003b1c <SystemInit+0xe0>)
 8003a90:	4a24      	ldr	r2, [pc, #144]	@ (8003b24 <SystemInit+0xe8>)
 8003a92:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8003a94:	4b21      	ldr	r3, [pc, #132]	@ (8003b1c <SystemInit+0xe0>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8003a9a:	4b20      	ldr	r3, [pc, #128]	@ (8003b1c <SystemInit+0xe0>)
 8003a9c:	4a21      	ldr	r2, [pc, #132]	@ (8003b24 <SystemInit+0xe8>)
 8003a9e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8003aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8003b1c <SystemInit+0xe0>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8003aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8003b1c <SystemInit+0xe0>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a1c      	ldr	r2, [pc, #112]	@ (8003b1c <SystemInit+0xe0>)
 8003aac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ab0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8003ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8003b1c <SystemInit+0xe0>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003ab8:	4b17      	ldr	r3, [pc, #92]	@ (8003b18 <SystemInit+0xdc>)
 8003aba:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003abe:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8003ac0:	4b19      	ldr	r3, [pc, #100]	@ (8003b28 <SystemInit+0xec>)
 8003ac2:	699b      	ldr	r3, [r3, #24]
 8003ac4:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8003ac8:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8003ad0:	d003      	beq.n	8003ada <SystemInit+0x9e>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003ad8:	d117      	bne.n	8003b0a <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8003ada:	4b13      	ldr	r3, [pc, #76]	@ (8003b28 <SystemInit+0xec>)
 8003adc:	69db      	ldr	r3, [r3, #28]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d005      	beq.n	8003af2 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8003ae6:	4b10      	ldr	r3, [pc, #64]	@ (8003b28 <SystemInit+0xec>)
 8003ae8:	4a10      	ldr	r2, [pc, #64]	@ (8003b2c <SystemInit+0xf0>)
 8003aea:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8003aec:	4b0e      	ldr	r3, [pc, #56]	@ (8003b28 <SystemInit+0xec>)
 8003aee:	4a10      	ldr	r2, [pc, #64]	@ (8003b30 <SystemInit+0xf4>)
 8003af0:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8003af2:	4b0d      	ldr	r3, [pc, #52]	@ (8003b28 <SystemInit+0xec>)
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	4a0c      	ldr	r2, [pc, #48]	@ (8003b28 <SystemInit+0xec>)
 8003af8:	f043 0302 	orr.w	r3, r3, #2
 8003afc:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8003afe:	4b0a      	ldr	r3, [pc, #40]	@ (8003b28 <SystemInit+0xec>)
 8003b00:	69db      	ldr	r3, [r3, #28]
 8003b02:	4a09      	ldr	r2, [pc, #36]	@ (8003b28 <SystemInit+0xec>)
 8003b04:	f043 0301 	orr.w	r3, r3, #1
 8003b08:	61d3      	str	r3, [r2, #28]
  }
}
 8003b0a:	bf00      	nop
 8003b0c:	370c      	adds	r7, #12
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	e000ed00 	.word	0xe000ed00
 8003b1c:	44020c00 	.word	0x44020c00
 8003b20:	eae2eae3 	.word	0xeae2eae3
 8003b24:	01010280 	.word	0x01010280
 8003b28:	40022000 	.word	0x40022000
 8003b2c:	08192a3b 	.word	0x08192a3b
 8003b30:	4c5d6e7f 	.word	0x4c5d6e7f

08003b34 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003b34:	480d      	ldr	r0, [pc, #52]	@ (8003b6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003b36:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003b38:	f7ff ff80 	bl	8003a3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b3c:	480c      	ldr	r0, [pc, #48]	@ (8003b70 <LoopForever+0x6>)
  ldr r1, =_edata
 8003b3e:	490d      	ldr	r1, [pc, #52]	@ (8003b74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b40:	4a0d      	ldr	r2, [pc, #52]	@ (8003b78 <LoopForever+0xe>)
  movs r3, #0
 8003b42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b44:	e002      	b.n	8003b4c <LoopCopyDataInit>

08003b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b4a:	3304      	adds	r3, #4

08003b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b50:	d3f9      	bcc.n	8003b46 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b52:	4a0a      	ldr	r2, [pc, #40]	@ (8003b7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b54:	4c0a      	ldr	r4, [pc, #40]	@ (8003b80 <LoopForever+0x16>)
  movs r3, #0
 8003b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b58:	e001      	b.n	8003b5e <LoopFillZerobss>

08003b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b5c:	3204      	adds	r2, #4

08003b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b60:	d3fb      	bcc.n	8003b5a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003b62:	f00b fb13 	bl	800f18c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003b66:	f7ff f9ad 	bl	8002ec4 <main>

08003b6a <LoopForever>:

LoopForever:
    b LoopForever
 8003b6a:	e7fe      	b.n	8003b6a <LoopForever>
  ldr   r0, =_estack
 8003b6c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b74:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003b78:	08011358 	.word	0x08011358
  ldr r2, =_sbss
 8003b7c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003b80:	200004c0 	.word	0x200004c0

08003b84 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003b84:	e7fe      	b.n	8003b84 <ADC1_IRQHandler>
	...

08003b88 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b8c:	2003      	movs	r0, #3
 8003b8e:	f000 f98a 	bl	8003ea6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003b92:	f002 f979 	bl	8005e88 <HAL_RCC_GetSysClockFreq>
 8003b96:	4602      	mov	r2, r0
 8003b98:	4b0c      	ldr	r3, [pc, #48]	@ (8003bcc <HAL_Init+0x44>)
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	f003 030f 	and.w	r3, r3, #15
 8003ba0:	490b      	ldr	r1, [pc, #44]	@ (8003bd0 <HAL_Init+0x48>)
 8003ba2:	5ccb      	ldrb	r3, [r1, r3]
 8003ba4:	fa22 f303 	lsr.w	r3, r2, r3
 8003ba8:	4a0a      	ldr	r2, [pc, #40]	@ (8003bd4 <HAL_Init+0x4c>)
 8003baa:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003bac:	2004      	movs	r0, #4
 8003bae:	f000 f9cf 	bl	8003f50 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003bb2:	200f      	movs	r0, #15
 8003bb4:	f000 f810 	bl	8003bd8 <HAL_InitTick>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d001      	beq.n	8003bc2 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e002      	b.n	8003bc8 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003bc2:	f7ff fc8b 	bl	80034dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	44020c00 	.word	0x44020c00
 8003bd0:	08010f94 	.word	0x08010f94
 8003bd4:	20000000 	.word	0x20000000

08003bd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8003be0:	2300      	movs	r3, #0
 8003be2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8003be4:	4b33      	ldr	r3, [pc, #204]	@ (8003cb4 <HAL_InitTick+0xdc>)
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d101      	bne.n	8003bf0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e05c      	b.n	8003caa <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8003bf0:	4b31      	ldr	r3, [pc, #196]	@ (8003cb8 <HAL_InitTick+0xe0>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0304 	and.w	r3, r3, #4
 8003bf8:	2b04      	cmp	r3, #4
 8003bfa:	d10c      	bne.n	8003c16 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8003bfc:	4b2f      	ldr	r3, [pc, #188]	@ (8003cbc <HAL_InitTick+0xe4>)
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	4b2c      	ldr	r3, [pc, #176]	@ (8003cb4 <HAL_InitTick+0xdc>)
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	4619      	mov	r1, r3
 8003c06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c12:	60fb      	str	r3, [r7, #12]
 8003c14:	e037      	b.n	8003c86 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8003c16:	f000 f9f3 	bl	8004000 <HAL_SYSTICK_GetCLKSourceConfig>
 8003c1a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d023      	beq.n	8003c6a <HAL_InitTick+0x92>
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	d82d      	bhi.n	8003c84 <HAL_InitTick+0xac>
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d003      	beq.n	8003c36 <HAL_InitTick+0x5e>
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d00d      	beq.n	8003c50 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8003c34:	e026      	b.n	8003c84 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8003c36:	4b21      	ldr	r3, [pc, #132]	@ (8003cbc <HAL_InitTick+0xe4>)
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8003cb4 <HAL_InitTick+0xdc>)
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	4619      	mov	r1, r3
 8003c40:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8003c44:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c4c:	60fb      	str	r3, [r7, #12]
        break;
 8003c4e:	e01a      	b.n	8003c86 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8003c50:	4b18      	ldr	r3, [pc, #96]	@ (8003cb4 <HAL_InitTick+0xdc>)
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	461a      	mov	r2, r3
 8003c56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c5e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8003c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c66:	60fb      	str	r3, [r7, #12]
        break;
 8003c68:	e00d      	b.n	8003c86 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8003c6a:	4b12      	ldr	r3, [pc, #72]	@ (8003cb4 <HAL_InitTick+0xdc>)
 8003c6c:	781b      	ldrb	r3, [r3, #0]
 8003c6e:	461a      	mov	r2, r3
 8003c70:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c74:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c78:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c80:	60fb      	str	r3, [r7, #12]
        break;
 8003c82:	e000      	b.n	8003c86 <HAL_InitTick+0xae>
        break;
 8003c84:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8003c86:	68f8      	ldr	r0, [r7, #12]
 8003c88:	f000 f940 	bl	8003f0c <HAL_SYSTICK_Config>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e009      	b.n	8003caa <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c96:	2200      	movs	r2, #0
 8003c98:	6879      	ldr	r1, [r7, #4]
 8003c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8003c9e:	f000 f90d 	bl	8003ebc <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8003ca2:	4a07      	ldr	r2, [pc, #28]	@ (8003cc0 <HAL_InitTick+0xe8>)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	20000008 	.word	0x20000008
 8003cb8:	e000e010 	.word	0xe000e010
 8003cbc:	20000000 	.word	0x20000000
 8003cc0:	20000004 	.word	0x20000004

08003cc4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003cc8:	4b06      	ldr	r3, [pc, #24]	@ (8003ce4 <HAL_IncTick+0x20>)
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	461a      	mov	r2, r3
 8003cce:	4b06      	ldr	r3, [pc, #24]	@ (8003ce8 <HAL_IncTick+0x24>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4413      	add	r3, r2
 8003cd4:	4a04      	ldr	r2, [pc, #16]	@ (8003ce8 <HAL_IncTick+0x24>)
 8003cd6:	6013      	str	r3, [r2, #0]
}
 8003cd8:	bf00      	nop
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	20000008 	.word	0x20000008
 8003ce8:	2000036c 	.word	0x2000036c

08003cec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cec:	b480      	push	{r7}
 8003cee:	af00      	add	r7, sp, #0
  return uwTick;
 8003cf0:	4b03      	ldr	r3, [pc, #12]	@ (8003d00 <HAL_GetTick+0x14>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	2000036c 	.word	0x2000036c

08003d04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d0c:	f7ff ffee 	bl	8003cec <HAL_GetTick>
 8003d10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d1c:	d005      	beq.n	8003d2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d48 <HAL_Delay+0x44>)
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	461a      	mov	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	4413      	add	r3, r2
 8003d28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d2a:	bf00      	nop
 8003d2c:	f7ff ffde 	bl	8003cec <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	68fa      	ldr	r2, [r7, #12]
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d8f7      	bhi.n	8003d2c <HAL_Delay+0x28>
  {
  }
}
 8003d3c:	bf00      	nop
 8003d3e:	bf00      	nop
 8003d40:	3710      	adds	r7, #16
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	20000008 	.word	0x20000008

08003d4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f003 0307 	and.w	r3, r3, #7
 8003d5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d90 <__NVIC_SetPriorityGrouping+0x44>)
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d62:	68ba      	ldr	r2, [r7, #8]
 8003d64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d68:	4013      	ands	r3, r2
 8003d6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d7e:	4a04      	ldr	r2, [pc, #16]	@ (8003d90 <__NVIC_SetPriorityGrouping+0x44>)
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	60d3      	str	r3, [r2, #12]
}
 8003d84:	bf00      	nop
 8003d86:	3714      	adds	r7, #20
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr
 8003d90:	e000ed00 	.word	0xe000ed00

08003d94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d94:	b480      	push	{r7}
 8003d96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d98:	4b04      	ldr	r3, [pc, #16]	@ (8003dac <__NVIC_GetPriorityGrouping+0x18>)
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	0a1b      	lsrs	r3, r3, #8
 8003d9e:	f003 0307 	and.w	r3, r3, #7
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	e000ed00 	.word	0xe000ed00

08003db0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	4603      	mov	r3, r0
 8003db8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003dba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	db0b      	blt.n	8003dda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dc2:	88fb      	ldrh	r3, [r7, #6]
 8003dc4:	f003 021f 	and.w	r2, r3, #31
 8003dc8:	4907      	ldr	r1, [pc, #28]	@ (8003de8 <__NVIC_EnableIRQ+0x38>)
 8003dca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dce:	095b      	lsrs	r3, r3, #5
 8003dd0:	2001      	movs	r0, #1
 8003dd2:	fa00 f202 	lsl.w	r2, r0, r2
 8003dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003dda:	bf00      	nop
 8003ddc:	370c      	adds	r7, #12
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
 8003de6:	bf00      	nop
 8003de8:	e000e100 	.word	0xe000e100

08003dec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	4603      	mov	r3, r0
 8003df4:	6039      	str	r1, [r7, #0]
 8003df6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003df8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	db0a      	blt.n	8003e16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	b2da      	uxtb	r2, r3
 8003e04:	490c      	ldr	r1, [pc, #48]	@ (8003e38 <__NVIC_SetPriority+0x4c>)
 8003e06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e0a:	0112      	lsls	r2, r2, #4
 8003e0c:	b2d2      	uxtb	r2, r2
 8003e0e:	440b      	add	r3, r1
 8003e10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e14:	e00a      	b.n	8003e2c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	b2da      	uxtb	r2, r3
 8003e1a:	4908      	ldr	r1, [pc, #32]	@ (8003e3c <__NVIC_SetPriority+0x50>)
 8003e1c:	88fb      	ldrh	r3, [r7, #6]
 8003e1e:	f003 030f 	and.w	r3, r3, #15
 8003e22:	3b04      	subs	r3, #4
 8003e24:	0112      	lsls	r2, r2, #4
 8003e26:	b2d2      	uxtb	r2, r2
 8003e28:	440b      	add	r3, r1
 8003e2a:	761a      	strb	r2, [r3, #24]
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr
 8003e38:	e000e100 	.word	0xe000e100
 8003e3c:	e000ed00 	.word	0xe000ed00

08003e40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b089      	sub	sp, #36	@ 0x24
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f003 0307 	and.w	r3, r3, #7
 8003e52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	f1c3 0307 	rsb	r3, r3, #7
 8003e5a:	2b04      	cmp	r3, #4
 8003e5c:	bf28      	it	cs
 8003e5e:	2304      	movcs	r3, #4
 8003e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	3304      	adds	r3, #4
 8003e66:	2b06      	cmp	r3, #6
 8003e68:	d902      	bls.n	8003e70 <NVIC_EncodePriority+0x30>
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	3b03      	subs	r3, #3
 8003e6e:	e000      	b.n	8003e72 <NVIC_EncodePriority+0x32>
 8003e70:	2300      	movs	r3, #0
 8003e72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e74:	f04f 32ff 	mov.w	r2, #4294967295
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7e:	43da      	mvns	r2, r3
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	401a      	ands	r2, r3
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e88:	f04f 31ff 	mov.w	r1, #4294967295
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e92:	43d9      	mvns	r1, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e98:	4313      	orrs	r3, r2
         );
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3724      	adds	r7, #36	@ 0x24
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b082      	sub	sp, #8
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7ff ff4c 	bl	8003d4c <__NVIC_SetPriorityGrouping>
}
 8003eb4:	bf00      	nop
 8003eb6:	3708      	adds	r7, #8
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
 8003ec8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003eca:	f7ff ff63 	bl	8003d94 <__NVIC_GetPriorityGrouping>
 8003ece:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	68b9      	ldr	r1, [r7, #8]
 8003ed4:	6978      	ldr	r0, [r7, #20]
 8003ed6:	f7ff ffb3 	bl	8003e40 <NVIC_EncodePriority>
 8003eda:	4602      	mov	r2, r0
 8003edc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003ee0:	4611      	mov	r1, r2
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7ff ff82 	bl	8003dec <__NVIC_SetPriority>
}
 8003ee8:	bf00      	nop
 8003eea:	3718      	adds	r7, #24
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003efa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003efe:	4618      	mov	r0, r3
 8003f00:	f7ff ff56 	bl	8003db0 <__NVIC_EnableIRQ>
}
 8003f04:	bf00      	nop
 8003f06:	3708      	adds	r7, #8
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	3b01      	subs	r3, #1
 8003f18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f1c:	d301      	bcc.n	8003f22 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e00d      	b.n	8003f3e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003f22:	4a0a      	ldr	r2, [pc, #40]	@ (8003f4c <HAL_SYSTICK_Config+0x40>)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	3b01      	subs	r3, #1
 8003f28:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003f2a:	4b08      	ldr	r3, [pc, #32]	@ (8003f4c <HAL_SYSTICK_Config+0x40>)
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003f30:	4b06      	ldr	r3, [pc, #24]	@ (8003f4c <HAL_SYSTICK_Config+0x40>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a05      	ldr	r2, [pc, #20]	@ (8003f4c <HAL_SYSTICK_Config+0x40>)
 8003f36:	f043 0303 	orr.w	r3, r3, #3
 8003f3a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	e000e010 	.word	0xe000e010

08003f50 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2b04      	cmp	r3, #4
 8003f5c:	d844      	bhi.n	8003fe8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003f5e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f64 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f64:	08003f87 	.word	0x08003f87
 8003f68:	08003fa5 	.word	0x08003fa5
 8003f6c:	08003fc7 	.word	0x08003fc7
 8003f70:	08003fe9 	.word	0x08003fe9
 8003f74:	08003f79 	.word	0x08003f79
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003f78:	4b1f      	ldr	r3, [pc, #124]	@ (8003ff8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a1e      	ldr	r2, [pc, #120]	@ (8003ff8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f7e:	f043 0304 	orr.w	r3, r3, #4
 8003f82:	6013      	str	r3, [r2, #0]
      break;
 8003f84:	e031      	b.n	8003fea <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003f86:	4b1c      	ldr	r3, [pc, #112]	@ (8003ff8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a1b      	ldr	r2, [pc, #108]	@ (8003ff8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f8c:	f023 0304 	bic.w	r3, r3, #4
 8003f90:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8003f92:	4b1a      	ldr	r3, [pc, #104]	@ (8003ffc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f94:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003f98:	4a18      	ldr	r2, [pc, #96]	@ (8003ffc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f9a:	f023 030c 	bic.w	r3, r3, #12
 8003f9e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003fa2:	e022      	b.n	8003fea <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003fa4:	4b14      	ldr	r3, [pc, #80]	@ (8003ff8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a13      	ldr	r2, [pc, #76]	@ (8003ff8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003faa:	f023 0304 	bic.w	r3, r3, #4
 8003fae:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8003fb0:	4b12      	ldr	r3, [pc, #72]	@ (8003ffc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003fb2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003fb6:	f023 030c 	bic.w	r3, r3, #12
 8003fba:	4a10      	ldr	r2, [pc, #64]	@ (8003ffc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003fbc:	f043 0304 	orr.w	r3, r3, #4
 8003fc0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003fc4:	e011      	b.n	8003fea <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a0b      	ldr	r2, [pc, #44]	@ (8003ff8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003fcc:	f023 0304 	bic.w	r3, r3, #4
 8003fd0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8003fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8003ffc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003fd4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003fd8:	f023 030c 	bic.w	r3, r3, #12
 8003fdc:	4a07      	ldr	r2, [pc, #28]	@ (8003ffc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003fde:	f043 0308 	orr.w	r3, r3, #8
 8003fe2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003fe6:	e000      	b.n	8003fea <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003fe8:	bf00      	nop
  }
}
 8003fea:	bf00      	nop
 8003fec:	370c      	adds	r7, #12
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	e000e010 	.word	0xe000e010
 8003ffc:	44020c00 	.word	0x44020c00

08004000 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8004006:	4b17      	ldr	r3, [pc, #92]	@ (8004064 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0304 	and.w	r3, r3, #4
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8004012:	2304      	movs	r3, #4
 8004014:	607b      	str	r3, [r7, #4]
 8004016:	e01e      	b.n	8004056 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8004018:	4b13      	ldr	r3, [pc, #76]	@ (8004068 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800401a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800401e:	f003 030c 	and.w	r3, r3, #12
 8004022:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	2b08      	cmp	r3, #8
 8004028:	d00f      	beq.n	800404a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	2b08      	cmp	r3, #8
 800402e:	d80f      	bhi.n	8004050 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2b04      	cmp	r3, #4
 800403a:	d003      	beq.n	8004044 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800403c:	e008      	b.n	8004050 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800403e:	2300      	movs	r3, #0
 8004040:	607b      	str	r3, [r7, #4]
        break;
 8004042:	e008      	b.n	8004056 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8004044:	2301      	movs	r3, #1
 8004046:	607b      	str	r3, [r7, #4]
        break;
 8004048:	e005      	b.n	8004056 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800404a:	2302      	movs	r3, #2
 800404c:	607b      	str	r3, [r7, #4]
        break;
 800404e:	e002      	b.n	8004056 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8004050:	2300      	movs	r3, #0
 8004052:	607b      	str	r3, [r7, #4]
        break;
 8004054:	bf00      	nop
    }
  }
  return systick_source;
 8004056:	687b      	ldr	r3, [r7, #4]
}
 8004058:	4618      	mov	r0, r3
 800405a:	370c      	adds	r7, #12
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr
 8004064:	e000e010 	.word	0xe000e010
 8004068:	44020c00 	.word	0x44020c00

0800406c <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8004074:	f7ff fe3a 	bl	8003cec <HAL_GetTick>
 8004078:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d101      	bne.n	8004084 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e06b      	b.n	800415c <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2b02      	cmp	r3, #2
 800408e:	d008      	beq.n	80040a2 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2220      	movs	r2, #32
 8004094:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e05c      	b.n	800415c <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	695a      	ldr	r2, [r3, #20]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f042 0204 	orr.w	r2, r2, #4
 80040b0:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2205      	movs	r2, #5
 80040b6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80040ba:	e020      	b.n	80040fe <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80040bc:	f7ff fe16 	bl	8003cec <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	2b05      	cmp	r3, #5
 80040c8:	d919      	bls.n	80040fe <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ce:	f043 0210 	orr.w	r2, r3, #16
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2203      	movs	r2, #3
 80040da:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d003      	beq.n	80040f2 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040ee:	2201      	movs	r2, #1
 80040f0:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e02e      	b.n	800415c <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d0d7      	beq.n	80040bc <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	695a      	ldr	r2, [r3, #20]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 0202 	orr.w	r2, r2, #2
 800411a:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2204      	movs	r2, #4
 8004120:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 800412c:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800413a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800413e:	2b00      	cmp	r3, #0
 8004140:	d007      	beq.n	8004152 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004146:	2201      	movs	r2, #1
 8004148:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2200      	movs	r2, #0
 8004150:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	3710      	adds	r7, #16
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}

08004164 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d101      	bne.n	8004176 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e019      	b.n	80041aa <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800417c:	b2db      	uxtb	r3, r3
 800417e:	2b02      	cmp	r3, #2
 8004180:	d004      	beq.n	800418c <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2220      	movs	r2, #32
 8004186:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e00e      	b.n	80041aa <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2204      	movs	r2, #4
 8004190:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	6812      	ldr	r2, [r2, #0]
 800419e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80041a2:	f043 0304 	orr.w	r3, r3, #4
 80041a6:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	370c      	adds	r7, #12
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
	...

080041b8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b087      	sub	sp, #28
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80041c2:	2300      	movs	r3, #0
 80041c4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80041c6:	e136      	b.n	8004436 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	2101      	movs	r1, #1
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	fa01 f303 	lsl.w	r3, r1, r3
 80041d4:	4013      	ands	r3, r2
 80041d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f000 8128 	beq.w	8004430 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d003      	beq.n	80041f0 <HAL_GPIO_Init+0x38>
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	2b12      	cmp	r3, #18
 80041ee:	d125      	bne.n	800423c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	08da      	lsrs	r2, r3, #3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	3208      	adds	r2, #8
 80041f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041fc:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	f003 0307 	and.w	r3, r3, #7
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	220f      	movs	r2, #15
 8004208:	fa02 f303 	lsl.w	r3, r2, r3
 800420c:	43db      	mvns	r3, r3
 800420e:	697a      	ldr	r2, [r7, #20]
 8004210:	4013      	ands	r3, r2
 8004212:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	f003 020f 	and.w	r2, r3, #15
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	697a      	ldr	r2, [r7, #20]
 800422a:	4313      	orrs	r3, r2
 800422c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	08da      	lsrs	r2, r3, #3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	3208      	adds	r2, #8
 8004236:	6979      	ldr	r1, [r7, #20]
 8004238:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	005b      	lsls	r3, r3, #1
 8004246:	2203      	movs	r2, #3
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	43db      	mvns	r3, r3
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	4013      	ands	r3, r2
 8004252:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f003 0203 	and.w	r2, r3, #3
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	005b      	lsls	r3, r3, #1
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	697a      	ldr	r2, [r7, #20]
 8004266:	4313      	orrs	r3, r2
 8004268:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	697a      	ldr	r2, [r7, #20]
 800426e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d00b      	beq.n	8004290 <HAL_GPIO_Init+0xd8>
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	2b02      	cmp	r3, #2
 800427e:	d007      	beq.n	8004290 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004284:	2b11      	cmp	r3, #17
 8004286:	d003      	beq.n	8004290 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	2b12      	cmp	r3, #18
 800428e:	d130      	bne.n	80042f2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	005b      	lsls	r3, r3, #1
 800429a:	2203      	movs	r2, #3
 800429c:	fa02 f303 	lsl.w	r3, r2, r3
 80042a0:	43db      	mvns	r3, r3
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	4013      	ands	r3, r2
 80042a6:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	68da      	ldr	r2, [r3, #12]
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	005b      	lsls	r3, r3, #1
 80042b0:	fa02 f303 	lsl.w	r3, r2, r3
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	697a      	ldr	r2, [r7, #20]
 80042be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80042c6:	2201      	movs	r2, #1
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	fa02 f303 	lsl.w	r3, r2, r3
 80042ce:	43db      	mvns	r3, r3
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	4013      	ands	r3, r2
 80042d4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	091b      	lsrs	r3, r3, #4
 80042dc:	f003 0201 	and.w	r2, r3, #1
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	fa02 f303 	lsl.w	r3, r2, r3
 80042e6:	697a      	ldr	r2, [r7, #20]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	2b03      	cmp	r3, #3
 80042f8:	d017      	beq.n	800432a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	68db      	ldr	r3, [r3, #12]
 80042fe:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	2203      	movs	r2, #3
 8004306:	fa02 f303 	lsl.w	r3, r2, r3
 800430a:	43db      	mvns	r3, r3
 800430c:	697a      	ldr	r2, [r7, #20]
 800430e:	4013      	ands	r3, r2
 8004310:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	689a      	ldr	r2, [r3, #8]
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	005b      	lsls	r3, r3, #1
 800431a:	fa02 f303 	lsl.w	r3, r2, r3
 800431e:	697a      	ldr	r2, [r7, #20]
 8004320:	4313      	orrs	r3, r2
 8004322:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	697a      	ldr	r2, [r7, #20]
 8004328:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d07c      	beq.n	8004430 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8004336:	4a47      	ldr	r2, [pc, #284]	@ (8004454 <HAL_GPIO_Init+0x29c>)
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	089b      	lsrs	r3, r3, #2
 800433c:	3318      	adds	r3, #24
 800433e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004342:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	f003 0303 	and.w	r3, r3, #3
 800434a:	00db      	lsls	r3, r3, #3
 800434c:	220f      	movs	r2, #15
 800434e:	fa02 f303 	lsl.w	r3, r2, r3
 8004352:	43db      	mvns	r3, r3
 8004354:	697a      	ldr	r2, [r7, #20]
 8004356:	4013      	ands	r3, r2
 8004358:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	0a9a      	lsrs	r2, r3, #10
 800435e:	4b3e      	ldr	r3, [pc, #248]	@ (8004458 <HAL_GPIO_Init+0x2a0>)
 8004360:	4013      	ands	r3, r2
 8004362:	693a      	ldr	r2, [r7, #16]
 8004364:	f002 0203 	and.w	r2, r2, #3
 8004368:	00d2      	lsls	r2, r2, #3
 800436a:	4093      	lsls	r3, r2
 800436c:	697a      	ldr	r2, [r7, #20]
 800436e:	4313      	orrs	r3, r2
 8004370:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8004372:	4938      	ldr	r1, [pc, #224]	@ (8004454 <HAL_GPIO_Init+0x29c>)
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	089b      	lsrs	r3, r3, #2
 8004378:	3318      	adds	r3, #24
 800437a:	697a      	ldr	r2, [r7, #20]
 800437c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8004380:	4b34      	ldr	r3, [pc, #208]	@ (8004454 <HAL_GPIO_Init+0x29c>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	43db      	mvns	r3, r3
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	4013      	ands	r3, r2
 800438e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d003      	beq.n	80043a4 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 800439c:	697a      	ldr	r2, [r7, #20]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80043a4:	4a2b      	ldr	r2, [pc, #172]	@ (8004454 <HAL_GPIO_Init+0x29c>)
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80043aa:	4b2a      	ldr	r3, [pc, #168]	@ (8004454 <HAL_GPIO_Init+0x29c>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	43db      	mvns	r3, r3
 80043b4:	697a      	ldr	r2, [r7, #20]
 80043b6:	4013      	ands	r3, r2
 80043b8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 80043c6:	697a      	ldr	r2, [r7, #20]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80043ce:	4a21      	ldr	r2, [pc, #132]	@ (8004454 <HAL_GPIO_Init+0x29c>)
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80043d4:	4b1f      	ldr	r3, [pc, #124]	@ (8004454 <HAL_GPIO_Init+0x29c>)
 80043d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043da:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	43db      	mvns	r3, r3
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	4013      	ands	r3, r2
 80043e4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d003      	beq.n	80043fa <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 80043f2:	697a      	ldr	r2, [r7, #20]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80043fa:	4a16      	ldr	r2, [pc, #88]	@ (8004454 <HAL_GPIO_Init+0x29c>)
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8004402:	4b14      	ldr	r3, [pc, #80]	@ (8004454 <HAL_GPIO_Init+0x29c>)
 8004404:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004408:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	43db      	mvns	r3, r3
 800440e:	697a      	ldr	r2, [r7, #20]
 8004410:	4013      	ands	r3, r2
 8004412:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d003      	beq.n	8004428 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8004420:	697a      	ldr	r2, [r7, #20]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	4313      	orrs	r3, r2
 8004426:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8004428:	4a0a      	ldr	r2, [pc, #40]	@ (8004454 <HAL_GPIO_Init+0x29c>)
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	3301      	adds	r3, #1
 8004434:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	fa22 f303 	lsr.w	r3, r2, r3
 8004440:	2b00      	cmp	r3, #0
 8004442:	f47f aec1 	bne.w	80041c8 <HAL_GPIO_Init+0x10>
  }
}
 8004446:	bf00      	nop
 8004448:	bf00      	nop
 800444a:	371c      	adds	r7, #28
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr
 8004454:	44022000 	.word	0x44022000
 8004458:	002f7f7f 	.word	0x002f7f7f

0800445c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800445c:	b480      	push	{r7}
 800445e:	b087      	sub	sp, #28
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8004466:	2300      	movs	r3, #0
 8004468:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800446a:	e0a0      	b.n	80045ae <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800446c:	2201      	movs	r2, #1
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	683a      	ldr	r2, [r7, #0]
 8004476:	4013      	ands	r3, r2
 8004478:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	2b00      	cmp	r3, #0
 800447e:	f000 8093 	beq.w	80045a8 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 8004482:	4a52      	ldr	r2, [pc, #328]	@ (80045cc <HAL_GPIO_DeInit+0x170>)
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	089b      	lsrs	r3, r3, #2
 8004488:	3318      	adds	r3, #24
 800448a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800448e:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	f003 0303 	and.w	r3, r3, #3
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	220f      	movs	r2, #15
 800449a:	fa02 f303 	lsl.w	r3, r2, r3
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	4013      	ands	r3, r2
 80044a2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	0a9a      	lsrs	r2, r3, #10
 80044a8:	4b49      	ldr	r3, [pc, #292]	@ (80045d0 <HAL_GPIO_DeInit+0x174>)
 80044aa:	4013      	ands	r3, r2
 80044ac:	697a      	ldr	r2, [r7, #20]
 80044ae:	f002 0203 	and.w	r2, r2, #3
 80044b2:	00d2      	lsls	r2, r2, #3
 80044b4:	4093      	lsls	r3, r2
 80044b6:	68fa      	ldr	r2, [r7, #12]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d136      	bne.n	800452a <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80044bc:	4b43      	ldr	r3, [pc, #268]	@ (80045cc <HAL_GPIO_DeInit+0x170>)
 80044be:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	43db      	mvns	r3, r3
 80044c6:	4941      	ldr	r1, [pc, #260]	@ (80045cc <HAL_GPIO_DeInit+0x170>)
 80044c8:	4013      	ands	r3, r2
 80044ca:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80044ce:	4b3f      	ldr	r3, [pc, #252]	@ (80045cc <HAL_GPIO_DeInit+0x170>)
 80044d0:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	43db      	mvns	r3, r3
 80044d8:	493c      	ldr	r1, [pc, #240]	@ (80045cc <HAL_GPIO_DeInit+0x170>)
 80044da:	4013      	ands	r3, r2
 80044dc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80044e0:	4b3a      	ldr	r3, [pc, #232]	@ (80045cc <HAL_GPIO_DeInit+0x170>)
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	43db      	mvns	r3, r3
 80044e8:	4938      	ldr	r1, [pc, #224]	@ (80045cc <HAL_GPIO_DeInit+0x170>)
 80044ea:	4013      	ands	r3, r2
 80044ec:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80044ee:	4b37      	ldr	r3, [pc, #220]	@ (80045cc <HAL_GPIO_DeInit+0x170>)
 80044f0:	685a      	ldr	r2, [r3, #4]
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	43db      	mvns	r3, r3
 80044f6:	4935      	ldr	r1, [pc, #212]	@ (80045cc <HAL_GPIO_DeInit+0x170>)
 80044f8:	4013      	ands	r3, r2
 80044fa:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	f003 0303 	and.w	r3, r3, #3
 8004502:	00db      	lsls	r3, r3, #3
 8004504:	220f      	movs	r2, #15
 8004506:	fa02 f303 	lsl.w	r3, r2, r3
 800450a:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 800450c:	4a2f      	ldr	r2, [pc, #188]	@ (80045cc <HAL_GPIO_DeInit+0x170>)
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	089b      	lsrs	r3, r3, #2
 8004512:	3318      	adds	r3, #24
 8004514:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	43da      	mvns	r2, r3
 800451c:	482b      	ldr	r0, [pc, #172]	@ (80045cc <HAL_GPIO_DeInit+0x170>)
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	089b      	lsrs	r3, r3, #2
 8004522:	400a      	ands	r2, r1
 8004524:	3318      	adds	r3, #24
 8004526:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	005b      	lsls	r3, r3, #1
 8004532:	2103      	movs	r1, #3
 8004534:	fa01 f303 	lsl.w	r3, r1, r3
 8004538:	431a      	orrs	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	08da      	lsrs	r2, r3, #3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	3208      	adds	r2, #8
 8004546:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	f003 0307 	and.w	r3, r3, #7
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	220f      	movs	r2, #15
 8004554:	fa02 f303 	lsl.w	r3, r2, r3
 8004558:	43db      	mvns	r3, r3
 800455a:	697a      	ldr	r2, [r7, #20]
 800455c:	08d2      	lsrs	r2, r2, #3
 800455e:	4019      	ands	r1, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	3208      	adds	r2, #8
 8004564:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	689a      	ldr	r2, [r3, #8]
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	2103      	movs	r1, #3
 8004572:	fa01 f303 	lsl.w	r3, r1, r3
 8004576:	43db      	mvns	r3, r3
 8004578:	401a      	ands	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	685a      	ldr	r2, [r3, #4]
 8004582:	2101      	movs	r1, #1
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	fa01 f303 	lsl.w	r3, r1, r3
 800458a:	43db      	mvns	r3, r3
 800458c:	401a      	ands	r2, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	68da      	ldr	r2, [r3, #12]
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	005b      	lsls	r3, r3, #1
 800459a:	2103      	movs	r1, #3
 800459c:	fa01 f303 	lsl.w	r3, r1, r3
 80045a0:	43db      	mvns	r3, r3
 80045a2:	401a      	ands	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	60da      	str	r2, [r3, #12]
    }

    position++;
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	3301      	adds	r3, #1
 80045ac:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80045ae:	683a      	ldr	r2, [r7, #0]
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	fa22 f303 	lsr.w	r3, r2, r3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	f47f af58 	bne.w	800446c <HAL_GPIO_DeInit+0x10>
  }
}
 80045bc:	bf00      	nop
 80045be:	bf00      	nop
 80045c0:	371c      	adds	r7, #28
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop
 80045cc:	44022000 	.word	0x44022000
 80045d0:	002f7f7f 	.word	0x002f7f7f

080045d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	460b      	mov	r3, r1
 80045de:	807b      	strh	r3, [r7, #2]
 80045e0:	4613      	mov	r3, r2
 80045e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80045e4:	787b      	ldrb	r3, [r7, #1]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80045ea:	887a      	ldrh	r2, [r7, #2]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80045f0:	e002      	b.n	80045f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80045f2:	887a      	ldrh	r2, [r7, #2]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80045f8:	bf00      	nop
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d101      	bne.n	8004616 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e08d      	b.n	8004732 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	d106      	bne.n	8004630 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f7fe ff5e 	bl	80034ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2224      	movs	r2, #36	@ 0x24
 8004634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f022 0201 	bic.w	r2, r2, #1
 8004646:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685a      	ldr	r2, [r3, #4]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004654:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	689a      	ldr	r2, [r3, #8]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004664:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d107      	bne.n	800467e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	689a      	ldr	r2, [r3, #8]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800467a:	609a      	str	r2, [r3, #8]
 800467c:	e006      	b.n	800468c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	689a      	ldr	r2, [r3, #8]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800468a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	2b02      	cmp	r3, #2
 8004692:	d108      	bne.n	80046a6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	685a      	ldr	r2, [r3, #4]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046a2:	605a      	str	r2, [r3, #4]
 80046a4:	e007      	b.n	80046b6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	685a      	ldr	r2, [r3, #4]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	687a      	ldr	r2, [r7, #4]
 80046be:	6812      	ldr	r2, [r2, #0]
 80046c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80046c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046c8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68da      	ldr	r2, [r3, #12]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80046d8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	691a      	ldr	r2, [r3, #16]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	699b      	ldr	r3, [r3, #24]
 80046ea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	430a      	orrs	r2, r1
 80046f2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	69d9      	ldr	r1, [r3, #28]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6a1a      	ldr	r2, [r3, #32]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	430a      	orrs	r2, r1
 8004702:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f042 0201 	orr.w	r2, r2, #1
 8004712:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2220      	movs	r2, #32
 800471e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2200      	movs	r2, #0
 800472c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800473a:	b580      	push	{r7, lr}
 800473c:	b082      	sub	sp, #8
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d101      	bne.n	800474c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e021      	b.n	8004790 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2224      	movs	r2, #36	@ 0x24
 8004750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f022 0201 	bic.w	r2, r2, #1
 8004762:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f7fe ff4f 	bl	8003608 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3708      	adds	r7, #8
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b088      	sub	sp, #32
 800479c:	af02      	add	r7, sp, #8
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	4608      	mov	r0, r1
 80047a2:	4611      	mov	r1, r2
 80047a4:	461a      	mov	r2, r3
 80047a6:	4603      	mov	r3, r0
 80047a8:	817b      	strh	r3, [r7, #10]
 80047aa:	460b      	mov	r3, r1
 80047ac:	813b      	strh	r3, [r7, #8]
 80047ae:	4613      	mov	r3, r2
 80047b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	2b20      	cmp	r3, #32
 80047bc:	f040 80f9 	bne.w	80049b2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80047c0:	6a3b      	ldr	r3, [r7, #32]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d002      	beq.n	80047cc <HAL_I2C_Mem_Write+0x34>
 80047c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d105      	bne.n	80047d8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047d2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e0ed      	b.n	80049b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d101      	bne.n	80047e6 <HAL_I2C_Mem_Write+0x4e>
 80047e2:	2302      	movs	r3, #2
 80047e4:	e0e6      	b.n	80049b4 <HAL_I2C_Mem_Write+0x21c>
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2201      	movs	r2, #1
 80047ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80047ee:	f7ff fa7d 	bl	8003cec <HAL_GetTick>
 80047f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	9300      	str	r3, [sp, #0]
 80047f8:	2319      	movs	r3, #25
 80047fa:	2201      	movs	r2, #1
 80047fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004800:	68f8      	ldr	r0, [r7, #12]
 8004802:	f000 fac3 	bl	8004d8c <I2C_WaitOnFlagUntilTimeout>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e0d1      	b.n	80049b4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2221      	movs	r2, #33	@ 0x21
 8004814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2240      	movs	r2, #64	@ 0x40
 800481c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6a3a      	ldr	r2, [r7, #32]
 800482a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004830:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004838:	88f8      	ldrh	r0, [r7, #6]
 800483a:	893a      	ldrh	r2, [r7, #8]
 800483c:	8979      	ldrh	r1, [r7, #10]
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	9301      	str	r3, [sp, #4]
 8004842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004844:	9300      	str	r3, [sp, #0]
 8004846:	4603      	mov	r3, r0
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f000 f9d3 	bl	8004bf4 <I2C_RequestMemoryWrite>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d005      	beq.n	8004860 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e0a9      	b.n	80049b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004864:	b29b      	uxth	r3, r3
 8004866:	2bff      	cmp	r3, #255	@ 0xff
 8004868:	d90e      	bls.n	8004888 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	22ff      	movs	r2, #255	@ 0xff
 800486e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004874:	b2da      	uxtb	r2, r3
 8004876:	8979      	ldrh	r1, [r7, #10]
 8004878:	2300      	movs	r3, #0
 800487a:	9300      	str	r3, [sp, #0]
 800487c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004880:	68f8      	ldr	r0, [r7, #12]
 8004882:	f000 fc47 	bl	8005114 <I2C_TransferConfig>
 8004886:	e00f      	b.n	80048a8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800488c:	b29a      	uxth	r2, r3
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004896:	b2da      	uxtb	r2, r3
 8004898:	8979      	ldrh	r1, [r7, #10]
 800489a:	2300      	movs	r3, #0
 800489c:	9300      	str	r3, [sp, #0]
 800489e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80048a2:	68f8      	ldr	r0, [r7, #12]
 80048a4:	f000 fc36 	bl	8005114 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048a8:	697a      	ldr	r2, [r7, #20]
 80048aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f000 fac6 	bl	8004e3e <I2C_WaitOnTXISFlagUntilTimeout>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d001      	beq.n	80048bc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e07b      	b.n	80049b4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c0:	781a      	ldrb	r2, [r3, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048cc:	1c5a      	adds	r2, r3, #1
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	3b01      	subs	r3, #1
 80048da:	b29a      	uxth	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048e4:	3b01      	subs	r3, #1
 80048e6:	b29a      	uxth	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d034      	beq.n	8004960 <HAL_I2C_Mem_Write+0x1c8>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d130      	bne.n	8004960 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	9300      	str	r3, [sp, #0]
 8004902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004904:	2200      	movs	r2, #0
 8004906:	2180      	movs	r1, #128	@ 0x80
 8004908:	68f8      	ldr	r0, [r7, #12]
 800490a:	f000 fa3f 	bl	8004d8c <I2C_WaitOnFlagUntilTimeout>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d001      	beq.n	8004918 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e04d      	b.n	80049b4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800491c:	b29b      	uxth	r3, r3
 800491e:	2bff      	cmp	r3, #255	@ 0xff
 8004920:	d90e      	bls.n	8004940 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	22ff      	movs	r2, #255	@ 0xff
 8004926:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800492c:	b2da      	uxtb	r2, r3
 800492e:	8979      	ldrh	r1, [r7, #10]
 8004930:	2300      	movs	r3, #0
 8004932:	9300      	str	r3, [sp, #0]
 8004934:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004938:	68f8      	ldr	r0, [r7, #12]
 800493a:	f000 fbeb 	bl	8005114 <I2C_TransferConfig>
 800493e:	e00f      	b.n	8004960 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004944:	b29a      	uxth	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800494e:	b2da      	uxtb	r2, r3
 8004950:	8979      	ldrh	r1, [r7, #10]
 8004952:	2300      	movs	r3, #0
 8004954:	9300      	str	r3, [sp, #0]
 8004956:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f000 fbda 	bl	8005114 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004964:	b29b      	uxth	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d19e      	bne.n	80048a8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800496a:	697a      	ldr	r2, [r7, #20]
 800496c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f000 faac 	bl	8004ecc <I2C_WaitOnSTOPFlagUntilTimeout>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e01a      	b.n	80049b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2220      	movs	r2, #32
 8004984:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	6859      	ldr	r1, [r3, #4]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	4b0a      	ldr	r3, [pc, #40]	@ (80049bc <HAL_I2C_Mem_Write+0x224>)
 8004992:	400b      	ands	r3, r1
 8004994:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2220      	movs	r2, #32
 800499a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80049ae:	2300      	movs	r3, #0
 80049b0:	e000      	b.n	80049b4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80049b2:	2302      	movs	r3, #2
  }
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3718      	adds	r7, #24
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	fe00e800 	.word	0xfe00e800

080049c0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b088      	sub	sp, #32
 80049c4:	af02      	add	r7, sp, #8
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	4608      	mov	r0, r1
 80049ca:	4611      	mov	r1, r2
 80049cc:	461a      	mov	r2, r3
 80049ce:	4603      	mov	r3, r0
 80049d0:	817b      	strh	r3, [r7, #10]
 80049d2:	460b      	mov	r3, r1
 80049d4:	813b      	strh	r3, [r7, #8]
 80049d6:	4613      	mov	r3, r2
 80049d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	2b20      	cmp	r3, #32
 80049e4:	f040 80fd 	bne.w	8004be2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80049e8:	6a3b      	ldr	r3, [r7, #32]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d002      	beq.n	80049f4 <HAL_I2C_Mem_Read+0x34>
 80049ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d105      	bne.n	8004a00 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049fa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e0f1      	b.n	8004be4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d101      	bne.n	8004a0e <HAL_I2C_Mem_Read+0x4e>
 8004a0a:	2302      	movs	r3, #2
 8004a0c:	e0ea      	b.n	8004be4 <HAL_I2C_Mem_Read+0x224>
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2201      	movs	r2, #1
 8004a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004a16:	f7ff f969 	bl	8003cec <HAL_GetTick>
 8004a1a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	9300      	str	r3, [sp, #0]
 8004a20:	2319      	movs	r3, #25
 8004a22:	2201      	movs	r2, #1
 8004a24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004a28:	68f8      	ldr	r0, [r7, #12]
 8004a2a:	f000 f9af 	bl	8004d8c <I2C_WaitOnFlagUntilTimeout>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d001      	beq.n	8004a38 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e0d5      	b.n	8004be4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2222      	movs	r2, #34	@ 0x22
 8004a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2240      	movs	r2, #64	@ 0x40
 8004a44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6a3a      	ldr	r2, [r7, #32]
 8004a52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004a58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a60:	88f8      	ldrh	r0, [r7, #6]
 8004a62:	893a      	ldrh	r2, [r7, #8]
 8004a64:	8979      	ldrh	r1, [r7, #10]
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	9301      	str	r3, [sp, #4]
 8004a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a6c:	9300      	str	r3, [sp, #0]
 8004a6e:	4603      	mov	r3, r0
 8004a70:	68f8      	ldr	r0, [r7, #12]
 8004a72:	f000 f913 	bl	8004c9c <I2C_RequestMemoryRead>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d005      	beq.n	8004a88 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e0ad      	b.n	8004be4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	2bff      	cmp	r3, #255	@ 0xff
 8004a90:	d90e      	bls.n	8004ab0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	22ff      	movs	r2, #255	@ 0xff
 8004a96:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a9c:	b2da      	uxtb	r2, r3
 8004a9e:	8979      	ldrh	r1, [r7, #10]
 8004aa0:	4b52      	ldr	r3, [pc, #328]	@ (8004bec <HAL_I2C_Mem_Read+0x22c>)
 8004aa2:	9300      	str	r3, [sp, #0]
 8004aa4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004aa8:	68f8      	ldr	r0, [r7, #12]
 8004aaa:	f000 fb33 	bl	8005114 <I2C_TransferConfig>
 8004aae:	e00f      	b.n	8004ad0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004abe:	b2da      	uxtb	r2, r3
 8004ac0:	8979      	ldrh	r1, [r7, #10]
 8004ac2:	4b4a      	ldr	r3, [pc, #296]	@ (8004bec <HAL_I2C_Mem_Read+0x22c>)
 8004ac4:	9300      	str	r3, [sp, #0]
 8004ac6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004aca:	68f8      	ldr	r0, [r7, #12]
 8004acc:	f000 fb22 	bl	8005114 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	9300      	str	r3, [sp, #0]
 8004ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	2104      	movs	r1, #4
 8004ada:	68f8      	ldr	r0, [r7, #12]
 8004adc:	f000 f956 	bl	8004d8c <I2C_WaitOnFlagUntilTimeout>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d001      	beq.n	8004aea <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e07c      	b.n	8004be4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af4:	b2d2      	uxtb	r2, r2
 8004af6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afc:	1c5a      	adds	r2, r3, #1
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b06:	3b01      	subs	r3, #1
 8004b08:	b29a      	uxth	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	3b01      	subs	r3, #1
 8004b16:	b29a      	uxth	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d034      	beq.n	8004b90 <HAL_I2C_Mem_Read+0x1d0>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d130      	bne.n	8004b90 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	9300      	str	r3, [sp, #0]
 8004b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b34:	2200      	movs	r2, #0
 8004b36:	2180      	movs	r1, #128	@ 0x80
 8004b38:	68f8      	ldr	r0, [r7, #12]
 8004b3a:	f000 f927 	bl	8004d8c <I2C_WaitOnFlagUntilTimeout>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d001      	beq.n	8004b48 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e04d      	b.n	8004be4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	2bff      	cmp	r3, #255	@ 0xff
 8004b50:	d90e      	bls.n	8004b70 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	22ff      	movs	r2, #255	@ 0xff
 8004b56:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b5c:	b2da      	uxtb	r2, r3
 8004b5e:	8979      	ldrh	r1, [r7, #10]
 8004b60:	2300      	movs	r3, #0
 8004b62:	9300      	str	r3, [sp, #0]
 8004b64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004b68:	68f8      	ldr	r0, [r7, #12]
 8004b6a:	f000 fad3 	bl	8005114 <I2C_TransferConfig>
 8004b6e:	e00f      	b.n	8004b90 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b74:	b29a      	uxth	r2, r3
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b7e:	b2da      	uxtb	r2, r3
 8004b80:	8979      	ldrh	r1, [r7, #10]
 8004b82:	2300      	movs	r3, #0
 8004b84:	9300      	str	r3, [sp, #0]
 8004b86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004b8a:	68f8      	ldr	r0, [r7, #12]
 8004b8c:	f000 fac2 	bl	8005114 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d19a      	bne.n	8004ad0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 f994 	bl	8004ecc <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d001      	beq.n	8004bae <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e01a      	b.n	8004be4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	6859      	ldr	r1, [r3, #4]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8004bf0 <HAL_I2C_Mem_Read+0x230>)
 8004bc2:	400b      	ands	r3, r1
 8004bc4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2220      	movs	r2, #32
 8004bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004bde:	2300      	movs	r3, #0
 8004be0:	e000      	b.n	8004be4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004be2:	2302      	movs	r3, #2
  }
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3718      	adds	r7, #24
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	80002400 	.word	0x80002400
 8004bf0:	fe00e800 	.word	0xfe00e800

08004bf4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b086      	sub	sp, #24
 8004bf8:	af02      	add	r7, sp, #8
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	4608      	mov	r0, r1
 8004bfe:	4611      	mov	r1, r2
 8004c00:	461a      	mov	r2, r3
 8004c02:	4603      	mov	r3, r0
 8004c04:	817b      	strh	r3, [r7, #10]
 8004c06:	460b      	mov	r3, r1
 8004c08:	813b      	strh	r3, [r7, #8]
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004c0e:	88fb      	ldrh	r3, [r7, #6]
 8004c10:	b2da      	uxtb	r2, r3
 8004c12:	8979      	ldrh	r1, [r7, #10]
 8004c14:	4b20      	ldr	r3, [pc, #128]	@ (8004c98 <I2C_RequestMemoryWrite+0xa4>)
 8004c16:	9300      	str	r3, [sp, #0]
 8004c18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004c1c:	68f8      	ldr	r0, [r7, #12]
 8004c1e:	f000 fa79 	bl	8005114 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c22:	69fa      	ldr	r2, [r7, #28]
 8004c24:	69b9      	ldr	r1, [r7, #24]
 8004c26:	68f8      	ldr	r0, [r7, #12]
 8004c28:	f000 f909 	bl	8004e3e <I2C_WaitOnTXISFlagUntilTimeout>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e02c      	b.n	8004c90 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c36:	88fb      	ldrh	r3, [r7, #6]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d105      	bne.n	8004c48 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004c3c:	893b      	ldrh	r3, [r7, #8]
 8004c3e:	b2da      	uxtb	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c46:	e015      	b.n	8004c74 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004c48:	893b      	ldrh	r3, [r7, #8]
 8004c4a:	0a1b      	lsrs	r3, r3, #8
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	b2da      	uxtb	r2, r3
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c56:	69fa      	ldr	r2, [r7, #28]
 8004c58:	69b9      	ldr	r1, [r7, #24]
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f000 f8ef 	bl	8004e3e <I2C_WaitOnTXISFlagUntilTimeout>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e012      	b.n	8004c90 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004c6a:	893b      	ldrh	r3, [r7, #8]
 8004c6c:	b2da      	uxtb	r2, r3
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	9300      	str	r3, [sp, #0]
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	2180      	movs	r1, #128	@ 0x80
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f000 f884 	bl	8004d8c <I2C_WaitOnFlagUntilTimeout>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e000      	b.n	8004c90 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004c8e:	2300      	movs	r3, #0
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3710      	adds	r7, #16
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	80002000 	.word	0x80002000

08004c9c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af02      	add	r7, sp, #8
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	4608      	mov	r0, r1
 8004ca6:	4611      	mov	r1, r2
 8004ca8:	461a      	mov	r2, r3
 8004caa:	4603      	mov	r3, r0
 8004cac:	817b      	strh	r3, [r7, #10]
 8004cae:	460b      	mov	r3, r1
 8004cb0:	813b      	strh	r3, [r7, #8]
 8004cb2:	4613      	mov	r3, r2
 8004cb4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004cb6:	88fb      	ldrh	r3, [r7, #6]
 8004cb8:	b2da      	uxtb	r2, r3
 8004cba:	8979      	ldrh	r1, [r7, #10]
 8004cbc:	4b20      	ldr	r3, [pc, #128]	@ (8004d40 <I2C_RequestMemoryRead+0xa4>)
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	68f8      	ldr	r0, [r7, #12]
 8004cc4:	f000 fa26 	bl	8005114 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cc8:	69fa      	ldr	r2, [r7, #28]
 8004cca:	69b9      	ldr	r1, [r7, #24]
 8004ccc:	68f8      	ldr	r0, [r7, #12]
 8004cce:	f000 f8b6 	bl	8004e3e <I2C_WaitOnTXISFlagUntilTimeout>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d001      	beq.n	8004cdc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e02c      	b.n	8004d36 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004cdc:	88fb      	ldrh	r3, [r7, #6]
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d105      	bne.n	8004cee <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ce2:	893b      	ldrh	r3, [r7, #8]
 8004ce4:	b2da      	uxtb	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	629a      	str	r2, [r3, #40]	@ 0x28
 8004cec:	e015      	b.n	8004d1a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004cee:	893b      	ldrh	r3, [r7, #8]
 8004cf0:	0a1b      	lsrs	r3, r3, #8
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	b2da      	uxtb	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cfc:	69fa      	ldr	r2, [r7, #28]
 8004cfe:	69b9      	ldr	r1, [r7, #24]
 8004d00:	68f8      	ldr	r0, [r7, #12]
 8004d02:	f000 f89c 	bl	8004e3e <I2C_WaitOnTXISFlagUntilTimeout>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d001      	beq.n	8004d10 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e012      	b.n	8004d36 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004d10:	893b      	ldrh	r3, [r7, #8]
 8004d12:	b2da      	uxtb	r2, r3
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	9300      	str	r3, [sp, #0]
 8004d1e:	69bb      	ldr	r3, [r7, #24]
 8004d20:	2200      	movs	r2, #0
 8004d22:	2140      	movs	r1, #64	@ 0x40
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f000 f831 	bl	8004d8c <I2C_WaitOnFlagUntilTimeout>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d001      	beq.n	8004d34 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e000      	b.n	8004d36 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3710      	adds	r7, #16
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	80002000 	.word	0x80002000

08004d44 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	f003 0302 	and.w	r3, r3, #2
 8004d56:	2b02      	cmp	r3, #2
 8004d58:	d103      	bne.n	8004d62 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	699b      	ldr	r3, [r3, #24]
 8004d68:	f003 0301 	and.w	r3, r3, #1
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d007      	beq.n	8004d80 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	699a      	ldr	r2, [r3, #24]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0201 	orr.w	r2, r2, #1
 8004d7e:	619a      	str	r2, [r3, #24]
  }
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	603b      	str	r3, [r7, #0]
 8004d98:	4613      	mov	r3, r2
 8004d9a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d9c:	e03b      	b.n	8004e16 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d9e:	69ba      	ldr	r2, [r7, #24]
 8004da0:	6839      	ldr	r1, [r7, #0]
 8004da2:	68f8      	ldr	r0, [r7, #12]
 8004da4:	f000 f8d6 	bl	8004f54 <I2C_IsErrorOccurred>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d001      	beq.n	8004db2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e041      	b.n	8004e36 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db8:	d02d      	beq.n	8004e16 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dba:	f7fe ff97 	bl	8003cec <HAL_GetTick>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	683a      	ldr	r2, [r7, #0]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d302      	bcc.n	8004dd0 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d122      	bne.n	8004e16 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	699a      	ldr	r2, [r3, #24]
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	4013      	ands	r3, r2
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	bf0c      	ite	eq
 8004de0:	2301      	moveq	r3, #1
 8004de2:	2300      	movne	r3, #0
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	461a      	mov	r2, r3
 8004de8:	79fb      	ldrb	r3, [r7, #7]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d113      	bne.n	8004e16 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004df2:	f043 0220 	orr.w	r2, r3, #32
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2220      	movs	r2, #32
 8004dfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e00f      	b.n	8004e36 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	699a      	ldr	r2, [r3, #24]
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	4013      	ands	r3, r2
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	bf0c      	ite	eq
 8004e26:	2301      	moveq	r3, #1
 8004e28:	2300      	movne	r3, #0
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	79fb      	ldrb	r3, [r7, #7]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d0b4      	beq.n	8004d9e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}

08004e3e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e3e:	b580      	push	{r7, lr}
 8004e40:	b084      	sub	sp, #16
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	60f8      	str	r0, [r7, #12]
 8004e46:	60b9      	str	r1, [r7, #8]
 8004e48:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e4a:	e033      	b.n	8004eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	68b9      	ldr	r1, [r7, #8]
 8004e50:	68f8      	ldr	r0, [r7, #12]
 8004e52:	f000 f87f 	bl	8004f54 <I2C_IsErrorOccurred>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d001      	beq.n	8004e60 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e031      	b.n	8004ec4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e66:	d025      	beq.n	8004eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e68:	f7fe ff40 	bl	8003cec <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	68ba      	ldr	r2, [r7, #8]
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d302      	bcc.n	8004e7e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d11a      	bne.n	8004eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	699b      	ldr	r3, [r3, #24]
 8004e84:	f003 0302 	and.w	r3, r3, #2
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d013      	beq.n	8004eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e90:	f043 0220 	orr.w	r2, r3, #32
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e007      	b.n	8004ec4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	699b      	ldr	r3, [r3, #24]
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d1c4      	bne.n	8004e4c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3710      	adds	r7, #16
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ed8:	e02f      	b.n	8004f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	68b9      	ldr	r1, [r7, #8]
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f000 f838 	bl	8004f54 <I2C_IsErrorOccurred>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d001      	beq.n	8004eee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e02d      	b.n	8004f4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eee:	f7fe fefd 	bl	8003cec <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	68ba      	ldr	r2, [r7, #8]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d302      	bcc.n	8004f04 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d11a      	bne.n	8004f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	699b      	ldr	r3, [r3, #24]
 8004f0a:	f003 0320 	and.w	r3, r3, #32
 8004f0e:	2b20      	cmp	r3, #32
 8004f10:	d013      	beq.n	8004f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f16:	f043 0220 	orr.w	r2, r3, #32
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2220      	movs	r2, #32
 8004f22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e007      	b.n	8004f4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	699b      	ldr	r3, [r3, #24]
 8004f40:	f003 0320 	and.w	r3, r3, #32
 8004f44:	2b20      	cmp	r3, #32
 8004f46:	d1c8      	bne.n	8004eda <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3710      	adds	r7, #16
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
	...

08004f54 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b08a      	sub	sp, #40	@ 0x28
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f60:	2300      	movs	r3, #0
 8004f62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	699b      	ldr	r3, [r3, #24]
 8004f6c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	f003 0310 	and.w	r3, r3, #16
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d068      	beq.n	8005052 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2210      	movs	r2, #16
 8004f86:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f88:	e049      	b.n	800501e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f90:	d045      	beq.n	800501e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004f92:	f7fe feab 	bl	8003cec <HAL_GetTick>
 8004f96:	4602      	mov	r2, r0
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	68ba      	ldr	r2, [r7, #8]
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d302      	bcc.n	8004fa8 <I2C_IsErrorOccurred+0x54>
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d13a      	bne.n	800501e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fb2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fca:	d121      	bne.n	8005010 <I2C_IsErrorOccurred+0xbc>
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fd2:	d01d      	beq.n	8005010 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004fd4:	7cfb      	ldrb	r3, [r7, #19]
 8004fd6:	2b20      	cmp	r3, #32
 8004fd8:	d01a      	beq.n	8005010 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004fe8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004fea:	f7fe fe7f 	bl	8003cec <HAL_GetTick>
 8004fee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ff0:	e00e      	b.n	8005010 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004ff2:	f7fe fe7b 	bl	8003cec <HAL_GetTick>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	1ad3      	subs	r3, r2, r3
 8004ffc:	2b19      	cmp	r3, #25
 8004ffe:	d907      	bls.n	8005010 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005000:	6a3b      	ldr	r3, [r7, #32]
 8005002:	f043 0320 	orr.w	r3, r3, #32
 8005006:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800500e:	e006      	b.n	800501e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	f003 0320 	and.w	r3, r3, #32
 800501a:	2b20      	cmp	r3, #32
 800501c:	d1e9      	bne.n	8004ff2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	f003 0320 	and.w	r3, r3, #32
 8005028:	2b20      	cmp	r3, #32
 800502a:	d003      	beq.n	8005034 <I2C_IsErrorOccurred+0xe0>
 800502c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005030:	2b00      	cmp	r3, #0
 8005032:	d0aa      	beq.n	8004f8a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005034:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005038:	2b00      	cmp	r3, #0
 800503a:	d103      	bne.n	8005044 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2220      	movs	r2, #32
 8005042:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005044:	6a3b      	ldr	r3, [r7, #32]
 8005046:	f043 0304 	orr.w	r3, r3, #4
 800504a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	699b      	ldr	r3, [r3, #24]
 8005058:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005060:	2b00      	cmp	r3, #0
 8005062:	d00b      	beq.n	800507c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005064:	6a3b      	ldr	r3, [r7, #32]
 8005066:	f043 0301 	orr.w	r3, r3, #1
 800506a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005074:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005082:	2b00      	cmp	r3, #0
 8005084:	d00b      	beq.n	800509e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005086:	6a3b      	ldr	r3, [r7, #32]
 8005088:	f043 0308 	orr.w	r3, r3, #8
 800508c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005096:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d00b      	beq.n	80050c0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80050a8:	6a3b      	ldr	r3, [r7, #32]
 80050aa:	f043 0302 	orr.w	r3, r3, #2
 80050ae:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80050c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d01c      	beq.n	8005102 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	f7ff fe3b 	bl	8004d44 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	6859      	ldr	r1, [r3, #4]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	4b0d      	ldr	r3, [pc, #52]	@ (8005110 <I2C_IsErrorOccurred+0x1bc>)
 80050da:	400b      	ands	r3, r1
 80050dc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050e2:	6a3b      	ldr	r3, [r7, #32]
 80050e4:	431a      	orrs	r2, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2220      	movs	r2, #32
 80050ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005102:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005106:	4618      	mov	r0, r3
 8005108:	3728      	adds	r7, #40	@ 0x28
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	fe00e800 	.word	0xfe00e800

08005114 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005114:	b480      	push	{r7}
 8005116:	b087      	sub	sp, #28
 8005118:	af00      	add	r7, sp, #0
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	607b      	str	r3, [r7, #4]
 800511e:	460b      	mov	r3, r1
 8005120:	817b      	strh	r3, [r7, #10]
 8005122:	4613      	mov	r3, r2
 8005124:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005126:	897b      	ldrh	r3, [r7, #10]
 8005128:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800512c:	7a7b      	ldrb	r3, [r7, #9]
 800512e:	041b      	lsls	r3, r3, #16
 8005130:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005134:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800513a:	6a3b      	ldr	r3, [r7, #32]
 800513c:	4313      	orrs	r3, r2
 800513e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005142:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	685a      	ldr	r2, [r3, #4]
 800514a:	6a3b      	ldr	r3, [r7, #32]
 800514c:	0d5b      	lsrs	r3, r3, #21
 800514e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005152:	4b08      	ldr	r3, [pc, #32]	@ (8005174 <I2C_TransferConfig+0x60>)
 8005154:	430b      	orrs	r3, r1
 8005156:	43db      	mvns	r3, r3
 8005158:	ea02 0103 	and.w	r1, r2, r3
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	430a      	orrs	r2, r1
 8005164:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005166:	bf00      	nop
 8005168:	371c      	adds	r7, #28
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
 8005172:	bf00      	nop
 8005174:	03ff63ff 	.word	0x03ff63ff

08005178 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b20      	cmp	r3, #32
 800518c:	d138      	bne.n	8005200 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005194:	2b01      	cmp	r3, #1
 8005196:	d101      	bne.n	800519c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005198:	2302      	movs	r3, #2
 800519a:	e032      	b.n	8005202 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2224      	movs	r2, #36	@ 0x24
 80051a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f022 0201 	bic.w	r2, r2, #1
 80051ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80051ca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	6819      	ldr	r1, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	683a      	ldr	r2, [r7, #0]
 80051d8:	430a      	orrs	r2, r1
 80051da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f042 0201 	orr.w	r2, r2, #1
 80051ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2220      	movs	r2, #32
 80051f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80051fc:	2300      	movs	r3, #0
 80051fe:	e000      	b.n	8005202 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005200:	2302      	movs	r3, #2
  }
}
 8005202:	4618      	mov	r0, r3
 8005204:	370c      	adds	r7, #12
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr

0800520e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800520e:	b480      	push	{r7}
 8005210:	b085      	sub	sp, #20
 8005212:	af00      	add	r7, sp, #0
 8005214:	6078      	str	r0, [r7, #4]
 8005216:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800521e:	b2db      	uxtb	r3, r3
 8005220:	2b20      	cmp	r3, #32
 8005222:	d139      	bne.n	8005298 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800522a:	2b01      	cmp	r3, #1
 800522c:	d101      	bne.n	8005232 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800522e:	2302      	movs	r3, #2
 8005230:	e033      	b.n	800529a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2224      	movs	r2, #36	@ 0x24
 800523e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f022 0201 	bic.w	r2, r2, #1
 8005250:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005260:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	021b      	lsls	r3, r3, #8
 8005266:	68fa      	ldr	r2, [r7, #12]
 8005268:	4313      	orrs	r3, r2
 800526a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68fa      	ldr	r2, [r7, #12]
 8005272:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f042 0201 	orr.w	r2, r2, #1
 8005282:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2220      	movs	r2, #32
 8005288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005294:	2300      	movs	r3, #0
 8005296:	e000      	b.n	800529a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005298:	2302      	movs	r3, #2
  }
}
 800529a:	4618      	mov	r0, r3
 800529c:	3714      	adds	r7, #20
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
	...

080052a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b088      	sub	sp, #32
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d102      	bne.n	80052bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	f000 bc28 	b.w	8005b0c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052bc:	4b94      	ldr	r3, [pc, #592]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 80052be:	69db      	ldr	r3, [r3, #28]
 80052c0:	f003 0318 	and.w	r3, r3, #24
 80052c4:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80052c6:	4b92      	ldr	r3, [pc, #584]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 80052c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ca:	f003 0303 	and.w	r3, r3, #3
 80052ce:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 0310 	and.w	r3, r3, #16
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d05b      	beq.n	8005394 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	2b08      	cmp	r3, #8
 80052e0:	d005      	beq.n	80052ee <HAL_RCC_OscConfig+0x46>
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	2b18      	cmp	r3, #24
 80052e6:	d114      	bne.n	8005312 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d111      	bne.n	8005312 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	69db      	ldr	r3, [r3, #28]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d102      	bne.n	80052fc <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	f000 bc08 	b.w	8005b0c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80052fc:	4b84      	ldr	r3, [pc, #528]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 80052fe:	699b      	ldr	r3, [r3, #24]
 8005300:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6a1b      	ldr	r3, [r3, #32]
 8005308:	041b      	lsls	r3, r3, #16
 800530a:	4981      	ldr	r1, [pc, #516]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 800530c:	4313      	orrs	r3, r2
 800530e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8005310:	e040      	b.n	8005394 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	69db      	ldr	r3, [r3, #28]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d023      	beq.n	8005362 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800531a:	4b7d      	ldr	r3, [pc, #500]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a7c      	ldr	r2, [pc, #496]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005320:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005324:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005326:	f7fe fce1 	bl	8003cec <HAL_GetTick>
 800532a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800532c:	e008      	b.n	8005340 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800532e:	f7fe fcdd 	bl	8003cec <HAL_GetTick>
 8005332:	4602      	mov	r2, r0
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	2b02      	cmp	r3, #2
 800533a:	d901      	bls.n	8005340 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e3e5      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8005340:	4b73      	ldr	r3, [pc, #460]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005348:	2b00      	cmp	r3, #0
 800534a:	d0f0      	beq.n	800532e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800534c:	4b70      	ldr	r3, [pc, #448]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a1b      	ldr	r3, [r3, #32]
 8005358:	041b      	lsls	r3, r3, #16
 800535a:	496d      	ldr	r1, [pc, #436]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 800535c:	4313      	orrs	r3, r2
 800535e:	618b      	str	r3, [r1, #24]
 8005360:	e018      	b.n	8005394 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005362:	4b6b      	ldr	r3, [pc, #428]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a6a      	ldr	r2, [pc, #424]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005368:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800536c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800536e:	f7fe fcbd 	bl	8003cec <HAL_GetTick>
 8005372:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005374:	e008      	b.n	8005388 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8005376:	f7fe fcb9 	bl	8003cec <HAL_GetTick>
 800537a:	4602      	mov	r2, r0
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	1ad3      	subs	r3, r2, r3
 8005380:	2b02      	cmp	r3, #2
 8005382:	d901      	bls.n	8005388 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8005384:	2303      	movs	r3, #3
 8005386:	e3c1      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005388:	4b61      	ldr	r3, [pc, #388]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005390:	2b00      	cmp	r3, #0
 8005392:	d1f0      	bne.n	8005376 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0301 	and.w	r3, r3, #1
 800539c:	2b00      	cmp	r3, #0
 800539e:	f000 80a0 	beq.w	80054e2 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	2b10      	cmp	r3, #16
 80053a6:	d005      	beq.n	80053b4 <HAL_RCC_OscConfig+0x10c>
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	2b18      	cmp	r3, #24
 80053ac:	d109      	bne.n	80053c2 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80053ae:	69bb      	ldr	r3, [r7, #24]
 80053b0:	2b03      	cmp	r3, #3
 80053b2:	d106      	bne.n	80053c2 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	f040 8092 	bne.w	80054e2 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e3a4      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053ca:	d106      	bne.n	80053da <HAL_RCC_OscConfig+0x132>
 80053cc:	4b50      	ldr	r3, [pc, #320]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a4f      	ldr	r2, [pc, #316]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 80053d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053d6:	6013      	str	r3, [r2, #0]
 80053d8:	e058      	b.n	800548c <HAL_RCC_OscConfig+0x1e4>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d112      	bne.n	8005408 <HAL_RCC_OscConfig+0x160>
 80053e2:	4b4b      	ldr	r3, [pc, #300]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a4a      	ldr	r2, [pc, #296]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 80053e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053ec:	6013      	str	r3, [r2, #0]
 80053ee:	4b48      	ldr	r3, [pc, #288]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a47      	ldr	r2, [pc, #284]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 80053f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80053f8:	6013      	str	r3, [r2, #0]
 80053fa:	4b45      	ldr	r3, [pc, #276]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a44      	ldr	r2, [pc, #272]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005400:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005404:	6013      	str	r3, [r2, #0]
 8005406:	e041      	b.n	800548c <HAL_RCC_OscConfig+0x1e4>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005410:	d112      	bne.n	8005438 <HAL_RCC_OscConfig+0x190>
 8005412:	4b3f      	ldr	r3, [pc, #252]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a3e      	ldr	r2, [pc, #248]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005418:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800541c:	6013      	str	r3, [r2, #0]
 800541e:	4b3c      	ldr	r3, [pc, #240]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a3b      	ldr	r2, [pc, #236]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005424:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005428:	6013      	str	r3, [r2, #0]
 800542a:	4b39      	ldr	r3, [pc, #228]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a38      	ldr	r2, [pc, #224]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005430:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005434:	6013      	str	r3, [r2, #0]
 8005436:	e029      	b.n	800548c <HAL_RCC_OscConfig+0x1e4>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8005440:	d112      	bne.n	8005468 <HAL_RCC_OscConfig+0x1c0>
 8005442:	4b33      	ldr	r3, [pc, #204]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a32      	ldr	r2, [pc, #200]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005448:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800544c:	6013      	str	r3, [r2, #0]
 800544e:	4b30      	ldr	r3, [pc, #192]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a2f      	ldr	r2, [pc, #188]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005454:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005458:	6013      	str	r3, [r2, #0]
 800545a:	4b2d      	ldr	r3, [pc, #180]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a2c      	ldr	r2, [pc, #176]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005464:	6013      	str	r3, [r2, #0]
 8005466:	e011      	b.n	800548c <HAL_RCC_OscConfig+0x1e4>
 8005468:	4b29      	ldr	r3, [pc, #164]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a28      	ldr	r2, [pc, #160]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 800546e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005472:	6013      	str	r3, [r2, #0]
 8005474:	4b26      	ldr	r3, [pc, #152]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a25      	ldr	r2, [pc, #148]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 800547a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800547e:	6013      	str	r3, [r2, #0]
 8005480:	4b23      	ldr	r3, [pc, #140]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a22      	ldr	r2, [pc, #136]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 8005486:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800548a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d013      	beq.n	80054bc <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005494:	f7fe fc2a 	bl	8003cec <HAL_GetTick>
 8005498:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800549a:	e008      	b.n	80054ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800549c:	f7fe fc26 	bl	8003cec <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	2b64      	cmp	r3, #100	@ 0x64
 80054a8:	d901      	bls.n	80054ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e32e      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054ae:	4b18      	ldr	r3, [pc, #96]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d0f0      	beq.n	800549c <HAL_RCC_OscConfig+0x1f4>
 80054ba:	e012      	b.n	80054e2 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054bc:	f7fe fc16 	bl	8003cec <HAL_GetTick>
 80054c0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054c2:	e008      	b.n	80054d6 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80054c4:	f7fe fc12 	bl	8003cec <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	2b64      	cmp	r3, #100	@ 0x64
 80054d0:	d901      	bls.n	80054d6 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e31a      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054d6:	4b0e      	ldr	r3, [pc, #56]	@ (8005510 <HAL_RCC_OscConfig+0x268>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1f0      	bne.n	80054c4 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0302 	and.w	r3, r3, #2
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	f000 809a 	beq.w	8005624 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d005      	beq.n	8005502 <HAL_RCC_OscConfig+0x25a>
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	2b18      	cmp	r3, #24
 80054fa:	d149      	bne.n	8005590 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80054fc:	69bb      	ldr	r3, [r7, #24]
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d146      	bne.n	8005590 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d104      	bne.n	8005514 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e2fe      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
 800550e:	bf00      	nop
 8005510:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d11c      	bne.n	8005554 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800551a:	4b9a      	ldr	r3, [pc, #616]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0218 	and.w	r2, r3, #24
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	691b      	ldr	r3, [r3, #16]
 8005526:	429a      	cmp	r2, r3
 8005528:	d014      	beq.n	8005554 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800552a:	4b96      	ldr	r3, [pc, #600]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f023 0218 	bic.w	r2, r3, #24
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	4993      	ldr	r1, [pc, #588]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 8005538:	4313      	orrs	r3, r2
 800553a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 800553c:	f000 fdd0 	bl	80060e0 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005540:	4b91      	ldr	r3, [pc, #580]	@ (8005788 <HAL_RCC_OscConfig+0x4e0>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4618      	mov	r0, r3
 8005546:	f7fe fb47 	bl	8003bd8 <HAL_InitTick>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d001      	beq.n	8005554 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e2db      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005554:	f7fe fbca 	bl	8003cec <HAL_GetTick>
 8005558:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800555a:	e008      	b.n	800556e <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800555c:	f7fe fbc6 	bl	8003cec <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b02      	cmp	r3, #2
 8005568:	d901      	bls.n	800556e <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e2ce      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800556e:	4b85      	ldr	r3, [pc, #532]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 0302 	and.w	r3, r3, #2
 8005576:	2b00      	cmp	r3, #0
 8005578:	d0f0      	beq.n	800555c <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800557a:	4b82      	ldr	r3, [pc, #520]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800557c:	691b      	ldr	r3, [r3, #16]
 800557e:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	041b      	lsls	r3, r3, #16
 8005588:	497e      	ldr	r1, [pc, #504]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800558a:	4313      	orrs	r3, r2
 800558c:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800558e:	e049      	b.n	8005624 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d02c      	beq.n	80055f2 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8005598:	4b7a      	ldr	r3, [pc, #488]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f023 0218 	bic.w	r2, r3, #24
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	691b      	ldr	r3, [r3, #16]
 80055a4:	4977      	ldr	r1, [pc, #476]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80055aa:	4b76      	ldr	r3, [pc, #472]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a75      	ldr	r2, [pc, #468]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 80055b0:	f043 0301 	orr.w	r3, r3, #1
 80055b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055b6:	f7fe fb99 	bl	8003cec <HAL_GetTick>
 80055ba:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055bc:	e008      	b.n	80055d0 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80055be:	f7fe fb95 	bl	8003cec <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	1ad3      	subs	r3, r2, r3
 80055c8:	2b02      	cmp	r3, #2
 80055ca:	d901      	bls.n	80055d0 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80055cc:	2303      	movs	r3, #3
 80055ce:	e29d      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055d0:	4b6c      	ldr	r3, [pc, #432]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0302 	and.w	r3, r3, #2
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d0f0      	beq.n	80055be <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80055dc:	4b69      	ldr	r3, [pc, #420]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	695b      	ldr	r3, [r3, #20]
 80055e8:	041b      	lsls	r3, r3, #16
 80055ea:	4966      	ldr	r1, [pc, #408]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 80055ec:	4313      	orrs	r3, r2
 80055ee:	610b      	str	r3, [r1, #16]
 80055f0:	e018      	b.n	8005624 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055f2:	4b64      	ldr	r3, [pc, #400]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a63      	ldr	r2, [pc, #396]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 80055f8:	f023 0301 	bic.w	r3, r3, #1
 80055fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055fe:	f7fe fb75 	bl	8003cec <HAL_GetTick>
 8005602:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005604:	e008      	b.n	8005618 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005606:	f7fe fb71 	bl	8003cec <HAL_GetTick>
 800560a:	4602      	mov	r2, r0
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	2b02      	cmp	r3, #2
 8005612:	d901      	bls.n	8005618 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	e279      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005618:	4b5a      	ldr	r3, [pc, #360]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0302 	and.w	r3, r3, #2
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1f0      	bne.n	8005606 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0308 	and.w	r3, r3, #8
 800562c:	2b00      	cmp	r3, #0
 800562e:	d03c      	beq.n	80056aa <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	699b      	ldr	r3, [r3, #24]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d01c      	beq.n	8005672 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005638:	4b52      	ldr	r3, [pc, #328]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800563a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800563e:	4a51      	ldr	r2, [pc, #324]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 8005640:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005644:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005648:	f7fe fb50 	bl	8003cec <HAL_GetTick>
 800564c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800564e:	e008      	b.n	8005662 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8005650:	f7fe fb4c 	bl	8003cec <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	2b02      	cmp	r3, #2
 800565c:	d901      	bls.n	8005662 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e254      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005662:	4b48      	ldr	r3, [pc, #288]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 8005664:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005668:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800566c:	2b00      	cmp	r3, #0
 800566e:	d0ef      	beq.n	8005650 <HAL_RCC_OscConfig+0x3a8>
 8005670:	e01b      	b.n	80056aa <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005672:	4b44      	ldr	r3, [pc, #272]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 8005674:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005678:	4a42      	ldr	r2, [pc, #264]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800567a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800567e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005682:	f7fe fb33 	bl	8003cec <HAL_GetTick>
 8005686:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005688:	e008      	b.n	800569c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800568a:	f7fe fb2f 	bl	8003cec <HAL_GetTick>
 800568e:	4602      	mov	r2, r0
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	2b02      	cmp	r3, #2
 8005696:	d901      	bls.n	800569c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8005698:	2303      	movs	r3, #3
 800569a:	e237      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800569c:	4b39      	ldr	r3, [pc, #228]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800569e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1ef      	bne.n	800568a <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0304 	and.w	r3, r3, #4
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f000 80d2 	beq.w	800585c <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80056b8:	4b34      	ldr	r3, [pc, #208]	@ (800578c <HAL_RCC_OscConfig+0x4e4>)
 80056ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d118      	bne.n	80056f6 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80056c4:	4b31      	ldr	r3, [pc, #196]	@ (800578c <HAL_RCC_OscConfig+0x4e4>)
 80056c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c8:	4a30      	ldr	r2, [pc, #192]	@ (800578c <HAL_RCC_OscConfig+0x4e4>)
 80056ca:	f043 0301 	orr.w	r3, r3, #1
 80056ce:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056d0:	f7fe fb0c 	bl	8003cec <HAL_GetTick>
 80056d4:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80056d6:	e008      	b.n	80056ea <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056d8:	f7fe fb08 	bl	8003cec <HAL_GetTick>
 80056dc:	4602      	mov	r2, r0
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	2b02      	cmp	r3, #2
 80056e4:	d901      	bls.n	80056ea <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e210      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80056ea:	4b28      	ldr	r3, [pc, #160]	@ (800578c <HAL_RCC_OscConfig+0x4e4>)
 80056ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ee:	f003 0301 	and.w	r3, r3, #1
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d0f0      	beq.n	80056d8 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d108      	bne.n	8005710 <HAL_RCC_OscConfig+0x468>
 80056fe:	4b21      	ldr	r3, [pc, #132]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 8005700:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005704:	4a1f      	ldr	r2, [pc, #124]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 8005706:	f043 0301 	orr.w	r3, r3, #1
 800570a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800570e:	e074      	b.n	80057fa <HAL_RCC_OscConfig+0x552>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d118      	bne.n	800574a <HAL_RCC_OscConfig+0x4a2>
 8005718:	4b1a      	ldr	r3, [pc, #104]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800571a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800571e:	4a19      	ldr	r2, [pc, #100]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 8005720:	f023 0301 	bic.w	r3, r3, #1
 8005724:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005728:	4b16      	ldr	r3, [pc, #88]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800572a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800572e:	4a15      	ldr	r2, [pc, #84]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 8005730:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005734:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005738:	4b12      	ldr	r3, [pc, #72]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800573a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800573e:	4a11      	ldr	r2, [pc, #68]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 8005740:	f023 0304 	bic.w	r3, r3, #4
 8005744:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005748:	e057      	b.n	80057fa <HAL_RCC_OscConfig+0x552>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	2b05      	cmp	r3, #5
 8005750:	d11e      	bne.n	8005790 <HAL_RCC_OscConfig+0x4e8>
 8005752:	4b0c      	ldr	r3, [pc, #48]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 8005754:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005758:	4a0a      	ldr	r2, [pc, #40]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800575a:	f043 0304 	orr.w	r3, r3, #4
 800575e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005762:	4b08      	ldr	r3, [pc, #32]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 8005764:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005768:	4a06      	ldr	r2, [pc, #24]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800576a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800576e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005772:	4b04      	ldr	r3, [pc, #16]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 8005774:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005778:	4a02      	ldr	r2, [pc, #8]	@ (8005784 <HAL_RCC_OscConfig+0x4dc>)
 800577a:	f043 0301 	orr.w	r3, r3, #1
 800577e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005782:	e03a      	b.n	80057fa <HAL_RCC_OscConfig+0x552>
 8005784:	44020c00 	.word	0x44020c00
 8005788:	20000004 	.word	0x20000004
 800578c:	44020800 	.word	0x44020800
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	2b85      	cmp	r3, #133	@ 0x85
 8005796:	d118      	bne.n	80057ca <HAL_RCC_OscConfig+0x522>
 8005798:	4ba2      	ldr	r3, [pc, #648]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 800579a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800579e:	4aa1      	ldr	r2, [pc, #644]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80057a0:	f043 0304 	orr.w	r3, r3, #4
 80057a4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80057a8:	4b9e      	ldr	r3, [pc, #632]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80057aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057ae:	4a9d      	ldr	r2, [pc, #628]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80057b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057b4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80057b8:	4b9a      	ldr	r3, [pc, #616]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80057ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057be:	4a99      	ldr	r2, [pc, #612]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80057c0:	f043 0301 	orr.w	r3, r3, #1
 80057c4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80057c8:	e017      	b.n	80057fa <HAL_RCC_OscConfig+0x552>
 80057ca:	4b96      	ldr	r3, [pc, #600]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80057cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057d0:	4a94      	ldr	r2, [pc, #592]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80057d2:	f023 0301 	bic.w	r3, r3, #1
 80057d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80057da:	4b92      	ldr	r3, [pc, #584]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80057dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057e0:	4a90      	ldr	r2, [pc, #576]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80057e2:	f023 0304 	bic.w	r3, r3, #4
 80057e6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80057ea:	4b8e      	ldr	r3, [pc, #568]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80057ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057f0:	4a8c      	ldr	r2, [pc, #560]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80057f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d016      	beq.n	8005830 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005802:	f7fe fa73 	bl	8003cec <HAL_GetTick>
 8005806:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005808:	e00a      	b.n	8005820 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800580a:	f7fe fa6f 	bl	8003cec <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005818:	4293      	cmp	r3, r2
 800581a:	d901      	bls.n	8005820 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 800581c:	2303      	movs	r3, #3
 800581e:	e175      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005820:	4b80      	ldr	r3, [pc, #512]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 8005822:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b00      	cmp	r3, #0
 800582c:	d0ed      	beq.n	800580a <HAL_RCC_OscConfig+0x562>
 800582e:	e015      	b.n	800585c <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005830:	f7fe fa5c 	bl	8003cec <HAL_GetTick>
 8005834:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005836:	e00a      	b.n	800584e <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005838:	f7fe fa58 	bl	8003cec <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005846:	4293      	cmp	r3, r2
 8005848:	d901      	bls.n	800584e <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e15e      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800584e:	4b75      	ldr	r3, [pc, #468]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 8005850:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005854:	f003 0302 	and.w	r3, r3, #2
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1ed      	bne.n	8005838 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0320 	and.w	r3, r3, #32
 8005864:	2b00      	cmp	r3, #0
 8005866:	d036      	beq.n	80058d6 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800586c:	2b00      	cmp	r3, #0
 800586e:	d019      	beq.n	80058a4 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005870:	4b6c      	ldr	r3, [pc, #432]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a6b      	ldr	r2, [pc, #428]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 8005876:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800587a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800587c:	f7fe fa36 	bl	8003cec <HAL_GetTick>
 8005880:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005882:	e008      	b.n	8005896 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8005884:	f7fe fa32 	bl	8003cec <HAL_GetTick>
 8005888:	4602      	mov	r2, r0
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	2b02      	cmp	r3, #2
 8005890:	d901      	bls.n	8005896 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8005892:	2303      	movs	r3, #3
 8005894:	e13a      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005896:	4b63      	ldr	r3, [pc, #396]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d0f0      	beq.n	8005884 <HAL_RCC_OscConfig+0x5dc>
 80058a2:	e018      	b.n	80058d6 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80058a4:	4b5f      	ldr	r3, [pc, #380]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a5e      	ldr	r2, [pc, #376]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80058aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058b0:	f7fe fa1c 	bl	8003cec <HAL_GetTick>
 80058b4:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80058b6:	e008      	b.n	80058ca <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80058b8:	f7fe fa18 	bl	8003cec <HAL_GetTick>
 80058bc:	4602      	mov	r2, r0
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d901      	bls.n	80058ca <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	e120      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80058ca:	4b56      	ldr	r3, [pc, #344]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1f0      	bne.n	80058b8 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f000 8115 	beq.w	8005b0a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058e0:	69fb      	ldr	r3, [r7, #28]
 80058e2:	2b18      	cmp	r3, #24
 80058e4:	f000 80af 	beq.w	8005a46 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ec:	2b02      	cmp	r3, #2
 80058ee:	f040 8086 	bne.w	80059fe <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80058f2:	4b4c      	ldr	r3, [pc, #304]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a4b      	ldr	r2, [pc, #300]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80058f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058fe:	f7fe f9f5 	bl	8003cec <HAL_GetTick>
 8005902:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005904:	e008      	b.n	8005918 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005906:	f7fe f9f1 	bl	8003cec <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	2b02      	cmp	r3, #2
 8005912:	d901      	bls.n	8005918 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	e0f9      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005918:	4b42      	ldr	r3, [pc, #264]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d1f0      	bne.n	8005906 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8005924:	4b3f      	ldr	r3, [pc, #252]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 8005926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005928:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800592c:	f023 0303 	bic.w	r3, r3, #3
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005938:	0212      	lsls	r2, r2, #8
 800593a:	430a      	orrs	r2, r1
 800593c:	4939      	ldr	r1, [pc, #228]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 800593e:	4313      	orrs	r3, r2
 8005940:	628b      	str	r3, [r1, #40]	@ 0x28
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005946:	3b01      	subs	r3, #1
 8005948:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005950:	3b01      	subs	r3, #1
 8005952:	025b      	lsls	r3, r3, #9
 8005954:	b29b      	uxth	r3, r3
 8005956:	431a      	orrs	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800595c:	3b01      	subs	r3, #1
 800595e:	041b      	lsls	r3, r3, #16
 8005960:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005964:	431a      	orrs	r2, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596a:	3b01      	subs	r3, #1
 800596c:	061b      	lsls	r3, r3, #24
 800596e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005972:	492c      	ldr	r1, [pc, #176]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 8005974:	4313      	orrs	r3, r2
 8005976:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8005978:	4b2a      	ldr	r3, [pc, #168]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 800597a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800597c:	4a29      	ldr	r2, [pc, #164]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 800597e:	f023 0310 	bic.w	r3, r3, #16
 8005982:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005988:	4a26      	ldr	r2, [pc, #152]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 800598a:	00db      	lsls	r3, r3, #3
 800598c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800598e:	4b25      	ldr	r3, [pc, #148]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 8005990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005992:	4a24      	ldr	r2, [pc, #144]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 8005994:	f043 0310 	orr.w	r3, r3, #16
 8005998:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800599a:	4b22      	ldr	r3, [pc, #136]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 800599c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800599e:	f023 020c 	bic.w	r2, r3, #12
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a6:	491f      	ldr	r1, [pc, #124]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80059ac:	4b1d      	ldr	r3, [pc, #116]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80059ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059b0:	f023 0220 	bic.w	r2, r3, #32
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059b8:	491a      	ldr	r1, [pc, #104]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80059be:	4b19      	ldr	r3, [pc, #100]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80059c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059c2:	4a18      	ldr	r2, [pc, #96]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80059c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059c8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80059ca:	4b16      	ldr	r3, [pc, #88]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a15      	ldr	r2, [pc, #84]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80059d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80059d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d6:	f7fe f989 	bl	8003cec <HAL_GetTick>
 80059da:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80059dc:	e008      	b.n	80059f0 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80059de:	f7fe f985 	bl	8003cec <HAL_GetTick>
 80059e2:	4602      	mov	r2, r0
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	1ad3      	subs	r3, r2, r3
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d901      	bls.n	80059f0 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e08d      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80059f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d0f0      	beq.n	80059de <HAL_RCC_OscConfig+0x736>
 80059fc:	e085      	b.n	8005b0a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80059fe:	4b09      	ldr	r3, [pc, #36]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a08      	ldr	r2, [pc, #32]	@ (8005a24 <HAL_RCC_OscConfig+0x77c>)
 8005a04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a0a:	f7fe f96f 	bl	8003cec <HAL_GetTick>
 8005a0e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005a10:	e00a      	b.n	8005a28 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005a12:	f7fe f96b 	bl	8003cec <HAL_GetTick>
 8005a16:	4602      	mov	r2, r0
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	1ad3      	subs	r3, r2, r3
 8005a1c:	2b02      	cmp	r3, #2
 8005a1e:	d903      	bls.n	8005a28 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8005a20:	2303      	movs	r3, #3
 8005a22:	e073      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
 8005a24:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005a28:	4b3a      	ldr	r3, [pc, #232]	@ (8005b14 <HAL_RCC_OscConfig+0x86c>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1ee      	bne.n	8005a12 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005a34:	4b37      	ldr	r3, [pc, #220]	@ (8005b14 <HAL_RCC_OscConfig+0x86c>)
 8005a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a38:	4a36      	ldr	r2, [pc, #216]	@ (8005b14 <HAL_RCC_OscConfig+0x86c>)
 8005a3a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005a3e:	f023 0303 	bic.w	r3, r3, #3
 8005a42:	6293      	str	r3, [r2, #40]	@ 0x28
 8005a44:	e061      	b.n	8005b0a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005a46:	4b33      	ldr	r3, [pc, #204]	@ (8005b14 <HAL_RCC_OscConfig+0x86c>)
 8005a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005a4c:	4b31      	ldr	r3, [pc, #196]	@ (8005b14 <HAL_RCC_OscConfig+0x86c>)
 8005a4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a50:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d031      	beq.n	8005abe <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	f003 0203 	and.w	r2, r3, #3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d12a      	bne.n	8005abe <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	0a1b      	lsrs	r3, r3, #8
 8005a6c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d122      	bne.n	8005abe <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a82:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d11a      	bne.n	8005abe <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	0a5b      	lsrs	r3, r3, #9
 8005a8c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a94:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d111      	bne.n	8005abe <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	0c1b      	lsrs	r3, r3, #16
 8005a9e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aa6:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d108      	bne.n	8005abe <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	0e1b      	lsrs	r3, r3, #24
 8005ab0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d001      	beq.n	8005ac2 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e024      	b.n	8005b0c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005ac2:	4b14      	ldr	r3, [pc, #80]	@ (8005b14 <HAL_RCC_OscConfig+0x86c>)
 8005ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac6:	08db      	lsrs	r3, r3, #3
 8005ac8:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d01a      	beq.n	8005b0a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8005ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8005b14 <HAL_RCC_OscConfig+0x86c>)
 8005ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad8:	4a0e      	ldr	r2, [pc, #56]	@ (8005b14 <HAL_RCC_OscConfig+0x86c>)
 8005ada:	f023 0310 	bic.w	r3, r3, #16
 8005ade:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ae0:	f7fe f904 	bl	8003cec <HAL_GetTick>
 8005ae4:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8005ae6:	bf00      	nop
 8005ae8:	f7fe f900 	bl	8003cec <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d0f9      	beq.n	8005ae8 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005af8:	4a06      	ldr	r2, [pc, #24]	@ (8005b14 <HAL_RCC_OscConfig+0x86c>)
 8005afa:	00db      	lsls	r3, r3, #3
 8005afc:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8005afe:	4b05      	ldr	r3, [pc, #20]	@ (8005b14 <HAL_RCC_OscConfig+0x86c>)
 8005b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b02:	4a04      	ldr	r2, [pc, #16]	@ (8005b14 <HAL_RCC_OscConfig+0x86c>)
 8005b04:	f043 0310 	orr.w	r3, r3, #16
 8005b08:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8005b0a:	2300      	movs	r3, #0
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3720      	adds	r7, #32
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	44020c00 	.word	0x44020c00

08005b18 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
 8005b20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d101      	bne.n	8005b2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e19e      	b.n	8005e6a <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b2c:	4b83      	ldr	r3, [pc, #524]	@ (8005d3c <HAL_RCC_ClockConfig+0x224>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 030f 	and.w	r3, r3, #15
 8005b34:	683a      	ldr	r2, [r7, #0]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d910      	bls.n	8005b5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b3a:	4b80      	ldr	r3, [pc, #512]	@ (8005d3c <HAL_RCC_ClockConfig+0x224>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f023 020f 	bic.w	r2, r3, #15
 8005b42:	497e      	ldr	r1, [pc, #504]	@ (8005d3c <HAL_RCC_ClockConfig+0x224>)
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b4a:	4b7c      	ldr	r3, [pc, #496]	@ (8005d3c <HAL_RCC_ClockConfig+0x224>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 030f 	and.w	r3, r3, #15
 8005b52:	683a      	ldr	r2, [r7, #0]
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d001      	beq.n	8005b5c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	e186      	b.n	8005e6a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 0310 	and.w	r3, r3, #16
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d012      	beq.n	8005b8e <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	695a      	ldr	r2, [r3, #20]
 8005b6c:	4b74      	ldr	r3, [pc, #464]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005b6e:	6a1b      	ldr	r3, [r3, #32]
 8005b70:	0a1b      	lsrs	r3, r3, #8
 8005b72:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d909      	bls.n	8005b8e <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8005b7a:	4b71      	ldr	r3, [pc, #452]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005b7c:	6a1b      	ldr	r3, [r3, #32]
 8005b7e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	021b      	lsls	r3, r3, #8
 8005b88:	496d      	ldr	r1, [pc, #436]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 0308 	and.w	r3, r3, #8
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d012      	beq.n	8005bc0 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	691a      	ldr	r2, [r3, #16]
 8005b9e:	4b68      	ldr	r3, [pc, #416]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
 8005ba2:	091b      	lsrs	r3, r3, #4
 8005ba4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d909      	bls.n	8005bc0 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8005bac:	4b64      	ldr	r3, [pc, #400]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005bae:	6a1b      	ldr	r3, [r3, #32]
 8005bb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	691b      	ldr	r3, [r3, #16]
 8005bb8:	011b      	lsls	r3, r3, #4
 8005bba:	4961      	ldr	r1, [pc, #388]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0304 	and.w	r3, r3, #4
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d010      	beq.n	8005bee <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	68da      	ldr	r2, [r3, #12]
 8005bd0:	4b5b      	ldr	r3, [pc, #364]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005bd2:	6a1b      	ldr	r3, [r3, #32]
 8005bd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d908      	bls.n	8005bee <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8005bdc:	4b58      	ldr	r3, [pc, #352]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005bde:	6a1b      	ldr	r3, [r3, #32]
 8005be0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	4955      	ldr	r1, [pc, #340]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005bea:	4313      	orrs	r3, r2
 8005bec:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0302 	and.w	r3, r3, #2
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d010      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	689a      	ldr	r2, [r3, #8]
 8005bfe:	4b50      	ldr	r3, [pc, #320]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	f003 030f 	and.w	r3, r3, #15
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d908      	bls.n	8005c1c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8005c0a:	4b4d      	ldr	r3, [pc, #308]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005c0c:	6a1b      	ldr	r3, [r3, #32]
 8005c0e:	f023 020f 	bic.w	r2, r3, #15
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	494a      	ldr	r1, [pc, #296]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0301 	and.w	r3, r3, #1
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	f000 8093 	beq.w	8005d50 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	2b03      	cmp	r3, #3
 8005c30:	d107      	bne.n	8005c42 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005c32:	4b43      	ldr	r3, [pc, #268]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d121      	bne.n	8005c82 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e113      	b.n	8005e6a <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d107      	bne.n	8005c5a <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c4a:	4b3d      	ldr	r3, [pc, #244]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d115      	bne.n	8005c82 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e107      	b.n	8005e6a <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d107      	bne.n	8005c72 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8005c62:	4b37      	ldr	r3, [pc, #220]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d109      	bne.n	8005c82 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e0fb      	b.n	8005e6a <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c72:	4b33      	ldr	r3, [pc, #204]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0302 	and.w	r3, r3, #2
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d101      	bne.n	8005c82 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e0f3      	b.n	8005e6a <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8005c82:	4b2f      	ldr	r3, [pc, #188]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005c84:	69db      	ldr	r3, [r3, #28]
 8005c86:	f023 0203 	bic.w	r2, r3, #3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	492c      	ldr	r1, [pc, #176]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005c90:	4313      	orrs	r3, r2
 8005c92:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c94:	f7fe f82a 	bl	8003cec <HAL_GetTick>
 8005c98:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	2b03      	cmp	r3, #3
 8005ca0:	d112      	bne.n	8005cc8 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ca2:	e00a      	b.n	8005cba <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005ca4:	f7fe f822 	bl	8003cec <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d901      	bls.n	8005cba <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	e0d7      	b.n	8005e6a <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005cba:	4b21      	ldr	r3, [pc, #132]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005cbc:	69db      	ldr	r3, [r3, #28]
 8005cbe:	f003 0318 	and.w	r3, r3, #24
 8005cc2:	2b18      	cmp	r3, #24
 8005cc4:	d1ee      	bne.n	8005ca4 <HAL_RCC_ClockConfig+0x18c>
 8005cc6:	e043      	b.n	8005d50 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	2b02      	cmp	r3, #2
 8005cce:	d112      	bne.n	8005cf6 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005cd0:	e00a      	b.n	8005ce8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005cd2:	f7fe f80b 	bl	8003cec <HAL_GetTick>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	1ad3      	subs	r3, r2, r3
 8005cdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d901      	bls.n	8005ce8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005ce4:	2303      	movs	r3, #3
 8005ce6:	e0c0      	b.n	8005e6a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ce8:	4b15      	ldr	r3, [pc, #84]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005cea:	69db      	ldr	r3, [r3, #28]
 8005cec:	f003 0318 	and.w	r3, r3, #24
 8005cf0:	2b10      	cmp	r3, #16
 8005cf2:	d1ee      	bne.n	8005cd2 <HAL_RCC_ClockConfig+0x1ba>
 8005cf4:	e02c      	b.n	8005d50 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d122      	bne.n	8005d44 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8005cfe:	e00a      	b.n	8005d16 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005d00:	f7fd fff4 	bl	8003cec <HAL_GetTick>
 8005d04:	4602      	mov	r2, r0
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e0a9      	b.n	8005e6a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8005d16:	4b0a      	ldr	r3, [pc, #40]	@ (8005d40 <HAL_RCC_ClockConfig+0x228>)
 8005d18:	69db      	ldr	r3, [r3, #28]
 8005d1a:	f003 0318 	and.w	r3, r3, #24
 8005d1e:	2b08      	cmp	r3, #8
 8005d20:	d1ee      	bne.n	8005d00 <HAL_RCC_ClockConfig+0x1e8>
 8005d22:	e015      	b.n	8005d50 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005d24:	f7fd ffe2 	bl	8003cec <HAL_GetTick>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d906      	bls.n	8005d44 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8005d36:	2303      	movs	r3, #3
 8005d38:	e097      	b.n	8005e6a <HAL_RCC_ClockConfig+0x352>
 8005d3a:	bf00      	nop
 8005d3c:	40022000 	.word	0x40022000
 8005d40:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d44:	4b4b      	ldr	r3, [pc, #300]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005d46:	69db      	ldr	r3, [r3, #28]
 8005d48:	f003 0318 	and.w	r3, r3, #24
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d1e9      	bne.n	8005d24 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 0302 	and.w	r3, r3, #2
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d010      	beq.n	8005d7e <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	689a      	ldr	r2, [r3, #8]
 8005d60:	4b44      	ldr	r3, [pc, #272]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005d62:	6a1b      	ldr	r3, [r3, #32]
 8005d64:	f003 030f 	and.w	r3, r3, #15
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d208      	bcs.n	8005d7e <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8005d6c:	4b41      	ldr	r3, [pc, #260]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	f023 020f 	bic.w	r2, r3, #15
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	493e      	ldr	r1, [pc, #248]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d7e:	4b3e      	ldr	r3, [pc, #248]	@ (8005e78 <HAL_RCC_ClockConfig+0x360>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 030f 	and.w	r3, r3, #15
 8005d86:	683a      	ldr	r2, [r7, #0]
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d210      	bcs.n	8005dae <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d8c:	4b3a      	ldr	r3, [pc, #232]	@ (8005e78 <HAL_RCC_ClockConfig+0x360>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f023 020f 	bic.w	r2, r3, #15
 8005d94:	4938      	ldr	r1, [pc, #224]	@ (8005e78 <HAL_RCC_ClockConfig+0x360>)
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d9c:	4b36      	ldr	r3, [pc, #216]	@ (8005e78 <HAL_RCC_ClockConfig+0x360>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 030f 	and.w	r3, r3, #15
 8005da4:	683a      	ldr	r2, [r7, #0]
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d001      	beq.n	8005dae <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e05d      	b.n	8005e6a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0304 	and.w	r3, r3, #4
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d010      	beq.n	8005ddc <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	68da      	ldr	r2, [r3, #12]
 8005dbe:	4b2d      	ldr	r3, [pc, #180]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005dc0:	6a1b      	ldr	r3, [r3, #32]
 8005dc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d208      	bcs.n	8005ddc <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8005dca:	4b2a      	ldr	r3, [pc, #168]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	4927      	ldr	r1, [pc, #156]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f003 0308 	and.w	r3, r3, #8
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d012      	beq.n	8005e0e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	691a      	ldr	r2, [r3, #16]
 8005dec:	4b21      	ldr	r3, [pc, #132]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005dee:	6a1b      	ldr	r3, [r3, #32]
 8005df0:	091b      	lsrs	r3, r3, #4
 8005df2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d209      	bcs.n	8005e0e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8005dfa:	4b1e      	ldr	r3, [pc, #120]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005dfc:	6a1b      	ldr	r3, [r3, #32]
 8005dfe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	011b      	lsls	r3, r3, #4
 8005e08:	491a      	ldr	r1, [pc, #104]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0310 	and.w	r3, r3, #16
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d012      	beq.n	8005e40 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	695a      	ldr	r2, [r3, #20]
 8005e1e:	4b15      	ldr	r3, [pc, #84]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005e20:	6a1b      	ldr	r3, [r3, #32]
 8005e22:	0a1b      	lsrs	r3, r3, #8
 8005e24:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d209      	bcs.n	8005e40 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8005e2c:	4b11      	ldr	r3, [pc, #68]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005e2e:	6a1b      	ldr	r3, [r3, #32]
 8005e30:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	695b      	ldr	r3, [r3, #20]
 8005e38:	021b      	lsls	r3, r3, #8
 8005e3a:	490e      	ldr	r1, [pc, #56]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005e40:	f000 f822 	bl	8005e88 <HAL_RCC_GetSysClockFreq>
 8005e44:	4602      	mov	r2, r0
 8005e46:	4b0b      	ldr	r3, [pc, #44]	@ (8005e74 <HAL_RCC_ClockConfig+0x35c>)
 8005e48:	6a1b      	ldr	r3, [r3, #32]
 8005e4a:	f003 030f 	and.w	r3, r3, #15
 8005e4e:	490b      	ldr	r1, [pc, #44]	@ (8005e7c <HAL_RCC_ClockConfig+0x364>)
 8005e50:	5ccb      	ldrb	r3, [r1, r3]
 8005e52:	fa22 f303 	lsr.w	r3, r2, r3
 8005e56:	4a0a      	ldr	r2, [pc, #40]	@ (8005e80 <HAL_RCC_ClockConfig+0x368>)
 8005e58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8005e84 <HAL_RCC_ClockConfig+0x36c>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f7fd feba 	bl	8003bd8 <HAL_InitTick>
 8005e64:	4603      	mov	r3, r0
 8005e66:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8005e68:	7afb      	ldrb	r3, [r7, #11]
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3710      	adds	r7, #16
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	44020c00 	.word	0x44020c00
 8005e78:	40022000 	.word	0x40022000
 8005e7c:	08010f94 	.word	0x08010f94
 8005e80:	20000000 	.word	0x20000000
 8005e84:	20000004 	.word	0x20000004

08005e88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b089      	sub	sp, #36	@ 0x24
 8005e8c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8005e8e:	4b8c      	ldr	r3, [pc, #560]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005e90:	69db      	ldr	r3, [r3, #28]
 8005e92:	f003 0318 	and.w	r3, r3, #24
 8005e96:	2b08      	cmp	r3, #8
 8005e98:	d102      	bne.n	8005ea0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005e9a:	4b8a      	ldr	r3, [pc, #552]	@ (80060c4 <HAL_RCC_GetSysClockFreq+0x23c>)
 8005e9c:	61fb      	str	r3, [r7, #28]
 8005e9e:	e107      	b.n	80060b0 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005ea0:	4b87      	ldr	r3, [pc, #540]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005ea2:	69db      	ldr	r3, [r3, #28]
 8005ea4:	f003 0318 	and.w	r3, r3, #24
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d112      	bne.n	8005ed2 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8005eac:	4b84      	ldr	r3, [pc, #528]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 0320 	and.w	r3, r3, #32
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d009      	beq.n	8005ecc <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005eb8:	4b81      	ldr	r3, [pc, #516]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	08db      	lsrs	r3, r3, #3
 8005ebe:	f003 0303 	and.w	r3, r3, #3
 8005ec2:	4a81      	ldr	r2, [pc, #516]	@ (80060c8 <HAL_RCC_GetSysClockFreq+0x240>)
 8005ec4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ec8:	61fb      	str	r3, [r7, #28]
 8005eca:	e0f1      	b.n	80060b0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8005ecc:	4b7e      	ldr	r3, [pc, #504]	@ (80060c8 <HAL_RCC_GetSysClockFreq+0x240>)
 8005ece:	61fb      	str	r3, [r7, #28]
 8005ed0:	e0ee      	b.n	80060b0 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ed2:	4b7b      	ldr	r3, [pc, #492]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005ed4:	69db      	ldr	r3, [r3, #28]
 8005ed6:	f003 0318 	and.w	r3, r3, #24
 8005eda:	2b10      	cmp	r3, #16
 8005edc:	d102      	bne.n	8005ee4 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005ede:	4b7b      	ldr	r3, [pc, #492]	@ (80060cc <HAL_RCC_GetSysClockFreq+0x244>)
 8005ee0:	61fb      	str	r3, [r7, #28]
 8005ee2:	e0e5      	b.n	80060b0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ee4:	4b76      	ldr	r3, [pc, #472]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005ee6:	69db      	ldr	r3, [r3, #28]
 8005ee8:	f003 0318 	and.w	r3, r3, #24
 8005eec:	2b18      	cmp	r3, #24
 8005eee:	f040 80dd 	bne.w	80060ac <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005ef2:	4b73      	ldr	r3, [pc, #460]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef6:	f003 0303 	and.w	r3, r3, #3
 8005efa:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8005efc:	4b70      	ldr	r3, [pc, #448]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f00:	0a1b      	lsrs	r3, r3, #8
 8005f02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f06:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005f08:	4b6d      	ldr	r3, [pc, #436]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f0c:	091b      	lsrs	r3, r3, #4
 8005f0e:	f003 0301 	and.w	r3, r3, #1
 8005f12:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8005f14:	4b6a      	ldr	r3, [pc, #424]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005f16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8005f18:	08db      	lsrs	r3, r3, #3
 8005f1a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	fb02 f303 	mul.w	r3, r2, r3
 8005f24:	ee07 3a90 	vmov	s15, r3
 8005f28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f2c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f000 80b7 	beq.w	80060a6 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d003      	beq.n	8005f46 <HAL_RCC_GetSysClockFreq+0xbe>
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	2b03      	cmp	r3, #3
 8005f42:	d056      	beq.n	8005ff2 <HAL_RCC_GetSysClockFreq+0x16a>
 8005f44:	e077      	b.n	8006036 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8005f46:	4b5e      	ldr	r3, [pc, #376]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 0320 	and.w	r3, r3, #32
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d02d      	beq.n	8005fae <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005f52:	4b5b      	ldr	r3, [pc, #364]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	08db      	lsrs	r3, r3, #3
 8005f58:	f003 0303 	and.w	r3, r3, #3
 8005f5c:	4a5a      	ldr	r2, [pc, #360]	@ (80060c8 <HAL_RCC_GetSysClockFreq+0x240>)
 8005f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f62:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	ee07 3a90 	vmov	s15, r3
 8005f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	ee07 3a90 	vmov	s15, r3
 8005f74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f7c:	4b50      	ldr	r3, [pc, #320]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f84:	ee07 3a90 	vmov	s15, r3
 8005f88:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f8c:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f90:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80060d0 <HAL_RCC_GetSysClockFreq+0x248>
 8005f94:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005f98:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fa0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005fa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fa8:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8005fac:	e065      	b.n	800607a <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	ee07 3a90 	vmov	s15, r3
 8005fb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fb8:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80060d4 <HAL_RCC_GetSysClockFreq+0x24c>
 8005fbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fc0:	4b3f      	ldr	r3, [pc, #252]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8005fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fc8:	ee07 3a90 	vmov	s15, r3
 8005fcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8005fd0:	ed97 6a02 	vldr	s12, [r7, #8]
 8005fd4:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80060d0 <HAL_RCC_GetSysClockFreq+0x248>
 8005fd8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005fdc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8005fe0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fe4:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fec:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8005ff0:	e043      	b.n	800607a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	ee07 3a90 	vmov	s15, r3
 8005ff8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ffc:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80060d8 <HAL_RCC_GetSysClockFreq+0x250>
 8006000:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006004:	4b2e      	ldr	r3, [pc, #184]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 8006006:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006008:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800600c:	ee07 3a90 	vmov	s15, r3
 8006010:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006014:	ed97 6a02 	vldr	s12, [r7, #8]
 8006018:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80060d0 <HAL_RCC_GetSysClockFreq+0x248>
 800601c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006020:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006024:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006028:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800602c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006030:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8006034:	e021      	b.n	800607a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	ee07 3a90 	vmov	s15, r3
 800603c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006040:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80060dc <HAL_RCC_GetSysClockFreq+0x254>
 8006044:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006048:	4b1d      	ldr	r3, [pc, #116]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 800604a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800604c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006050:	ee07 3a90 	vmov	s15, r3
 8006054:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006058:	ed97 6a02 	vldr	s12, [r7, #8]
 800605c:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80060d0 <HAL_RCC_GetSysClockFreq+0x248>
 8006060:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006064:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006068:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800606c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006070:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006074:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8006078:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800607a:	4b11      	ldr	r3, [pc, #68]	@ (80060c0 <HAL_RCC_GetSysClockFreq+0x238>)
 800607c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800607e:	0a5b      	lsrs	r3, r3, #9
 8006080:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006084:	3301      	adds	r3, #1
 8006086:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	ee07 3a90 	vmov	s15, r3
 800608e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006092:	edd7 6a06 	vldr	s13, [r7, #24]
 8006096:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800609a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800609e:	ee17 3a90 	vmov	r3, s15
 80060a2:	61fb      	str	r3, [r7, #28]
 80060a4:	e004      	b.n	80060b0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80060a6:	2300      	movs	r3, #0
 80060a8:	61fb      	str	r3, [r7, #28]
 80060aa:	e001      	b.n	80060b0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80060ac:	4b06      	ldr	r3, [pc, #24]	@ (80060c8 <HAL_RCC_GetSysClockFreq+0x240>)
 80060ae:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80060b0:	69fb      	ldr	r3, [r7, #28]
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	3724      	adds	r7, #36	@ 0x24
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop
 80060c0:	44020c00 	.word	0x44020c00
 80060c4:	003d0900 	.word	0x003d0900
 80060c8:	03d09000 	.word	0x03d09000
 80060cc:	007a1200 	.word	0x007a1200
 80060d0:	46000000 	.word	0x46000000
 80060d4:	4c742400 	.word	0x4c742400
 80060d8:	4af42400 	.word	0x4af42400
 80060dc:	4a742400 	.word	0x4a742400

080060e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80060e4:	f7ff fed0 	bl	8005e88 <HAL_RCC_GetSysClockFreq>
 80060e8:	4602      	mov	r2, r0
 80060ea:	4b08      	ldr	r3, [pc, #32]	@ (800610c <HAL_RCC_GetHCLKFreq+0x2c>)
 80060ec:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80060ee:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80060f2:	4907      	ldr	r1, [pc, #28]	@ (8006110 <HAL_RCC_GetHCLKFreq+0x30>)
 80060f4:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80060f6:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80060fa:	fa22 f303 	lsr.w	r3, r2, r3
 80060fe:	4a05      	ldr	r2, [pc, #20]	@ (8006114 <HAL_RCC_GetHCLKFreq+0x34>)
 8006100:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8006102:	4b04      	ldr	r3, [pc, #16]	@ (8006114 <HAL_RCC_GetHCLKFreq+0x34>)
 8006104:	681b      	ldr	r3, [r3, #0]
}
 8006106:	4618      	mov	r0, r3
 8006108:	bd80      	pop	{r7, pc}
 800610a:	bf00      	nop
 800610c:	44020c00 	.word	0x44020c00
 8006110:	08010f94 	.word	0x08010f94
 8006114:	20000000 	.word	0x20000000

08006118 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800611c:	f7ff ffe0 	bl	80060e0 <HAL_RCC_GetHCLKFreq>
 8006120:	4602      	mov	r2, r0
 8006122:	4b06      	ldr	r3, [pc, #24]	@ (800613c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006124:	6a1b      	ldr	r3, [r3, #32]
 8006126:	091b      	lsrs	r3, r3, #4
 8006128:	f003 0307 	and.w	r3, r3, #7
 800612c:	4904      	ldr	r1, [pc, #16]	@ (8006140 <HAL_RCC_GetPCLK1Freq+0x28>)
 800612e:	5ccb      	ldrb	r3, [r1, r3]
 8006130:	f003 031f 	and.w	r3, r3, #31
 8006134:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006138:	4618      	mov	r0, r3
 800613a:	bd80      	pop	{r7, pc}
 800613c:	44020c00 	.word	0x44020c00
 8006140:	08010fa4 	.word	0x08010fa4

08006144 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8006148:	f7ff ffca 	bl	80060e0 <HAL_RCC_GetHCLKFreq>
 800614c:	4602      	mov	r2, r0
 800614e:	4b06      	ldr	r3, [pc, #24]	@ (8006168 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006150:	6a1b      	ldr	r3, [r3, #32]
 8006152:	0a1b      	lsrs	r3, r3, #8
 8006154:	f003 0307 	and.w	r3, r3, #7
 8006158:	4904      	ldr	r1, [pc, #16]	@ (800616c <HAL_RCC_GetPCLK2Freq+0x28>)
 800615a:	5ccb      	ldrb	r3, [r1, r3]
 800615c:	f003 031f 	and.w	r3, r3, #31
 8006160:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006164:	4618      	mov	r0, r3
 8006166:	bd80      	pop	{r7, pc}
 8006168:	44020c00 	.word	0x44020c00
 800616c:	08010fa4 	.word	0x08010fa4

08006170 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8006174:	f7ff ffb4 	bl	80060e0 <HAL_RCC_GetHCLKFreq>
 8006178:	4602      	mov	r2, r0
 800617a:	4b06      	ldr	r3, [pc, #24]	@ (8006194 <HAL_RCC_GetPCLK3Freq+0x24>)
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	0b1b      	lsrs	r3, r3, #12
 8006180:	f003 0307 	and.w	r3, r3, #7
 8006184:	4904      	ldr	r1, [pc, #16]	@ (8006198 <HAL_RCC_GetPCLK3Freq+0x28>)
 8006186:	5ccb      	ldrb	r3, [r1, r3]
 8006188:	f003 031f 	and.w	r3, r3, #31
 800618c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006190:	4618      	mov	r0, r3
 8006192:	bd80      	pop	{r7, pc}
 8006194:	44020c00 	.word	0x44020c00
 8006198:	08010fa4 	.word	0x08010fa4

0800619c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800619c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061a0:	b0d8      	sub	sp, #352	@ 0x160
 80061a2:	af00      	add	r7, sp, #0
 80061a4:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80061a8:	2300      	movs	r3, #0
 80061aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80061ae:	2300      	movs	r3, #0
 80061b0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80061b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061bc:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80061c0:	2500      	movs	r5, #0
 80061c2:	ea54 0305 	orrs.w	r3, r4, r5
 80061c6:	d00b      	beq.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80061c8:	4bcd      	ldr	r3, [pc, #820]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80061ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80061ce:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80061d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061d8:	4ac9      	ldr	r2, [pc, #804]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80061da:	430b      	orrs	r3, r1
 80061dc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80061e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e8:	f002 0801 	and.w	r8, r2, #1
 80061ec:	f04f 0900 	mov.w	r9, #0
 80061f0:	ea58 0309 	orrs.w	r3, r8, r9
 80061f4:	d042      	beq.n	800627c <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80061f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061fc:	2b05      	cmp	r3, #5
 80061fe:	d823      	bhi.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8006200:	a201      	add	r2, pc, #4	@ (adr r2, 8006208 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8006202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006206:	bf00      	nop
 8006208:	08006251 	.word	0x08006251
 800620c:	08006221 	.word	0x08006221
 8006210:	08006235 	.word	0x08006235
 8006214:	08006251 	.word	0x08006251
 8006218:	08006251 	.word	0x08006251
 800621c:	08006251 	.word	0x08006251
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006220:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006224:	3308      	adds	r3, #8
 8006226:	4618      	mov	r0, r3
 8006228:	f004 fee0 	bl	800afec <RCCEx_PLL2_Config>
 800622c:	4603      	mov	r3, r0
 800622e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8006232:	e00e      	b.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006234:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006238:	3330      	adds	r3, #48	@ 0x30
 800623a:	4618      	mov	r0, r3
 800623c:	f004 ff6e 	bl	800b11c <RCCEx_PLL3_Config>
 8006240:	4603      	mov	r3, r0
 8006242:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8006246:	e004      	b.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800624e:	e000      	b.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8006250:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006252:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006256:	2b00      	cmp	r3, #0
 8006258:	d10c      	bne.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800625a:	4ba9      	ldr	r3, [pc, #676]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800625c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006260:	f023 0107 	bic.w	r1, r3, #7
 8006264:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800626a:	4aa5      	ldr	r2, [pc, #660]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800626c:	430b      	orrs	r3, r1
 800626e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006272:	e003      	b.n	800627c <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006274:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006278:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800627c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006284:	f002 0a02 	and.w	sl, r2, #2
 8006288:	f04f 0b00 	mov.w	fp, #0
 800628c:	ea5a 030b 	orrs.w	r3, sl, fp
 8006290:	f000 8088 	beq.w	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8006294:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800629a:	2b28      	cmp	r3, #40	@ 0x28
 800629c:	d868      	bhi.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800629e:	a201      	add	r2, pc, #4	@ (adr r2, 80062a4 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80062a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062a4:	08006379 	.word	0x08006379
 80062a8:	08006371 	.word	0x08006371
 80062ac:	08006371 	.word	0x08006371
 80062b0:	08006371 	.word	0x08006371
 80062b4:	08006371 	.word	0x08006371
 80062b8:	08006371 	.word	0x08006371
 80062bc:	08006371 	.word	0x08006371
 80062c0:	08006371 	.word	0x08006371
 80062c4:	08006349 	.word	0x08006349
 80062c8:	08006371 	.word	0x08006371
 80062cc:	08006371 	.word	0x08006371
 80062d0:	08006371 	.word	0x08006371
 80062d4:	08006371 	.word	0x08006371
 80062d8:	08006371 	.word	0x08006371
 80062dc:	08006371 	.word	0x08006371
 80062e0:	08006371 	.word	0x08006371
 80062e4:	0800635d 	.word	0x0800635d
 80062e8:	08006371 	.word	0x08006371
 80062ec:	08006371 	.word	0x08006371
 80062f0:	08006371 	.word	0x08006371
 80062f4:	08006371 	.word	0x08006371
 80062f8:	08006371 	.word	0x08006371
 80062fc:	08006371 	.word	0x08006371
 8006300:	08006371 	.word	0x08006371
 8006304:	08006379 	.word	0x08006379
 8006308:	08006371 	.word	0x08006371
 800630c:	08006371 	.word	0x08006371
 8006310:	08006371 	.word	0x08006371
 8006314:	08006371 	.word	0x08006371
 8006318:	08006371 	.word	0x08006371
 800631c:	08006371 	.word	0x08006371
 8006320:	08006371 	.word	0x08006371
 8006324:	08006379 	.word	0x08006379
 8006328:	08006371 	.word	0x08006371
 800632c:	08006371 	.word	0x08006371
 8006330:	08006371 	.word	0x08006371
 8006334:	08006371 	.word	0x08006371
 8006338:	08006371 	.word	0x08006371
 800633c:	08006371 	.word	0x08006371
 8006340:	08006371 	.word	0x08006371
 8006344:	08006379 	.word	0x08006379
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006348:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800634c:	3308      	adds	r3, #8
 800634e:	4618      	mov	r0, r3
 8006350:	f004 fe4c 	bl	800afec <RCCEx_PLL2_Config>
 8006354:	4603      	mov	r3, r0
 8006356:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800635a:	e00e      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800635c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006360:	3330      	adds	r3, #48	@ 0x30
 8006362:	4618      	mov	r0, r3
 8006364:	f004 feda 	bl	800b11c <RCCEx_PLL3_Config>
 8006368:	4603      	mov	r3, r0
 800636a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800636e:	e004      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006376:	e000      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8006378:	bf00      	nop
    }

    if (ret == HAL_OK)
 800637a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10c      	bne.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8006382:	4b5f      	ldr	r3, [pc, #380]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006384:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006388:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800638c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006390:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006392:	4a5b      	ldr	r2, [pc, #364]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006394:	430b      	orrs	r3, r1
 8006396:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800639a:	e003      	b.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800639c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80063a0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80063a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ac:	f002 0304 	and.w	r3, r2, #4
 80063b0:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80063b4:	2300      	movs	r3, #0
 80063b6:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80063ba:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 80063be:	460b      	mov	r3, r1
 80063c0:	4313      	orrs	r3, r2
 80063c2:	d04e      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80063c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063ca:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80063ce:	d02c      	beq.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80063d0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80063d4:	d825      	bhi.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80063d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063da:	d028      	beq.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80063dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063e0:	d81f      	bhi.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80063e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80063e4:	d025      	beq.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x296>
 80063e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80063e8:	d81b      	bhi.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80063ea:	2b80      	cmp	r3, #128	@ 0x80
 80063ec:	d00f      	beq.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x272>
 80063ee:	2b80      	cmp	r3, #128	@ 0x80
 80063f0:	d817      	bhi.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d01f      	beq.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80063f6:	2b40      	cmp	r3, #64	@ 0x40
 80063f8:	d113      	bne.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80063fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063fe:	3308      	adds	r3, #8
 8006400:	4618      	mov	r0, r3
 8006402:	f004 fdf3 	bl	800afec <RCCEx_PLL2_Config>
 8006406:	4603      	mov	r3, r0
 8006408:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800640c:	e014      	b.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800640e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006412:	3330      	adds	r3, #48	@ 0x30
 8006414:	4618      	mov	r0, r3
 8006416:	f004 fe81 	bl	800b11c <RCCEx_PLL3_Config>
 800641a:	4603      	mov	r3, r0
 800641c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8006420:	e00a      	b.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006428:	e006      	b.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800642a:	bf00      	nop
 800642c:	e004      	b.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800642e:	bf00      	nop
 8006430:	e002      	b.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006432:	bf00      	nop
 8006434:	e000      	b.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006436:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006438:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800643c:	2b00      	cmp	r3, #0
 800643e:	d10c      	bne.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006440:	4b2f      	ldr	r3, [pc, #188]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006442:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006446:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800644a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800644e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006450:	4a2b      	ldr	r2, [pc, #172]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006452:	430b      	orrs	r3, r1
 8006454:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006458:	e003      	b.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800645a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800645e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006462:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646a:	f002 0308 	and.w	r3, r2, #8
 800646e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8006472:	2300      	movs	r3, #0
 8006474:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8006478:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 800647c:	460b      	mov	r3, r1
 800647e:	4313      	orrs	r3, r2
 8006480:	d056      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8006482:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006486:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006488:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800648c:	d031      	beq.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x356>
 800648e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006492:	d82a      	bhi.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006494:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006498:	d02d      	beq.n	80064f6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800649a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800649e:	d824      	bhi.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80064a0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80064a4:	d029      	beq.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80064a6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80064aa:	d81e      	bhi.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80064ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064b0:	d011      	beq.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80064b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064b6:	d818      	bhi.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d023      	beq.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80064bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064c0:	d113      	bne.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80064c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064c6:	3308      	adds	r3, #8
 80064c8:	4618      	mov	r0, r3
 80064ca:	f004 fd8f 	bl	800afec <RCCEx_PLL2_Config>
 80064ce:	4603      	mov	r3, r0
 80064d0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80064d4:	e017      	b.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80064d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064da:	3330      	adds	r3, #48	@ 0x30
 80064dc:	4618      	mov	r0, r3
 80064de:	f004 fe1d 	bl	800b11c <RCCEx_PLL3_Config>
 80064e2:	4603      	mov	r3, r0
 80064e4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80064e8:	e00d      	b.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80064f0:	e009      	b.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80064f2:	bf00      	nop
 80064f4:	e007      	b.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80064f6:	bf00      	nop
 80064f8:	e005      	b.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80064fa:	bf00      	nop
 80064fc:	e003      	b.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80064fe:	bf00      	nop
 8006500:	44020c00 	.word	0x44020c00
        break;
 8006504:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006506:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800650a:	2b00      	cmp	r3, #0
 800650c:	d10c      	bne.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800650e:	4bbb      	ldr	r3, [pc, #748]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006510:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006514:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8006518:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800651c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800651e:	4ab7      	ldr	r2, [pc, #732]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006520:	430b      	orrs	r3, r1
 8006522:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006526:	e003      	b.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006528:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800652c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006530:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006538:	f002 0310 	and.w	r3, r2, #16
 800653c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006540:	2300      	movs	r3, #0
 8006542:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8006546:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 800654a:	460b      	mov	r3, r1
 800654c:	4313      	orrs	r3, r2
 800654e:	d053      	beq.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8006550:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006554:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006556:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800655a:	d031      	beq.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x424>
 800655c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006560:	d82a      	bhi.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006562:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006566:	d02d      	beq.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8006568:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800656c:	d824      	bhi.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800656e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006572:	d029      	beq.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8006574:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006578:	d81e      	bhi.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800657a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800657e:	d011      	beq.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8006580:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006584:	d818      	bhi.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006586:	2b00      	cmp	r3, #0
 8006588:	d020      	beq.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x430>
 800658a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800658e:	d113      	bne.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006590:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006594:	3308      	adds	r3, #8
 8006596:	4618      	mov	r0, r3
 8006598:	f004 fd28 	bl	800afec <RCCEx_PLL2_Config>
 800659c:	4603      	mov	r3, r0
 800659e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80065a2:	e014      	b.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80065a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065a8:	3330      	adds	r3, #48	@ 0x30
 80065aa:	4618      	mov	r0, r3
 80065ac:	f004 fdb6 	bl	800b11c <RCCEx_PLL3_Config>
 80065b0:	4603      	mov	r3, r0
 80065b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80065b6:	e00a      	b.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80065be:	e006      	b.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80065c0:	bf00      	nop
 80065c2:	e004      	b.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80065c4:	bf00      	nop
 80065c6:	e002      	b.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80065c8:	bf00      	nop
 80065ca:	e000      	b.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80065cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065ce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d10c      	bne.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80065d6:	4b89      	ldr	r3, [pc, #548]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80065d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80065dc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80065e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80065e6:	4a85      	ldr	r2, [pc, #532]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80065e8:	430b      	orrs	r3, r1
 80065ea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80065ee:	e003      	b.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065f0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80065f4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80065f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006600:	f002 0320 	and.w	r3, r2, #32
 8006604:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8006608:	2300      	movs	r3, #0
 800660a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800660e:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8006612:	460b      	mov	r3, r1
 8006614:	4313      	orrs	r3, r2
 8006616:	d053      	beq.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8006618:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800661c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800661e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006622:	d031      	beq.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8006624:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006628:	d82a      	bhi.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800662a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800662e:	d02d      	beq.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8006630:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006634:	d824      	bhi.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006636:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800663a:	d029      	beq.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 800663c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006640:	d81e      	bhi.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006642:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006646:	d011      	beq.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8006648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800664c:	d818      	bhi.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800664e:	2b00      	cmp	r3, #0
 8006650:	d020      	beq.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8006652:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006656:	d113      	bne.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006658:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800665c:	3308      	adds	r3, #8
 800665e:	4618      	mov	r0, r3
 8006660:	f004 fcc4 	bl	800afec <RCCEx_PLL2_Config>
 8006664:	4603      	mov	r3, r0
 8006666:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800666a:	e014      	b.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800666c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006670:	3330      	adds	r3, #48	@ 0x30
 8006672:	4618      	mov	r0, r3
 8006674:	f004 fd52 	bl	800b11c <RCCEx_PLL3_Config>
 8006678:	4603      	mov	r3, r0
 800667a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800667e:	e00a      	b.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006686:	e006      	b.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006688:	bf00      	nop
 800668a:	e004      	b.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800668c:	bf00      	nop
 800668e:	e002      	b.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006690:	bf00      	nop
 8006692:	e000      	b.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006694:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006696:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800669a:	2b00      	cmp	r3, #0
 800669c:	d10c      	bne.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 800669e:	4b57      	ldr	r3, [pc, #348]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80066a0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80066a4:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 80066a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066ae:	4a53      	ldr	r2, [pc, #332]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80066b0:	430b      	orrs	r3, r1
 80066b2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80066b6:	e003      	b.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066b8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80066bc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80066c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c8:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80066cc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80066d0:	2300      	movs	r3, #0
 80066d2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80066d6:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 80066da:	460b      	mov	r3, r1
 80066dc:	4313      	orrs	r3, r2
 80066de:	d053      	beq.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 80066e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066e6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80066ea:	d031      	beq.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 80066ec:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80066f0:	d82a      	bhi.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80066f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80066f6:	d02d      	beq.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 80066f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80066fc:	d824      	bhi.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80066fe:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006702:	d029      	beq.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006704:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006708:	d81e      	bhi.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800670a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800670e:	d011      	beq.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8006710:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006714:	d818      	bhi.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006716:	2b00      	cmp	r3, #0
 8006718:	d020      	beq.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800671a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800671e:	d113      	bne.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006720:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006724:	3308      	adds	r3, #8
 8006726:	4618      	mov	r0, r3
 8006728:	f004 fc60 	bl	800afec <RCCEx_PLL2_Config>
 800672c:	4603      	mov	r3, r0
 800672e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8006732:	e014      	b.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006734:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006738:	3330      	adds	r3, #48	@ 0x30
 800673a:	4618      	mov	r0, r3
 800673c:	f004 fcee 	bl	800b11c <RCCEx_PLL3_Config>
 8006740:	4603      	mov	r3, r0
 8006742:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8006746:	e00a      	b.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800674e:	e006      	b.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006750:	bf00      	nop
 8006752:	e004      	b.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006754:	bf00      	nop
 8006756:	e002      	b.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006758:	bf00      	nop
 800675a:	e000      	b.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800675c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800675e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006762:	2b00      	cmp	r3, #0
 8006764:	d10c      	bne.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8006766:	4b25      	ldr	r3, [pc, #148]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006768:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800676c:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8006770:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006774:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006776:	4a21      	ldr	r2, [pc, #132]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006778:	430b      	orrs	r3, r1
 800677a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800677e:	e003      	b.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006780:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006784:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006788:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800678c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006790:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006794:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8006798:	2300      	movs	r3, #0
 800679a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800679e:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 80067a2:	460b      	mov	r3, r1
 80067a4:	4313      	orrs	r3, r2
 80067a6:	d055      	beq.n	8006854 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 80067a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80067ae:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80067b2:	d033      	beq.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x680>
 80067b4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80067b8:	d82c      	bhi.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80067ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80067be:	d02f      	beq.n	8006820 <HAL_RCCEx_PeriphCLKConfig+0x684>
 80067c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80067c4:	d826      	bhi.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80067c6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80067ca:	d02b      	beq.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80067cc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80067d0:	d820      	bhi.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80067d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067d6:	d013      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80067d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067dc:	d81a      	bhi.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d022      	beq.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 80067e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80067e6:	d115      	bne.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80067e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067ec:	3308      	adds	r3, #8
 80067ee:	4618      	mov	r0, r3
 80067f0:	f004 fbfc 	bl	800afec <RCCEx_PLL2_Config>
 80067f4:	4603      	mov	r3, r0
 80067f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 80067fa:	e016      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 80067fc:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006800:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006804:	3330      	adds	r3, #48	@ 0x30
 8006806:	4618      	mov	r0, r3
 8006808:	f004 fc88 	bl	800b11c <RCCEx_PLL3_Config>
 800680c:	4603      	mov	r3, r0
 800680e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8006812:	e00a      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800681a:	e006      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800681c:	bf00      	nop
 800681e:	e004      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006820:	bf00      	nop
 8006822:	e002      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006824:	bf00      	nop
 8006826:	e000      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006828:	bf00      	nop
    }

    if (ret == HAL_OK)
 800682a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800682e:	2b00      	cmp	r3, #0
 8006830:	d10c      	bne.n	800684c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8006832:	4bbb      	ldr	r3, [pc, #748]	@ (8006b20 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006834:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006838:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800683c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006840:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006842:	4ab7      	ldr	r2, [pc, #732]	@ (8006b20 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006844:	430b      	orrs	r3, r1
 8006846:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800684a:	e003      	b.n	8006854 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800684c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006850:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8006854:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800685c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8006860:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8006864:	2300      	movs	r3, #0
 8006866:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800686a:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 800686e:	460b      	mov	r3, r1
 8006870:	4313      	orrs	r3, r2
 8006872:	d053      	beq.n	800691c <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8006874:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006878:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800687a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800687e:	d031      	beq.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8006880:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006884:	d82a      	bhi.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006886:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800688a:	d02d      	beq.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 800688c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006890:	d824      	bhi.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006892:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006896:	d029      	beq.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x750>
 8006898:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800689c:	d81e      	bhi.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x740>
 800689e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068a2:	d011      	beq.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 80068a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068a8:	d818      	bhi.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x740>
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d020      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x754>
 80068ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80068b2:	d113      	bne.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80068b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068b8:	3308      	adds	r3, #8
 80068ba:	4618      	mov	r0, r3
 80068bc:	f004 fb96 	bl	800afec <RCCEx_PLL2_Config>
 80068c0:	4603      	mov	r3, r0
 80068c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80068c6:	e014      	b.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80068c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068cc:	3330      	adds	r3, #48	@ 0x30
 80068ce:	4618      	mov	r0, r3
 80068d0:	f004 fc24 	bl	800b11c <RCCEx_PLL3_Config>
 80068d4:	4603      	mov	r3, r0
 80068d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80068da:	e00a      	b.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80068e2:	e006      	b.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80068e4:	bf00      	nop
 80068e6:	e004      	b.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80068e8:	bf00      	nop
 80068ea:	e002      	b.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80068ec:	bf00      	nop
 80068ee:	e000      	b.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80068f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068f2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d10c      	bne.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 80068fa:	4b89      	ldr	r3, [pc, #548]	@ (8006b20 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80068fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006900:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006904:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006908:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800690a:	4a85      	ldr	r2, [pc, #532]	@ (8006b20 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800690c:	430b      	orrs	r3, r1
 800690e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006912:	e003      	b.n	800691c <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006914:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006918:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 800691c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006924:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8006928:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800692c:	2300      	movs	r3, #0
 800692e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006932:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006936:	460b      	mov	r3, r1
 8006938:	4313      	orrs	r3, r2
 800693a:	d055      	beq.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 800693c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006940:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006944:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8006948:	d031      	beq.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x812>
 800694a:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800694e:	d82a      	bhi.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8006950:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006954:	d02d      	beq.n	80069b2 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8006956:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800695a:	d824      	bhi.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800695c:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8006960:	d029      	beq.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8006962:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8006966:	d81e      	bhi.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8006968:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800696c:	d011      	beq.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 800696e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006972:	d818      	bhi.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8006974:	2b00      	cmp	r3, #0
 8006976:	d020      	beq.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8006978:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800697c:	d113      	bne.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800697e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006982:	3308      	adds	r3, #8
 8006984:	4618      	mov	r0, r3
 8006986:	f004 fb31 	bl	800afec <RCCEx_PLL2_Config>
 800698a:	4603      	mov	r3, r0
 800698c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8006990:	e014      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006992:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006996:	3330      	adds	r3, #48	@ 0x30
 8006998:	4618      	mov	r0, r3
 800699a:	f004 fbbf 	bl	800b11c <RCCEx_PLL3_Config>
 800699e:	4603      	mov	r3, r0
 80069a0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 80069a4:	e00a      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80069ac:	e006      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80069ae:	bf00      	nop
 80069b0:	e004      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80069b2:	bf00      	nop
 80069b4:	e002      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80069b6:	bf00      	nop
 80069b8:	e000      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80069ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069bc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d10d      	bne.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 80069c4:	4b56      	ldr	r3, [pc, #344]	@ (8006b20 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80069c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80069ca:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 80069ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069d6:	4a52      	ldr	r2, [pc, #328]	@ (8006b20 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80069d8:	430b      	orrs	r3, r1
 80069da:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80069de:	e003      	b.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069e0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80069e4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 80069e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f0:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80069f4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80069f8:	2300      	movs	r3, #0
 80069fa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80069fe:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006a02:	460b      	mov	r3, r1
 8006a04:	4313      	orrs	r3, r2
 8006a06:	d044      	beq.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8006a08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a10:	2b05      	cmp	r3, #5
 8006a12:	d823      	bhi.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8006a14:	a201      	add	r2, pc, #4	@ (adr r2, 8006a1c <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8006a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a1a:	bf00      	nop
 8006a1c:	08006a65 	.word	0x08006a65
 8006a20:	08006a35 	.word	0x08006a35
 8006a24:	08006a49 	.word	0x08006a49
 8006a28:	08006a65 	.word	0x08006a65
 8006a2c:	08006a65 	.word	0x08006a65
 8006a30:	08006a65 	.word	0x08006a65
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006a34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a38:	3308      	adds	r3, #8
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f004 fad6 	bl	800afec <RCCEx_PLL2_Config>
 8006a40:	4603      	mov	r3, r0
 8006a42:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8006a46:	e00e      	b.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006a48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a4c:	3330      	adds	r3, #48	@ 0x30
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f004 fb64 	bl	800b11c <RCCEx_PLL3_Config>
 8006a54:	4603      	mov	r3, r0
 8006a56:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8006a5a:	e004      	b.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006a62:	e000      	b.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8006a64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a66:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d10d      	bne.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8006a6e:	4b2c      	ldr	r3, [pc, #176]	@ (8006b20 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006a70:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006a74:	f023 0107 	bic.w	r1, r3, #7
 8006a78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a80:	4a27      	ldr	r2, [pc, #156]	@ (8006b20 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006a82:	430b      	orrs	r3, r1
 8006a84:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006a88:	e003      	b.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a8a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a8e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8006a92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a9a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006a9e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006aa8:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006aac:	460b      	mov	r3, r1
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	d04f      	beq.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8006ab2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aba:	2b50      	cmp	r3, #80	@ 0x50
 8006abc:	d029      	beq.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8006abe:	2b50      	cmp	r3, #80	@ 0x50
 8006ac0:	d823      	bhi.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006ac2:	2b40      	cmp	r3, #64	@ 0x40
 8006ac4:	d027      	beq.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8006ac6:	2b40      	cmp	r3, #64	@ 0x40
 8006ac8:	d81f      	bhi.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006aca:	2b30      	cmp	r3, #48	@ 0x30
 8006acc:	d025      	beq.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8006ace:	2b30      	cmp	r3, #48	@ 0x30
 8006ad0:	d81b      	bhi.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006ad2:	2b20      	cmp	r3, #32
 8006ad4:	d00f      	beq.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006ad6:	2b20      	cmp	r3, #32
 8006ad8:	d817      	bhi.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d022      	beq.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8006ade:	2b10      	cmp	r3, #16
 8006ae0:	d113      	bne.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006ae2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ae6:	3308      	adds	r3, #8
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f004 fa7f 	bl	800afec <RCCEx_PLL2_Config>
 8006aee:	4603      	mov	r3, r0
 8006af0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8006af4:	e017      	b.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006af6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006afa:	3330      	adds	r3, #48	@ 0x30
 8006afc:	4618      	mov	r0, r3
 8006afe:	f004 fb0d 	bl	800b11c <RCCEx_PLL3_Config>
 8006b02:	4603      	mov	r3, r0
 8006b04:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8006b08:	e00d      	b.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006b10:	e009      	b.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8006b12:	bf00      	nop
 8006b14:	e007      	b.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8006b16:	bf00      	nop
 8006b18:	e005      	b.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8006b1a:	bf00      	nop
 8006b1c:	e003      	b.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8006b1e:	bf00      	nop
 8006b20:	44020c00 	.word	0x44020c00
        break;
 8006b24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d10d      	bne.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8006b2e:	4baf      	ldr	r3, [pc, #700]	@ (8006dec <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006b30:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006b34:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8006b38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b40:	4aaa      	ldr	r2, [pc, #680]	@ (8006dec <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006b42:	430b      	orrs	r3, r1
 8006b44:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006b48:	e003      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b4a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b4e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006b52:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b5a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006b5e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006b62:	2300      	movs	r3, #0
 8006b64:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006b68:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006b6c:	460b      	mov	r3, r1
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	d055      	beq.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8006b72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b7a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006b7e:	d031      	beq.n	8006be4 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8006b80:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006b84:	d82a      	bhi.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8006b86:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b8a:	d02d      	beq.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8006b8c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b90:	d824      	bhi.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8006b92:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006b96:	d029      	beq.n	8006bec <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8006b98:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006b9c:	d81e      	bhi.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8006b9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ba2:	d011      	beq.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8006ba4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ba8:	d818      	bhi.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d020      	beq.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8006bae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bb2:	d113      	bne.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006bb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006bb8:	3308      	adds	r3, #8
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f004 fa16 	bl	800afec <RCCEx_PLL2_Config>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8006bc6:	e014      	b.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006bc8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006bcc:	3330      	adds	r3, #48	@ 0x30
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f004 faa4 	bl	800b11c <RCCEx_PLL3_Config>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8006bda:	e00a      	b.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006be2:	e006      	b.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006be4:	bf00      	nop
 8006be6:	e004      	b.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006be8:	bf00      	nop
 8006bea:	e002      	b.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006bec:	bf00      	nop
 8006bee:	e000      	b.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006bf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006bf2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d10d      	bne.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8006bfa:	4b7c      	ldr	r3, [pc, #496]	@ (8006dec <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c00:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006c04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c0c:	4a77      	ldr	r2, [pc, #476]	@ (8006dec <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006c0e:	430b      	orrs	r3, r1
 8006c10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006c14:	e003      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c16:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c1a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006c1e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c26:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006c2a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006c2e:	2300      	movs	r3, #0
 8006c30:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006c34:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006c38:	460b      	mov	r3, r1
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	d03d      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8006c3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c46:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c4a:	d01b      	beq.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8006c4c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c50:	d814      	bhi.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8006c52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c56:	d017      	beq.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8006c58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c5c:	d80e      	bhi.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d014      	beq.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8006c62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c66:	d109      	bne.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006c68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c6c:	3330      	adds	r3, #48	@ 0x30
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f004 fa54 	bl	800b11c <RCCEx_PLL3_Config>
 8006c74:	4603      	mov	r3, r0
 8006c76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8006c7a:	e008      	b.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006c82:	e004      	b.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8006c84:	bf00      	nop
 8006c86:	e002      	b.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8006c88:	bf00      	nop
 8006c8a:	e000      	b.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8006c8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c8e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d10d      	bne.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006c96:	4b55      	ldr	r3, [pc, #340]	@ (8006dec <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006c98:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006c9c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006ca0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ca8:	4a50      	ldr	r2, [pc, #320]	@ (8006dec <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006caa:	430b      	orrs	r3, r1
 8006cac:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006cb0:	e003      	b.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cb2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006cb6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006cba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006cc6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006cca:	2300      	movs	r3, #0
 8006ccc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006cd0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006cd4:	460b      	mov	r3, r1
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	d03d      	beq.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8006cda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ce2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006ce6:	d01b      	beq.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8006ce8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006cec:	d814      	bhi.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8006cee:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006cf2:	d017      	beq.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8006cf4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006cf8:	d80e      	bhi.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d014      	beq.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8006cfe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006d02:	d109      	bne.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006d04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d08:	3330      	adds	r3, #48	@ 0x30
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f004 fa06 	bl	800b11c <RCCEx_PLL3_Config>
 8006d10:	4603      	mov	r3, r0
 8006d12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8006d16:	e008      	b.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006d1e:	e004      	b.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8006d20:	bf00      	nop
 8006d22:	e002      	b.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8006d24:	bf00      	nop
 8006d26:	e000      	b.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8006d28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d2a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d10d      	bne.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8006d32:	4b2e      	ldr	r3, [pc, #184]	@ (8006dec <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006d34:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d38:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8006d3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d44:	4a29      	ldr	r2, [pc, #164]	@ (8006dec <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006d46:	430b      	orrs	r3, r1
 8006d48:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006d4c:	e003      	b.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d4e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d52:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5e:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006d62:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d66:	2300      	movs	r3, #0
 8006d68:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006d6c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d70:	460b      	mov	r3, r1
 8006d72:	4313      	orrs	r3, r2
 8006d74:	d040      	beq.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8006d76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d7e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d82:	d01b      	beq.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8006d84:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d88:	d814      	bhi.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8006d8a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d8e:	d017      	beq.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006d90:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d94:	d80e      	bhi.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d014      	beq.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8006d9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d9e:	d109      	bne.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006da0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006da4:	3330      	adds	r3, #48	@ 0x30
 8006da6:	4618      	mov	r0, r3
 8006da8:	f004 f9b8 	bl	800b11c <RCCEx_PLL3_Config>
 8006dac:	4603      	mov	r3, r0
 8006dae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 8006db2:	e008      	b.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006db4:	2301      	movs	r3, #1
 8006db6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006dba:	e004      	b.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8006dbc:	bf00      	nop
 8006dbe:	e002      	b.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8006dc0:	bf00      	nop
 8006dc2:	e000      	b.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8006dc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dc6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d110      	bne.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8006dce:	4b07      	ldr	r3, [pc, #28]	@ (8006dec <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006dd0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006dd4:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006dd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ddc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006de0:	4a02      	ldr	r2, [pc, #8]	@ (8006dec <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006de2:	430b      	orrs	r3, r1
 8006de4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006de8:	e006      	b.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8006dea:	bf00      	nop
 8006dec:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006df0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006df4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006df8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e00:	2100      	movs	r1, #0
 8006e02:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8006e06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006e0e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006e12:	460b      	mov	r3, r1
 8006e14:	4313      	orrs	r3, r2
 8006e16:	d03d      	beq.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8006e18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006e24:	d01b      	beq.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8006e26:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006e2a:	d814      	bhi.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8006e2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006e30:	d017      	beq.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8006e32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006e36:	d80e      	bhi.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d014      	beq.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8006e3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e40:	d109      	bne.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006e42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e46:	3330      	adds	r3, #48	@ 0x30
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f004 f967 	bl	800b11c <RCCEx_PLL3_Config>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8006e54:	e008      	b.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006e5c:	e004      	b.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8006e5e:	bf00      	nop
 8006e60:	e002      	b.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8006e62:	bf00      	nop
 8006e64:	e000      	b.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8006e66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e68:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d10d      	bne.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8006e70:	4bbe      	ldr	r3, [pc, #760]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006e72:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006e76:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006e7a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e82:	4aba      	ldr	r2, [pc, #744]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006e84:	430b      	orrs	r3, r1
 8006e86:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006e8a:	e003      	b.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e8c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e90:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8006e94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e9c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006ea0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006eaa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006eae:	460b      	mov	r3, r1
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	d035      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8006eb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006eb8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006ebc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ec0:	d015      	beq.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8006ec2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ec6:	d80e      	bhi.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d012      	beq.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8006ecc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ed0:	d109      	bne.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006ed2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ed6:	3330      	adds	r3, #48	@ 0x30
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f004 f91f 	bl	800b11c <RCCEx_PLL3_Config>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8006ee4:	e006      	b.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006eec:	e002      	b.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8006eee:	bf00      	nop
 8006ef0:	e000      	b.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8006ef2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ef4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10d      	bne.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8006efc:	4b9b      	ldr	r3, [pc, #620]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006efe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f02:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8006f06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f0a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006f0e:	4a97      	ldr	r2, [pc, #604]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006f10:	430b      	orrs	r3, r1
 8006f12:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006f16:	e003      	b.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f18:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006f1c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006f20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f28:	2100      	movs	r1, #0
 8006f2a:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8006f2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f32:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006f36:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	d00e      	beq.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8006f40:	4b8a      	ldr	r3, [pc, #552]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006f42:	69db      	ldr	r3, [r3, #28]
 8006f44:	4a89      	ldr	r2, [pc, #548]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006f46:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006f4a:	61d3      	str	r3, [r2, #28]
 8006f4c:	4b87      	ldr	r3, [pc, #540]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006f4e:	69d9      	ldr	r1, [r3, #28]
 8006f50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f54:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006f58:	4a84      	ldr	r2, [pc, #528]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006f5a:	430b      	orrs	r3, r1
 8006f5c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006f5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f66:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006f6a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f6e:	2300      	movs	r3, #0
 8006f70:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006f74:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006f78:	460b      	mov	r3, r1
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	d055      	beq.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8006f7e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006f86:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006f8a:	d031      	beq.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8006f8c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006f90:	d82a      	bhi.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8006f92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f96:	d02d      	beq.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8006f98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f9c:	d824      	bhi.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8006f9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fa2:	d029      	beq.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8006fa4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fa8:	d81e      	bhi.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8006faa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fae:	d011      	beq.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8006fb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fb4:	d818      	bhi.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d020      	beq.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8006fba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fbe:	d113      	bne.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006fc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fc4:	3308      	adds	r3, #8
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f004 f810 	bl	800afec <RCCEx_PLL2_Config>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8006fd2:	e014      	b.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006fd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fd8:	3330      	adds	r3, #48	@ 0x30
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f004 f89e 	bl	800b11c <RCCEx_PLL3_Config>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8006fe6:	e00a      	b.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006fee:	e006      	b.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006ff0:	bf00      	nop
 8006ff2:	e004      	b.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006ff4:	bf00      	nop
 8006ff6:	e002      	b.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006ff8:	bf00      	nop
 8006ffa:	e000      	b.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006ffc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ffe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007002:	2b00      	cmp	r3, #0
 8007004:	d10d      	bne.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8007006:	4b59      	ldr	r3, [pc, #356]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007008:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800700c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007010:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007014:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007018:	4a54      	ldr	r2, [pc, #336]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800701a:	430b      	orrs	r3, r1
 800701c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007020:	e003      	b.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007022:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007026:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800702a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800702e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007032:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007036:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800703a:	2300      	movs	r3, #0
 800703c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007040:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007044:	460b      	mov	r3, r1
 8007046:	4313      	orrs	r3, r2
 8007048:	d055      	beq.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800704a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800704e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007052:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007056:	d031      	beq.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8007058:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800705c:	d82a      	bhi.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800705e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007062:	d02d      	beq.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8007064:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007068:	d824      	bhi.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800706a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800706e:	d029      	beq.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8007070:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007074:	d81e      	bhi.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8007076:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800707a:	d011      	beq.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 800707c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007080:	d818      	bhi.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8007082:	2b00      	cmp	r3, #0
 8007084:	d020      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007086:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800708a:	d113      	bne.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800708c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007090:	3308      	adds	r3, #8
 8007092:	4618      	mov	r0, r3
 8007094:	f003 ffaa 	bl	800afec <RCCEx_PLL2_Config>
 8007098:	4603      	mov	r3, r0
 800709a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800709e:	e014      	b.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80070a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070a4:	3330      	adds	r3, #48	@ 0x30
 80070a6:	4618      	mov	r0, r3
 80070a8:	f004 f838 	bl	800b11c <RCCEx_PLL3_Config>
 80070ac:	4603      	mov	r3, r0
 80070ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80070b2:	e00a      	b.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070b4:	2301      	movs	r3, #1
 80070b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80070ba:	e006      	b.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80070bc:	bf00      	nop
 80070be:	e004      	b.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80070c0:	bf00      	nop
 80070c2:	e002      	b.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80070c4:	bf00      	nop
 80070c6:	e000      	b.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80070c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d10d      	bne.n	80070ee <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80070d2:	4b26      	ldr	r3, [pc, #152]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80070d4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80070d8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80070dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070e0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80070e4:	4a21      	ldr	r2, [pc, #132]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80070e6:	430b      	orrs	r3, r1
 80070e8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80070ec:	e003      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070ee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80070f2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 80070f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070fe:	2100      	movs	r1, #0
 8007100:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8007104:	f003 0320 	and.w	r3, r3, #32
 8007108:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800710c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007110:	460b      	mov	r3, r1
 8007112:	4313      	orrs	r3, r2
 8007114:	d057      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8007116:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800711a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800711e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007122:	d033      	beq.n	800718c <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8007124:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007128:	d82c      	bhi.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800712a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800712e:	d02f      	beq.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8007130:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007134:	d826      	bhi.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8007136:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800713a:	d02b      	beq.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 800713c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007140:	d820      	bhi.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8007142:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007146:	d013      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007148:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800714c:	d81a      	bhi.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800714e:	2b00      	cmp	r3, #0
 8007150:	d022      	beq.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8007152:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007156:	d115      	bne.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007158:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800715c:	3308      	adds	r3, #8
 800715e:	4618      	mov	r0, r3
 8007160:	f003 ff44 	bl	800afec <RCCEx_PLL2_Config>
 8007164:	4603      	mov	r3, r0
 8007166:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800716a:	e016      	b.n	800719a <HAL_RCCEx_PeriphCLKConfig+0xffe>
 800716c:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007170:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007174:	3330      	adds	r3, #48	@ 0x30
 8007176:	4618      	mov	r0, r3
 8007178:	f003 ffd0 	bl	800b11c <RCCEx_PLL3_Config>
 800717c:	4603      	mov	r3, r0
 800717e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8007182:	e00a      	b.n	800719a <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007184:	2301      	movs	r3, #1
 8007186:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800718a:	e006      	b.n	800719a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800718c:	bf00      	nop
 800718e:	e004      	b.n	800719a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8007190:	bf00      	nop
 8007192:	e002      	b.n	800719a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8007194:	bf00      	nop
 8007196:	e000      	b.n	800719a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8007198:	bf00      	nop
    }

    if (ret == HAL_OK)
 800719a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d10d      	bne.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80071a2:	4bbb      	ldr	r3, [pc, #748]	@ (8007490 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80071a4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80071a8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80071ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071b0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80071b4:	4ab6      	ldr	r2, [pc, #728]	@ (8007490 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80071b6:	430b      	orrs	r3, r1
 80071b8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80071bc:	e003      	b.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80071c2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80071c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ce:	2100      	movs	r1, #0
 80071d0:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 80071d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80071dc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80071e0:	460b      	mov	r3, r1
 80071e2:	4313      	orrs	r3, r2
 80071e4:	d055      	beq.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 80071e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80071ee:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80071f2:	d031      	beq.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80071f4:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80071f8:	d82a      	bhi.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80071fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071fe:	d02d      	beq.n	800725c <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8007200:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007204:	d824      	bhi.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8007206:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800720a:	d029      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 800720c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007210:	d81e      	bhi.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8007212:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007216:	d011      	beq.n	800723c <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8007218:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800721c:	d818      	bhi.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800721e:	2b00      	cmp	r3, #0
 8007220:	d020      	beq.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8007222:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007226:	d113      	bne.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007228:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800722c:	3308      	adds	r3, #8
 800722e:	4618      	mov	r0, r3
 8007230:	f003 fedc 	bl	800afec <RCCEx_PLL2_Config>
 8007234:	4603      	mov	r3, r0
 8007236:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800723a:	e014      	b.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800723c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007240:	3330      	adds	r3, #48	@ 0x30
 8007242:	4618      	mov	r0, r3
 8007244:	f003 ff6a 	bl	800b11c <RCCEx_PLL3_Config>
 8007248:	4603      	mov	r3, r0
 800724a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800724e:	e00a      	b.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007250:	2301      	movs	r3, #1
 8007252:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007256:	e006      	b.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8007258:	bf00      	nop
 800725a:	e004      	b.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800725c:	bf00      	nop
 800725e:	e002      	b.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8007260:	bf00      	nop
 8007262:	e000      	b.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8007264:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007266:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800726a:	2b00      	cmp	r3, #0
 800726c:	d10d      	bne.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 800726e:	4b88      	ldr	r3, [pc, #544]	@ (8007490 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007270:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007274:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8007278:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800727c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007280:	4a83      	ldr	r2, [pc, #524]	@ (8007490 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007282:	430b      	orrs	r3, r1
 8007284:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007288:	e003      	b.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800728a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800728e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8007292:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800729a:	2100      	movs	r1, #0
 800729c:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80072a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80072a8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80072ac:	460b      	mov	r3, r1
 80072ae:	4313      	orrs	r3, r2
 80072b0:	d055      	beq.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80072b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072b6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80072ba:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80072be:	d031      	beq.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 80072c0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80072c4:	d82a      	bhi.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80072c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80072ca:	d02d      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 80072cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80072d0:	d824      	bhi.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80072d2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80072d6:	d029      	beq.n	800732c <HAL_RCCEx_PeriphCLKConfig+0x1190>
 80072d8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80072dc:	d81e      	bhi.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80072de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072e2:	d011      	beq.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 80072e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072e8:	d818      	bhi.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d020      	beq.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 80072ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072f2:	d113      	bne.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80072f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072f8:	3308      	adds	r3, #8
 80072fa:	4618      	mov	r0, r3
 80072fc:	f003 fe76 	bl	800afec <RCCEx_PLL2_Config>
 8007300:	4603      	mov	r3, r0
 8007302:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8007306:	e014      	b.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007308:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800730c:	3330      	adds	r3, #48	@ 0x30
 800730e:	4618      	mov	r0, r3
 8007310:	f003 ff04 	bl	800b11c <RCCEx_PLL3_Config>
 8007314:	4603      	mov	r3, r0
 8007316:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800731a:	e00a      	b.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007322:	e006      	b.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8007324:	bf00      	nop
 8007326:	e004      	b.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8007328:	bf00      	nop
 800732a:	e002      	b.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800732c:	bf00      	nop
 800732e:	e000      	b.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8007330:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007332:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007336:	2b00      	cmp	r3, #0
 8007338:	d10d      	bne.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 800733a:	4b55      	ldr	r3, [pc, #340]	@ (8007490 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800733c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007340:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007344:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007348:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800734c:	4a50      	ldr	r2, [pc, #320]	@ (8007490 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800734e:	430b      	orrs	r3, r1
 8007350:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007354:	e003      	b.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007356:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800735a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 800735e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007366:	2100      	movs	r1, #0
 8007368:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 800736c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007370:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007374:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007378:	460b      	mov	r3, r1
 800737a:	4313      	orrs	r3, r2
 800737c:	d055      	beq.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 800737e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007382:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007386:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800738a:	d031      	beq.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 800738c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007390:	d82a      	bhi.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8007392:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007396:	d02d      	beq.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8007398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800739c:	d824      	bhi.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800739e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80073a2:	d029      	beq.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80073a4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80073a8:	d81e      	bhi.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80073aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073ae:	d011      	beq.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80073b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073b4:	d818      	bhi.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d020      	beq.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x1260>
 80073ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073be:	d113      	bne.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80073c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073c4:	3308      	adds	r3, #8
 80073c6:	4618      	mov	r0, r3
 80073c8:	f003 fe10 	bl	800afec <RCCEx_PLL2_Config>
 80073cc:	4603      	mov	r3, r0
 80073ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80073d2:	e014      	b.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80073d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073d8:	3330      	adds	r3, #48	@ 0x30
 80073da:	4618      	mov	r0, r3
 80073dc:	f003 fe9e 	bl	800b11c <RCCEx_PLL3_Config>
 80073e0:	4603      	mov	r3, r0
 80073e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80073e6:	e00a      	b.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80073ee:	e006      	b.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80073f0:	bf00      	nop
 80073f2:	e004      	b.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80073f4:	bf00      	nop
 80073f6:	e002      	b.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80073f8:	bf00      	nop
 80073fa:	e000      	b.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80073fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007402:	2b00      	cmp	r3, #0
 8007404:	d10d      	bne.n	8007422 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8007406:	4b22      	ldr	r3, [pc, #136]	@ (8007490 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007408:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800740c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007410:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007414:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007418:	4a1d      	ldr	r2, [pc, #116]	@ (8007490 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800741a:	430b      	orrs	r3, r1
 800741c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007420:	e003      	b.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007422:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007426:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800742a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800742e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007432:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007436:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800743a:	2300      	movs	r3, #0
 800743c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007440:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007444:	460b      	mov	r3, r1
 8007446:	4313      	orrs	r3, r2
 8007448:	d055      	beq.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800744a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800744e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007452:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007456:	d035      	beq.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8007458:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800745c:	d82e      	bhi.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800745e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007462:	d031      	beq.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8007464:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007468:	d828      	bhi.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800746a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800746e:	d01b      	beq.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8007470:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007474:	d822      	bhi.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8007476:	2b00      	cmp	r3, #0
 8007478:	d003      	beq.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 800747a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800747e:	d009      	beq.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8007480:	e01c      	b.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007482:	4b03      	ldr	r3, [pc, #12]	@ (8007490 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007486:	4a02      	ldr	r2, [pc, #8]	@ (8007490 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007488:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800748c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800748e:	e01c      	b.n	80074ca <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8007490:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007494:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007498:	3308      	adds	r3, #8
 800749a:	4618      	mov	r0, r3
 800749c:	f003 fda6 	bl	800afec <RCCEx_PLL2_Config>
 80074a0:	4603      	mov	r3, r0
 80074a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80074a6:	e010      	b.n	80074ca <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80074a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074ac:	3330      	adds	r3, #48	@ 0x30
 80074ae:	4618      	mov	r0, r3
 80074b0:	f003 fe34 	bl	800b11c <RCCEx_PLL3_Config>
 80074b4:	4603      	mov	r3, r0
 80074b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80074ba:	e006      	b.n	80074ca <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80074c2:	e002      	b.n	80074ca <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80074c4:	bf00      	nop
 80074c6:	e000      	b.n	80074ca <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80074c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d10d      	bne.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80074d2:	4bc3      	ldr	r3, [pc, #780]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80074d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80074d8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80074dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80074e4:	4abe      	ldr	r2, [pc, #760]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80074e6:	430b      	orrs	r3, r1
 80074e8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80074ec:	e003      	b.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074ee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80074f2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 80074f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074fe:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007502:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007506:	2300      	movs	r3, #0
 8007508:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800750c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007510:	460b      	mov	r3, r1
 8007512:	4313      	orrs	r3, r2
 8007514:	d051      	beq.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8007516:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800751a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800751e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007522:	d033      	beq.n	800758c <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8007524:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007528:	d82c      	bhi.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800752a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800752e:	d02d      	beq.n	800758c <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8007530:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007534:	d826      	bhi.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8007536:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800753a:	d019      	beq.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 800753c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007540:	d820      	bhi.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8007542:	2b00      	cmp	r3, #0
 8007544:	d003      	beq.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8007546:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800754a:	d007      	beq.n	800755c <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 800754c:	e01a      	b.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800754e:	4ba4      	ldr	r3, [pc, #656]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007552:	4aa3      	ldr	r2, [pc, #652]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007554:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007558:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800755a:	e018      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800755c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007560:	3308      	adds	r3, #8
 8007562:	4618      	mov	r0, r3
 8007564:	f003 fd42 	bl	800afec <RCCEx_PLL2_Config>
 8007568:	4603      	mov	r3, r0
 800756a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800756e:	e00e      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007570:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007574:	3330      	adds	r3, #48	@ 0x30
 8007576:	4618      	mov	r0, r3
 8007578:	f003 fdd0 	bl	800b11c <RCCEx_PLL3_Config>
 800757c:	4603      	mov	r3, r0
 800757e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007582:	e004      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800758a:	e000      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 800758c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800758e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007592:	2b00      	cmp	r3, #0
 8007594:	d10d      	bne.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8007596:	4b92      	ldr	r3, [pc, #584]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007598:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800759c:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 80075a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075a4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80075a8:	4a8d      	ldr	r2, [pc, #564]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80075aa:	430b      	orrs	r3, r1
 80075ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80075b0:	e003      	b.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80075b6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80075ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80075c6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80075c8:	2300      	movs	r3, #0
 80075ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80075cc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80075d0:	460b      	mov	r3, r1
 80075d2:	4313      	orrs	r3, r2
 80075d4:	d032      	beq.n	800763c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80075d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075da:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80075de:	2b05      	cmp	r3, #5
 80075e0:	d80f      	bhi.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 80075e2:	2b03      	cmp	r3, #3
 80075e4:	d211      	bcs.n	800760a <HAL_RCCEx_PeriphCLKConfig+0x146e>
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d911      	bls.n	800760e <HAL_RCCEx_PeriphCLKConfig+0x1472>
 80075ea:	2b02      	cmp	r3, #2
 80075ec:	d109      	bne.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80075ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075f2:	3308      	adds	r3, #8
 80075f4:	4618      	mov	r0, r3
 80075f6:	f003 fcf9 	bl	800afec <RCCEx_PLL2_Config>
 80075fa:	4603      	mov	r3, r0
 80075fc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007600:	e006      	b.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8007602:	2301      	movs	r3, #1
 8007604:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007608:	e002      	b.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800760a:	bf00      	nop
 800760c:	e000      	b.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800760e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007610:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007614:	2b00      	cmp	r3, #0
 8007616:	d10d      	bne.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8007618:	4b71      	ldr	r3, [pc, #452]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800761a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800761e:	f023 0107 	bic.w	r1, r3, #7
 8007622:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007626:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800762a:	4a6d      	ldr	r2, [pc, #436]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800762c:	430b      	orrs	r3, r1
 800762e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007632:	e003      	b.n	800763c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007634:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007638:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800763c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007644:	2100      	movs	r1, #0
 8007646:	6739      	str	r1, [r7, #112]	@ 0x70
 8007648:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800764c:	677b      	str	r3, [r7, #116]	@ 0x74
 800764e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007652:	460b      	mov	r3, r1
 8007654:	4313      	orrs	r3, r2
 8007656:	d024      	beq.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8007658:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800765c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007660:	2b00      	cmp	r3, #0
 8007662:	d005      	beq.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8007664:	2b08      	cmp	r3, #8
 8007666:	d005      	beq.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007668:	2301      	movs	r3, #1
 800766a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800766e:	e002      	b.n	8007676 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8007670:	bf00      	nop
 8007672:	e000      	b.n	8007676 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8007674:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007676:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800767a:	2b00      	cmp	r3, #0
 800767c:	d10d      	bne.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800767e:	4b58      	ldr	r3, [pc, #352]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007680:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007684:	f023 0108 	bic.w	r1, r3, #8
 8007688:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800768c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007690:	4a53      	ldr	r2, [pc, #332]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007692:	430b      	orrs	r3, r1
 8007694:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007698:	e003      	b.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800769a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800769e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80076a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80076a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076aa:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80076ae:	66bb      	str	r3, [r7, #104]	@ 0x68
 80076b0:	2300      	movs	r3, #0
 80076b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80076b4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80076b8:	460b      	mov	r3, r1
 80076ba:	4313      	orrs	r3, r2
 80076bc:	f000 80b9 	beq.w	8007832 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80076c0:	4b48      	ldr	r3, [pc, #288]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80076c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076c4:	4a47      	ldr	r2, [pc, #284]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80076c6:	f043 0301 	orr.w	r3, r3, #1
 80076ca:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80076cc:	f7fc fb0e 	bl	8003cec <HAL_GetTick>
 80076d0:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80076d4:	e00b      	b.n	80076ee <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076d6:	f7fc fb09 	bl	8003cec <HAL_GetTick>
 80076da:	4602      	mov	r2, r0
 80076dc:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80076e0:	1ad3      	subs	r3, r2, r3
 80076e2:	2b02      	cmp	r3, #2
 80076e4:	d903      	bls.n	80076ee <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 80076e6:	2303      	movs	r3, #3
 80076e8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80076ec:	e005      	b.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80076ee:	4b3d      	ldr	r3, [pc, #244]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80076f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076f2:	f003 0301 	and.w	r3, r3, #1
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d0ed      	beq.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 80076fa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80076fe:	2b00      	cmp	r3, #0
 8007700:	f040 8093 	bne.w	800782a <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007704:	4b36      	ldr	r3, [pc, #216]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007706:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800770a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800770e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8007712:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007716:	2b00      	cmp	r3, #0
 8007718:	d023      	beq.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 800771a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800771e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8007722:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007726:	4293      	cmp	r3, r2
 8007728:	d01b      	beq.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800772a:	4b2d      	ldr	r3, [pc, #180]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800772c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007730:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007734:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007738:	4b29      	ldr	r3, [pc, #164]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800773a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800773e:	4a28      	ldr	r2, [pc, #160]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007740:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007744:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007748:	4b25      	ldr	r3, [pc, #148]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800774a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800774e:	4a24      	ldr	r2, [pc, #144]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007750:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007754:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007758:	4a21      	ldr	r2, [pc, #132]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800775a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800775e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007762:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007766:	f003 0301 	and.w	r3, r3, #1
 800776a:	2b00      	cmp	r3, #0
 800776c:	d019      	beq.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800776e:	f7fc fabd 	bl	8003cec <HAL_GetTick>
 8007772:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007776:	e00d      	b.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007778:	f7fc fab8 	bl	8003cec <HAL_GetTick>
 800777c:	4602      	mov	r2, r0
 800777e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8007782:	1ad2      	subs	r2, r2, r3
 8007784:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007788:	429a      	cmp	r2, r3
 800778a:	d903      	bls.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 800778c:	2303      	movs	r3, #3
 800778e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8007792:	e006      	b.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007794:	4b12      	ldr	r3, [pc, #72]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007796:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800779a:	f003 0302 	and.w	r3, r3, #2
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d0ea      	beq.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 80077a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d13a      	bne.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80077aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80077ae:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80077b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077ba:	d115      	bne.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 80077bc:	4b08      	ldr	r3, [pc, #32]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80077be:	69db      	ldr	r3, [r3, #28]
 80077c0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80077c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80077c8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80077cc:	091b      	lsrs	r3, r3, #4
 80077ce:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80077d2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80077d6:	4a02      	ldr	r2, [pc, #8]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80077d8:	430b      	orrs	r3, r1
 80077da:	61d3      	str	r3, [r2, #28]
 80077dc:	e00a      	b.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 80077de:	bf00      	nop
 80077e0:	44020c00 	.word	0x44020c00
 80077e4:	44020800 	.word	0x44020800
 80077e8:	4b9f      	ldr	r3, [pc, #636]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80077ea:	69db      	ldr	r3, [r3, #28]
 80077ec:	4a9e      	ldr	r2, [pc, #632]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80077ee:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80077f2:	61d3      	str	r3, [r2, #28]
 80077f4:	4b9c      	ldr	r3, [pc, #624]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80077f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077fa:	4a9b      	ldr	r2, [pc, #620]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80077fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007800:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007804:	4b98      	ldr	r3, [pc, #608]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007806:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800780a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800780e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8007812:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007816:	4a94      	ldr	r2, [pc, #592]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007818:	430b      	orrs	r3, r1
 800781a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800781e:	e008      	b.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007820:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007824:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8007828:	e003      	b.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800782a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800782e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007832:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800783a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800783e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007840:	2300      	movs	r3, #0
 8007842:	667b      	str	r3, [r7, #100]	@ 0x64
 8007844:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007848:	460b      	mov	r3, r1
 800784a:	4313      	orrs	r3, r2
 800784c:	d035      	beq.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800784e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007852:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007856:	2b30      	cmp	r3, #48	@ 0x30
 8007858:	d014      	beq.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 800785a:	2b30      	cmp	r3, #48	@ 0x30
 800785c:	d80e      	bhi.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800785e:	2b20      	cmp	r3, #32
 8007860:	d012      	beq.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8007862:	2b20      	cmp	r3, #32
 8007864:	d80a      	bhi.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8007866:	2b00      	cmp	r3, #0
 8007868:	d010      	beq.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 800786a:	2b10      	cmp	r3, #16
 800786c:	d106      	bne.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800786e:	4b7e      	ldr	r3, [pc, #504]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007872:	4a7d      	ldr	r2, [pc, #500]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007874:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007878:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 800787a:	e008      	b.n	800788e <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007882:	e004      	b.n	800788e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8007884:	bf00      	nop
 8007886:	e002      	b.n	800788e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8007888:	bf00      	nop
 800788a:	e000      	b.n	800788e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800788c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800788e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007892:	2b00      	cmp	r3, #0
 8007894:	d10d      	bne.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8007896:	4b74      	ldr	r3, [pc, #464]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007898:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800789c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80078a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80078a4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80078a8:	4a6f      	ldr	r2, [pc, #444]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80078aa:	430b      	orrs	r3, r1
 80078ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80078b0:	e003      	b.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80078b6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80078ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80078be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c2:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80078c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80078c8:	2300      	movs	r3, #0
 80078ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80078cc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80078d0:	460b      	mov	r3, r1
 80078d2:	4313      	orrs	r3, r2
 80078d4:	d033      	beq.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 80078d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80078da:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d002      	beq.n	80078e8 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 80078e2:	2b40      	cmp	r3, #64	@ 0x40
 80078e4:	d007      	beq.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 80078e6:	e010      	b.n	800790a <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078e8:	4b5f      	ldr	r3, [pc, #380]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80078ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ec:	4a5e      	ldr	r2, [pc, #376]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80078ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80078f2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 80078f4:	e00d      	b.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80078f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80078fa:	3308      	adds	r3, #8
 80078fc:	4618      	mov	r0, r3
 80078fe:	f003 fb75 	bl	800afec <RCCEx_PLL2_Config>
 8007902:	4603      	mov	r3, r0
 8007904:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8007908:	e003      	b.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007910:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007912:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007916:	2b00      	cmp	r3, #0
 8007918:	d10d      	bne.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 800791a:	4b53      	ldr	r3, [pc, #332]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800791c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007920:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8007924:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007928:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800792c:	4a4e      	ldr	r2, [pc, #312]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800792e:	430b      	orrs	r3, r1
 8007930:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007934:	e003      	b.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007936:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800793a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800793e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007946:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800794a:	653b      	str	r3, [r7, #80]	@ 0x50
 800794c:	2300      	movs	r3, #0
 800794e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007950:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007954:	460b      	mov	r3, r1
 8007956:	4313      	orrs	r3, r2
 8007958:	d033      	beq.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 800795a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800795e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8007962:	2b00      	cmp	r3, #0
 8007964:	d002      	beq.n	800796c <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8007966:	2b80      	cmp	r3, #128	@ 0x80
 8007968:	d007      	beq.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x17de>
 800796a:	e010      	b.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800796c:	4b3e      	ldr	r3, [pc, #248]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800796e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007970:	4a3d      	ldr	r2, [pc, #244]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007972:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007976:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8007978:	e00d      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800797a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800797e:	3308      	adds	r3, #8
 8007980:	4618      	mov	r0, r3
 8007982:	f003 fb33 	bl	800afec <RCCEx_PLL2_Config>
 8007986:	4603      	mov	r3, r0
 8007988:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 800798c:	e003      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 800798e:	2301      	movs	r3, #1
 8007990:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007994:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007996:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800799a:	2b00      	cmp	r3, #0
 800799c:	d10d      	bne.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 800799e:	4b32      	ldr	r3, [pc, #200]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80079a0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80079a4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80079a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80079ac:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80079b0:	4a2d      	ldr	r2, [pc, #180]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80079b2:	430b      	orrs	r3, r1
 80079b4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80079b8:	e003      	b.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80079be:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80079c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80079c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ca:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80079ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079d0:	2300      	movs	r3, #0
 80079d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079d4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80079d8:	460b      	mov	r3, r1
 80079da:	4313      	orrs	r3, r2
 80079dc:	d04a      	beq.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80079de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80079e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80079e6:	2b04      	cmp	r3, #4
 80079e8:	d827      	bhi.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0x189e>
 80079ea:	a201      	add	r2, pc, #4	@ (adr r2, 80079f0 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 80079ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079f0:	08007a05 	.word	0x08007a05
 80079f4:	08007a13 	.word	0x08007a13
 80079f8:	08007a27 	.word	0x08007a27
 80079fc:	08007a43 	.word	0x08007a43
 8007a00:	08007a43 	.word	0x08007a43
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a04:	4b18      	ldr	r3, [pc, #96]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a08:	4a17      	ldr	r2, [pc, #92]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a0e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8007a10:	e018      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007a12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a16:	3308      	adds	r3, #8
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f003 fae7 	bl	800afec <RCCEx_PLL2_Config>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8007a24:	e00e      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007a26:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a2a:	3330      	adds	r3, #48	@ 0x30
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f003 fb75 	bl	800b11c <RCCEx_PLL3_Config>
 8007a32:	4603      	mov	r3, r0
 8007a34:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8007a38:	e004      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007a40:	e000      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8007a42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a44:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d10f      	bne.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8007a4c:	4b06      	ldr	r3, [pc, #24]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007a52:	f023 0107 	bic.w	r1, r3, #7
 8007a56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007a5e:	4a02      	ldr	r2, [pc, #8]	@ (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007a60:	430b      	orrs	r3, r1
 8007a62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007a66:	e005      	b.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8007a68:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a6c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007a70:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8007a74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a7c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007a80:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a82:	2300      	movs	r3, #0
 8007a84:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a86:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007a8a:	460b      	mov	r3, r1
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	f000 8081 	beq.w	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8007a92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a96:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007a9a:	2b20      	cmp	r3, #32
 8007a9c:	d85f      	bhi.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8007a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8007aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa4:	08007b29 	.word	0x08007b29
 8007aa8:	08007b5f 	.word	0x08007b5f
 8007aac:	08007b5f 	.word	0x08007b5f
 8007ab0:	08007b5f 	.word	0x08007b5f
 8007ab4:	08007b5f 	.word	0x08007b5f
 8007ab8:	08007b5f 	.word	0x08007b5f
 8007abc:	08007b5f 	.word	0x08007b5f
 8007ac0:	08007b5f 	.word	0x08007b5f
 8007ac4:	08007b37 	.word	0x08007b37
 8007ac8:	08007b5f 	.word	0x08007b5f
 8007acc:	08007b5f 	.word	0x08007b5f
 8007ad0:	08007b5f 	.word	0x08007b5f
 8007ad4:	08007b5f 	.word	0x08007b5f
 8007ad8:	08007b5f 	.word	0x08007b5f
 8007adc:	08007b5f 	.word	0x08007b5f
 8007ae0:	08007b5f 	.word	0x08007b5f
 8007ae4:	08007b4b 	.word	0x08007b4b
 8007ae8:	08007b5f 	.word	0x08007b5f
 8007aec:	08007b5f 	.word	0x08007b5f
 8007af0:	08007b5f 	.word	0x08007b5f
 8007af4:	08007b5f 	.word	0x08007b5f
 8007af8:	08007b5f 	.word	0x08007b5f
 8007afc:	08007b5f 	.word	0x08007b5f
 8007b00:	08007b5f 	.word	0x08007b5f
 8007b04:	08007b67 	.word	0x08007b67
 8007b08:	08007b5f 	.word	0x08007b5f
 8007b0c:	08007b5f 	.word	0x08007b5f
 8007b10:	08007b5f 	.word	0x08007b5f
 8007b14:	08007b5f 	.word	0x08007b5f
 8007b18:	08007b5f 	.word	0x08007b5f
 8007b1c:	08007b5f 	.word	0x08007b5f
 8007b20:	08007b5f 	.word	0x08007b5f
 8007b24:	08007b67 	.word	0x08007b67
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b28:	4bab      	ldr	r3, [pc, #684]	@ (8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b2c:	4aaa      	ldr	r2, [pc, #680]	@ (8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007b2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b32:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8007b34:	e018      	b.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007b36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b3a:	3308      	adds	r3, #8
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f003 fa55 	bl	800afec <RCCEx_PLL2_Config>
 8007b42:	4603      	mov	r3, r0
 8007b44:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8007b48:	e00e      	b.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007b4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b4e:	3330      	adds	r3, #48	@ 0x30
 8007b50:	4618      	mov	r0, r3
 8007b52:	f003 fae3 	bl	800b11c <RCCEx_PLL3_Config>
 8007b56:	4603      	mov	r3, r0
 8007b58:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8007b5c:	e004      	b.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007b64:	e000      	b.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8007b66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b68:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d10d      	bne.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8007b70:	4b99      	ldr	r3, [pc, #612]	@ (8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007b72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b76:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007b7a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b7e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007b82:	4a95      	ldr	r2, [pc, #596]	@ (8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007b84:	430b      	orrs	r3, r1
 8007b86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007b8a:	e003      	b.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b8c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007b90:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8007b94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007ba0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ba6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007baa:	460b      	mov	r3, r1
 8007bac:	4313      	orrs	r3, r2
 8007bae:	d04e      	beq.n	8007c4e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8007bb0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007bb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007bb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bbc:	d02e      	beq.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8007bbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bc2:	d827      	bhi.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8007bc4:	2bc0      	cmp	r3, #192	@ 0xc0
 8007bc6:	d02b      	beq.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8007bc8:	2bc0      	cmp	r3, #192	@ 0xc0
 8007bca:	d823      	bhi.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8007bcc:	2b80      	cmp	r3, #128	@ 0x80
 8007bce:	d017      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8007bd0:	2b80      	cmp	r3, #128	@ 0x80
 8007bd2:	d81f      	bhi.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d002      	beq.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8007bd8:	2b40      	cmp	r3, #64	@ 0x40
 8007bda:	d007      	beq.n	8007bec <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8007bdc:	e01a      	b.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007bde:	4b7e      	ldr	r3, [pc, #504]	@ (8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007be2:	4a7d      	ldr	r2, [pc, #500]	@ (8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007be4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007be8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8007bea:	e01a      	b.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007bec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007bf0:	3308      	adds	r3, #8
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f003 f9fa 	bl	800afec <RCCEx_PLL2_Config>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8007bfe:	e010      	b.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007c00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c04:	3330      	adds	r3, #48	@ 0x30
 8007c06:	4618      	mov	r0, r3
 8007c08:	f003 fa88 	bl	800b11c <RCCEx_PLL3_Config>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8007c12:	e006      	b.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c14:	2301      	movs	r3, #1
 8007c16:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007c1a:	e002      	b.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8007c1c:	bf00      	nop
 8007c1e:	e000      	b.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8007c20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c22:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d10d      	bne.n	8007c46 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8007c2a:	4b6b      	ldr	r3, [pc, #428]	@ (8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007c2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007c30:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007c34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007c3c:	4a66      	ldr	r2, [pc, #408]	@ (8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007c3e:	430b      	orrs	r3, r1
 8007c40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007c44:	e003      	b.n	8007c4e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c46:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007c4a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8007c4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c56:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007c5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c60:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007c64:	460b      	mov	r3, r1
 8007c66:	4313      	orrs	r3, r2
 8007c68:	d055      	beq.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8007c6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c6e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8007c72:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007c76:	d031      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8007c78:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007c7c:	d82a      	bhi.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007c7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c82:	d02d      	beq.n	8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8007c84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c88:	d824      	bhi.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007c8a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007c8e:	d029      	beq.n	8007ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8007c90:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007c94:	d81e      	bhi.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007c96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c9a:	d011      	beq.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8007c9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ca0:	d818      	bhi.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d020      	beq.n	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8007ca6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007caa:	d113      	bne.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007cac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007cb0:	3308      	adds	r3, #8
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f003 f99a 	bl	800afec <RCCEx_PLL2_Config>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8007cbe:	e014      	b.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007cc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007cc4:	3330      	adds	r3, #48	@ 0x30
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f003 fa28 	bl	800b11c <RCCEx_PLL3_Config>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8007cd2:	e00a      	b.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007cda:	e006      	b.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007cdc:	bf00      	nop
 8007cde:	e004      	b.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007ce0:	bf00      	nop
 8007ce2:	e002      	b.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007ce4:	bf00      	nop
 8007ce6:	e000      	b.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007ce8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d10d      	bne.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8007cf2:	4b39      	ldr	r3, [pc, #228]	@ (8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007cf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007cf8:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8007cfc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d00:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8007d04:	4a34      	ldr	r2, [pc, #208]	@ (8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007d06:	430b      	orrs	r3, r1
 8007d08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007d0c:	e003      	b.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d0e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007d12:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8007d16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007d22:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d24:	2300      	movs	r3, #0
 8007d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d28:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	d058      	beq.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8007d32:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d3a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007d3e:	d031      	beq.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8007d40:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007d44:	d82a      	bhi.n	8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8007d46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d4a:	d02d      	beq.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8007d4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d50:	d824      	bhi.n	8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8007d52:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007d56:	d029      	beq.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8007d58:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007d5c:	d81e      	bhi.n	8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8007d5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d62:	d011      	beq.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8007d64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d68:	d818      	bhi.n	8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d020      	beq.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 8007d6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d72:	d113      	bne.n	8007d9c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007d74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d78:	3308      	adds	r3, #8
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f003 f936 	bl	800afec <RCCEx_PLL2_Config>
 8007d80:	4603      	mov	r3, r0
 8007d82:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8007d86:	e014      	b.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007d88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d8c:	3330      	adds	r3, #48	@ 0x30
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f003 f9c4 	bl	800b11c <RCCEx_PLL3_Config>
 8007d94:	4603      	mov	r3, r0
 8007d96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8007d9a:	e00a      	b.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007da2:	e006      	b.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007da4:	bf00      	nop
 8007da6:	e004      	b.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007da8:	bf00      	nop
 8007daa:	e002      	b.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007dac:	bf00      	nop
 8007dae:	e000      	b.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007db0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007db2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d110      	bne.n	8007ddc <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8007dba:	4b07      	ldr	r3, [pc, #28]	@ (8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007dbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007dc0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8007dc4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007dc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007dcc:	4902      	ldr	r1, [pc, #8]	@ (8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007dd4:	e006      	b.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8007dd6:	bf00      	nop
 8007dd8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ddc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007de0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007de4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dec:	2100      	movs	r1, #0
 8007dee:	6239      	str	r1, [r7, #32]
 8007df0:	f003 0301 	and.w	r3, r3, #1
 8007df4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007df6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007dfa:	460b      	mov	r3, r1
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	d055      	beq.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8007e00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e08:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007e0c:	d031      	beq.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8007e0e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007e12:	d82a      	bhi.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8007e14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e18:	d02d      	beq.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 8007e1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e1e:	d824      	bhi.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8007e20:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007e24:	d029      	beq.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8007e26:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007e2a:	d81e      	bhi.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8007e2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e30:	d011      	beq.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8007e32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e36:	d818      	bhi.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d020      	beq.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8007e3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e40:	d113      	bne.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007e42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e46:	3308      	adds	r3, #8
 8007e48:	4618      	mov	r0, r3
 8007e4a:	f003 f8cf 	bl	800afec <RCCEx_PLL2_Config>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007e54:	e014      	b.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007e56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e5a:	3330      	adds	r3, #48	@ 0x30
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	f003 f95d 	bl	800b11c <RCCEx_PLL3_Config>
 8007e62:	4603      	mov	r3, r0
 8007e64:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007e68:	e00a      	b.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007e70:	e006      	b.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8007e72:	bf00      	nop
 8007e74:	e004      	b.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8007e76:	bf00      	nop
 8007e78:	e002      	b.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8007e7a:	bf00      	nop
 8007e7c:	e000      	b.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8007e7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e80:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d10d      	bne.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8007e88:	4b88      	ldr	r3, [pc, #544]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007e8e:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8007e92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e9a:	4984      	ldr	r1, [pc, #528]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007ea2:	e003      	b.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ea4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007ea8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007eac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb4:	2100      	movs	r1, #0
 8007eb6:	61b9      	str	r1, [r7, #24]
 8007eb8:	f003 0302 	and.w	r3, r3, #2
 8007ebc:	61fb      	str	r3, [r7, #28]
 8007ebe:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007ec2:	460b      	mov	r3, r1
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	d03d      	beq.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8007ec8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007ecc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007ed0:	2b03      	cmp	r3, #3
 8007ed2:	d81c      	bhi.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8007ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8007edc <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8007ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eda:	bf00      	nop
 8007edc:	08007f17 	.word	0x08007f17
 8007ee0:	08007eed 	.word	0x08007eed
 8007ee4:	08007efb 	.word	0x08007efb
 8007ee8:	08007f17 	.word	0x08007f17
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007eec:	4b6f      	ldr	r3, [pc, #444]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ef0:	4a6e      	ldr	r2, [pc, #440]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007ef2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ef6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007ef8:	e00e      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007efa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007efe:	3308      	adds	r3, #8
 8007f00:	4618      	mov	r0, r3
 8007f02:	f003 f873 	bl	800afec <RCCEx_PLL2_Config>
 8007f06:	4603      	mov	r3, r0
 8007f08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8007f0c:	e004      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f0e:	2301      	movs	r3, #1
 8007f10:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007f14:	e000      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8007f16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f18:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d10d      	bne.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8007f20:	4b62      	ldr	r3, [pc, #392]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007f22:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f26:	f023 0203 	bic.w	r2, r3, #3
 8007f2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f2e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007f32:	495e      	ldr	r1, [pc, #376]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007f34:	4313      	orrs	r3, r2
 8007f36:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007f3a:	e003      	b.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f3c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007f40:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007f44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4c:	2100      	movs	r1, #0
 8007f4e:	6139      	str	r1, [r7, #16]
 8007f50:	f003 0304 	and.w	r3, r3, #4
 8007f54:	617b      	str	r3, [r7, #20]
 8007f56:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007f5a:	460b      	mov	r3, r1
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	d03a      	beq.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8007f60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f64:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007f68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f6c:	d00e      	beq.n	8007f8c <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 8007f6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f72:	d815      	bhi.n	8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d017      	beq.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 8007f78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f7c:	d110      	bne.n	8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f7e:	4b4b      	ldr	r3, [pc, #300]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f82:	4a4a      	ldr	r2, [pc, #296]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007f84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f88:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8007f8a:	e00e      	b.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007f8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f90:	3308      	adds	r3, #8
 8007f92:	4618      	mov	r0, r3
 8007f94:	f003 f82a 	bl	800afec <RCCEx_PLL2_Config>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8007f9e:	e004      	b.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007fa6:	e000      	b.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8007fa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007faa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d10d      	bne.n	8007fce <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8007fb2:	4b3e      	ldr	r3, [pc, #248]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007fb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007fb8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007fbc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007fc0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007fc4:	4939      	ldr	r1, [pc, #228]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8007fcc:	e003      	b.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007fd2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007fd6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fde:	2100      	movs	r1, #0
 8007fe0:	60b9      	str	r1, [r7, #8]
 8007fe2:	f003 0310 	and.w	r3, r3, #16
 8007fe6:	60fb      	str	r3, [r7, #12]
 8007fe8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007fec:	460b      	mov	r3, r1
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	d038      	beq.n	8008064 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8007ff2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007ff6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8007ffa:	2b30      	cmp	r3, #48	@ 0x30
 8007ffc:	d01b      	beq.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 8007ffe:	2b30      	cmp	r3, #48	@ 0x30
 8008000:	d815      	bhi.n	800802e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8008002:	2b10      	cmp	r3, #16
 8008004:	d002      	beq.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8008006:	2b20      	cmp	r3, #32
 8008008:	d007      	beq.n	800801a <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800800a:	e010      	b.n	800802e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800800c:	4b27      	ldr	r3, [pc, #156]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800800e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008010:	4a26      	ldr	r2, [pc, #152]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008012:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008016:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8008018:	e00e      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800801a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800801e:	3330      	adds	r3, #48	@ 0x30
 8008020:	4618      	mov	r0, r3
 8008022:	f003 f87b 	bl	800b11c <RCCEx_PLL3_Config>
 8008026:	4603      	mov	r3, r0
 8008028:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800802c:	e004      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8008034:	e000      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 8008036:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008038:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800803c:	2b00      	cmp	r3, #0
 800803e:	d10d      	bne.n	800805c <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8008040:	4b1a      	ldr	r3, [pc, #104]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008042:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008046:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800804a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800804e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8008052:	4916      	ldr	r1, [pc, #88]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008054:	4313      	orrs	r3, r2
 8008056:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800805a:	e003      	b.n	8008064 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800805c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008060:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008064:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806c:	2100      	movs	r1, #0
 800806e:	6039      	str	r1, [r7, #0]
 8008070:	f003 0308 	and.w	r3, r3, #8
 8008074:	607b      	str	r3, [r7, #4]
 8008076:	e9d7 1200 	ldrd	r1, r2, [r7]
 800807a:	460b      	mov	r3, r1
 800807c:	4313      	orrs	r3, r2
 800807e:	d00c      	beq.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8008080:	4b0a      	ldr	r3, [pc, #40]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008082:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008086:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800808a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800808e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8008092:	4906      	ldr	r1, [pc, #24]	@ (80080ac <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008094:	4313      	orrs	r3, r2
 8008096:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800809a:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 800809e:	4618      	mov	r0, r3
 80080a0:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 80080a4:	46bd      	mov	sp, r7
 80080a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80080aa:	bf00      	nop
 80080ac:	44020c00 	.word	0x44020c00

080080b0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b08b      	sub	sp, #44	@ 0x2c
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80080b8:	4bae      	ldr	r3, [pc, #696]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80080ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080c0:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80080c2:	4bac      	ldr	r3, [pc, #688]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80080c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080c6:	f003 0303 	and.w	r3, r3, #3
 80080ca:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80080cc:	4ba9      	ldr	r3, [pc, #676]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80080ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080d0:	0a1b      	lsrs	r3, r3, #8
 80080d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80080d6:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80080d8:	4ba6      	ldr	r3, [pc, #664]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80080da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080dc:	091b      	lsrs	r3, r3, #4
 80080de:	f003 0301 	and.w	r3, r3, #1
 80080e2:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80080e4:	4ba3      	ldr	r3, [pc, #652]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80080e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080e8:	08db      	lsrs	r3, r3, #3
 80080ea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80080ee:	697a      	ldr	r2, [r7, #20]
 80080f0:	fb02 f303 	mul.w	r3, r2, r3
 80080f4:	ee07 3a90 	vmov	s15, r3
 80080f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080fc:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8008100:	69bb      	ldr	r3, [r7, #24]
 8008102:	2b00      	cmp	r3, #0
 8008104:	f000 8126 	beq.w	8008354 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8008108:	69fb      	ldr	r3, [r7, #28]
 800810a:	2b03      	cmp	r3, #3
 800810c:	d053      	beq.n	80081b6 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800810e:	69fb      	ldr	r3, [r7, #28]
 8008110:	2b03      	cmp	r3, #3
 8008112:	d86f      	bhi.n	80081f4 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	2b01      	cmp	r3, #1
 8008118:	d003      	beq.n	8008122 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	2b02      	cmp	r3, #2
 800811e:	d02b      	beq.n	8008178 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8008120:	e068      	b.n	80081f4 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008122:	4b94      	ldr	r3, [pc, #592]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	08db      	lsrs	r3, r3, #3
 8008128:	f003 0303 	and.w	r3, r3, #3
 800812c:	4a92      	ldr	r2, [pc, #584]	@ (8008378 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800812e:	fa22 f303 	lsr.w	r3, r2, r3
 8008132:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	ee07 3a90 	vmov	s15, r3
 800813a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800813e:	69bb      	ldr	r3, [r7, #24]
 8008140:	ee07 3a90 	vmov	s15, r3
 8008144:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008148:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800814c:	6a3b      	ldr	r3, [r7, #32]
 800814e:	ee07 3a90 	vmov	s15, r3
 8008152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008156:	ed97 6a04 	vldr	s12, [r7, #16]
 800815a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800837c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800815e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008162:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008166:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800816a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800816e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008172:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008176:	e068      	b.n	800824a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8008178:	69bb      	ldr	r3, [r7, #24]
 800817a:	ee07 3a90 	vmov	s15, r3
 800817e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008182:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8008380 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8008186:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800818a:	6a3b      	ldr	r3, [r7, #32]
 800818c:	ee07 3a90 	vmov	s15, r3
 8008190:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008194:	ed97 6a04 	vldr	s12, [r7, #16]
 8008198:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800837c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800819c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80081a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081b0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80081b4:	e049      	b.n	800824a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80081b6:	69bb      	ldr	r3, [r7, #24]
 80081b8:	ee07 3a90 	vmov	s15, r3
 80081bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081c0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8008384 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80081c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081c8:	6a3b      	ldr	r3, [r7, #32]
 80081ca:	ee07 3a90 	vmov	s15, r3
 80081ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081d2:	ed97 6a04 	vldr	s12, [r7, #16]
 80081d6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800837c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80081da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80081e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081ee:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80081f2:	e02a      	b.n	800824a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80081f4:	4b5f      	ldr	r3, [pc, #380]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	08db      	lsrs	r3, r3, #3
 80081fa:	f003 0303 	and.w	r3, r3, #3
 80081fe:	4a5e      	ldr	r2, [pc, #376]	@ (8008378 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8008200:	fa22 f303 	lsr.w	r3, r2, r3
 8008204:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	ee07 3a90 	vmov	s15, r3
 800820c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008210:	69bb      	ldr	r3, [r7, #24]
 8008212:	ee07 3a90 	vmov	s15, r3
 8008216:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800821a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800821e:	6a3b      	ldr	r3, [r7, #32]
 8008220:	ee07 3a90 	vmov	s15, r3
 8008224:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008228:	ed97 6a04 	vldr	s12, [r7, #16]
 800822c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800837c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8008230:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008234:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008238:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800823c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008240:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008244:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008248:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800824a:	4b4a      	ldr	r3, [pc, #296]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008252:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008256:	d121      	bne.n	800829c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8008258:	4b46      	ldr	r3, [pc, #280]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800825a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800825c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008260:	2b00      	cmp	r3, #0
 8008262:	d017      	beq.n	8008294 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008264:	4b43      	ldr	r3, [pc, #268]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008268:	0a5b      	lsrs	r3, r3, #9
 800826a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800826e:	ee07 3a90 	vmov	s15, r3
 8008272:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8008276:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800827a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800827e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008282:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008286:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800828a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	601a      	str	r2, [r3, #0]
 8008292:	e006      	b.n	80082a2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2200      	movs	r2, #0
 8008298:	601a      	str	r2, [r3, #0]
 800829a:	e002      	b.n	80082a2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2200      	movs	r2, #0
 80082a0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80082a2:	4b34      	ldr	r3, [pc, #208]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80082ae:	d121      	bne.n	80082f4 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80082b0:	4b30      	ldr	r3, [pc, #192]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80082b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d017      	beq.n	80082ec <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80082bc:	4b2d      	ldr	r3, [pc, #180]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80082be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082c0:	0c1b      	lsrs	r3, r3, #16
 80082c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082c6:	ee07 3a90 	vmov	s15, r3
 80082ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80082ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80082d2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80082d6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80082da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80082de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082e2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	605a      	str	r2, [r3, #4]
 80082ea:	e006      	b.n	80082fa <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	605a      	str	r2, [r3, #4]
 80082f2:	e002      	b.n	80082fa <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2200      	movs	r2, #0
 80082f8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80082fa:	4b1e      	ldr	r3, [pc, #120]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008302:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008306:	d121      	bne.n	800834c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8008308:	4b1a      	ldr	r3, [pc, #104]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800830a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800830c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008310:	2b00      	cmp	r3, #0
 8008312:	d017      	beq.n	8008344 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008314:	4b17      	ldr	r3, [pc, #92]	@ (8008374 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008316:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008318:	0e1b      	lsrs	r3, r3, #24
 800831a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800831e:	ee07 3a90 	vmov	s15, r3
 8008322:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8008326:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800832a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800832e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008332:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008336:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800833a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008342:	e010      	b.n	8008366 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2200      	movs	r2, #0
 8008348:	609a      	str	r2, [r3, #8]
}
 800834a:	e00c      	b.n	8008366 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2200      	movs	r2, #0
 8008350:	609a      	str	r2, [r3, #8]
}
 8008352:	e008      	b.n	8008366 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2200      	movs	r2, #0
 8008358:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2200      	movs	r2, #0
 800835e:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2200      	movs	r2, #0
 8008364:	609a      	str	r2, [r3, #8]
}
 8008366:	bf00      	nop
 8008368:	372c      	adds	r7, #44	@ 0x2c
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	44020c00 	.word	0x44020c00
 8008378:	03d09000 	.word	0x03d09000
 800837c:	46000000 	.word	0x46000000
 8008380:	4a742400 	.word	0x4a742400
 8008384:	4af42400 	.word	0x4af42400

08008388 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8008388:	b480      	push	{r7}
 800838a:	b08b      	sub	sp, #44	@ 0x2c
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8008390:	4bae      	ldr	r3, [pc, #696]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008394:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008398:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800839a:	4bac      	ldr	r3, [pc, #688]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800839c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800839e:	f003 0303 	and.w	r3, r3, #3
 80083a2:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80083a4:	4ba9      	ldr	r3, [pc, #676]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80083a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a8:	0a1b      	lsrs	r3, r3, #8
 80083aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80083ae:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80083b0:	4ba6      	ldr	r3, [pc, #664]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80083b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083b4:	091b      	lsrs	r3, r3, #4
 80083b6:	f003 0301 	and.w	r3, r3, #1
 80083ba:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80083bc:	4ba3      	ldr	r3, [pc, #652]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80083be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083c0:	08db      	lsrs	r3, r3, #3
 80083c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80083c6:	697a      	ldr	r2, [r7, #20]
 80083c8:	fb02 f303 	mul.w	r3, r2, r3
 80083cc:	ee07 3a90 	vmov	s15, r3
 80083d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083d4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80083d8:	69bb      	ldr	r3, [r7, #24]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	f000 8126 	beq.w	800862c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80083e0:	69fb      	ldr	r3, [r7, #28]
 80083e2:	2b03      	cmp	r3, #3
 80083e4:	d053      	beq.n	800848e <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80083e6:	69fb      	ldr	r3, [r7, #28]
 80083e8:	2b03      	cmp	r3, #3
 80083ea:	d86f      	bhi.n	80084cc <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	2b01      	cmp	r3, #1
 80083f0:	d003      	beq.n	80083fa <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 80083f2:	69fb      	ldr	r3, [r7, #28]
 80083f4:	2b02      	cmp	r3, #2
 80083f6:	d02b      	beq.n	8008450 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80083f8:	e068      	b.n	80084cc <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80083fa:	4b94      	ldr	r3, [pc, #592]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	08db      	lsrs	r3, r3, #3
 8008400:	f003 0303 	and.w	r3, r3, #3
 8008404:	4a92      	ldr	r2, [pc, #584]	@ (8008650 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8008406:	fa22 f303 	lsr.w	r3, r2, r3
 800840a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	ee07 3a90 	vmov	s15, r3
 8008412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008416:	69bb      	ldr	r3, [r7, #24]
 8008418:	ee07 3a90 	vmov	s15, r3
 800841c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008420:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008424:	6a3b      	ldr	r3, [r7, #32]
 8008426:	ee07 3a90 	vmov	s15, r3
 800842a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800842e:	ed97 6a04 	vldr	s12, [r7, #16]
 8008432:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8008654 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008436:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800843a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800843e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008442:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008446:	ee67 7a27 	vmul.f32	s15, s14, s15
 800844a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800844e:	e068      	b.n	8008522 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8008450:	69bb      	ldr	r3, [r7, #24]
 8008452:	ee07 3a90 	vmov	s15, r3
 8008456:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800845a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8008658 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800845e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008462:	6a3b      	ldr	r3, [r7, #32]
 8008464:	ee07 3a90 	vmov	s15, r3
 8008468:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800846c:	ed97 6a04 	vldr	s12, [r7, #16]
 8008470:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008654 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008474:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008478:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800847c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008480:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008484:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008488:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800848c:	e049      	b.n	8008522 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800848e:	69bb      	ldr	r3, [r7, #24]
 8008490:	ee07 3a90 	vmov	s15, r3
 8008494:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008498:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800865c <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 800849c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084a0:	6a3b      	ldr	r3, [r7, #32]
 80084a2:	ee07 3a90 	vmov	s15, r3
 80084a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084aa:	ed97 6a04 	vldr	s12, [r7, #16]
 80084ae:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8008654 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80084b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80084ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80084be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084c6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80084ca:	e02a      	b.n	8008522 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80084cc:	4b5f      	ldr	r3, [pc, #380]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	08db      	lsrs	r3, r3, #3
 80084d2:	f003 0303 	and.w	r3, r3, #3
 80084d6:	4a5e      	ldr	r2, [pc, #376]	@ (8008650 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80084d8:	fa22 f303 	lsr.w	r3, r2, r3
 80084dc:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	ee07 3a90 	vmov	s15, r3
 80084e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084e8:	69bb      	ldr	r3, [r7, #24]
 80084ea:	ee07 3a90 	vmov	s15, r3
 80084ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084f6:	6a3b      	ldr	r3, [r7, #32]
 80084f8:	ee07 3a90 	vmov	s15, r3
 80084fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008500:	ed97 6a04 	vldr	s12, [r7, #16]
 8008504:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8008654 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008508:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800850c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008510:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008514:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800851c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008520:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008522:	4b4a      	ldr	r3, [pc, #296]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800852a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800852e:	d121      	bne.n	8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8008530:	4b46      	ldr	r3, [pc, #280]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008534:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008538:	2b00      	cmp	r3, #0
 800853a:	d017      	beq.n	800856c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800853c:	4b43      	ldr	r3, [pc, #268]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800853e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008540:	0a5b      	lsrs	r3, r3, #9
 8008542:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008546:	ee07 3a90 	vmov	s15, r3
 800854a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800854e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008552:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8008556:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800855a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800855e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008562:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	601a      	str	r2, [r3, #0]
 800856a:	e006      	b.n	800857a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2200      	movs	r2, #0
 8008570:	601a      	str	r2, [r3, #0]
 8008572:	e002      	b.n	800857a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800857a:	4b34      	ldr	r3, [pc, #208]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008582:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008586:	d121      	bne.n	80085cc <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8008588:	4b30      	ldr	r3, [pc, #192]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800858a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800858c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008590:	2b00      	cmp	r3, #0
 8008592:	d017      	beq.n	80085c4 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008594:	4b2d      	ldr	r3, [pc, #180]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008598:	0c1b      	lsrs	r3, r3, #16
 800859a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800859e:	ee07 3a90 	vmov	s15, r3
 80085a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80085a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80085aa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80085ae:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80085b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80085ba:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	605a      	str	r2, [r3, #4]
 80085c2:	e006      	b.n	80085d2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2200      	movs	r2, #0
 80085c8:	605a      	str	r2, [r3, #4]
 80085ca:	e002      	b.n	80085d2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2200      	movs	r2, #0
 80085d0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80085d2:	4b1e      	ldr	r3, [pc, #120]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085de:	d121      	bne.n	8008624 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80085e0:	4b1a      	ldr	r3, [pc, #104]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80085e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d017      	beq.n	800861c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80085ec:	4b17      	ldr	r3, [pc, #92]	@ (800864c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80085ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085f0:	0e1b      	lsrs	r3, r3, #24
 80085f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085f6:	ee07 3a90 	vmov	s15, r3
 80085fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80085fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008602:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8008606:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800860a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800860e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008612:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800861a:	e010      	b.n	800863e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	609a      	str	r2, [r3, #8]
}
 8008622:	e00c      	b.n	800863e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2200      	movs	r2, #0
 8008628:	609a      	str	r2, [r3, #8]
}
 800862a:	e008      	b.n	800863e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2200      	movs	r2, #0
 8008630:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	609a      	str	r2, [r3, #8]
}
 800863e:	bf00      	nop
 8008640:	372c      	adds	r7, #44	@ 0x2c
 8008642:	46bd      	mov	sp, r7
 8008644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008648:	4770      	bx	lr
 800864a:	bf00      	nop
 800864c:	44020c00 	.word	0x44020c00
 8008650:	03d09000 	.word	0x03d09000
 8008654:	46000000 	.word	0x46000000
 8008658:	4a742400 	.word	0x4a742400
 800865c:	4af42400 	.word	0x4af42400

08008660 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8008660:	b480      	push	{r7}
 8008662:	b08b      	sub	sp, #44	@ 0x2c
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8008668:	4bae      	ldr	r3, [pc, #696]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800866a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800866c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008670:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8008672:	4bac      	ldr	r3, [pc, #688]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008676:	f003 0303 	and.w	r3, r3, #3
 800867a:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 800867c:	4ba9      	ldr	r3, [pc, #676]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800867e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008680:	0a1b      	lsrs	r3, r3, #8
 8008682:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008686:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8008688:	4ba6      	ldr	r3, [pc, #664]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800868a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800868c:	091b      	lsrs	r3, r3, #4
 800868e:	f003 0301 	and.w	r3, r3, #1
 8008692:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8008694:	4ba3      	ldr	r3, [pc, #652]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008696:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008698:	08db      	lsrs	r3, r3, #3
 800869a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800869e:	697a      	ldr	r2, [r7, #20]
 80086a0:	fb02 f303 	mul.w	r3, r2, r3
 80086a4:	ee07 3a90 	vmov	s15, r3
 80086a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086ac:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80086b0:	69bb      	ldr	r3, [r7, #24]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	f000 8126 	beq.w	8008904 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 80086b8:	69fb      	ldr	r3, [r7, #28]
 80086ba:	2b03      	cmp	r3, #3
 80086bc:	d053      	beq.n	8008766 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 80086be:	69fb      	ldr	r3, [r7, #28]
 80086c0:	2b03      	cmp	r3, #3
 80086c2:	d86f      	bhi.n	80087a4 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80086c4:	69fb      	ldr	r3, [r7, #28]
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	d003      	beq.n	80086d2 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 80086ca:	69fb      	ldr	r3, [r7, #28]
 80086cc:	2b02      	cmp	r3, #2
 80086ce:	d02b      	beq.n	8008728 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80086d0:	e068      	b.n	80087a4 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80086d2:	4b94      	ldr	r3, [pc, #592]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	08db      	lsrs	r3, r3, #3
 80086d8:	f003 0303 	and.w	r3, r3, #3
 80086dc:	4a92      	ldr	r2, [pc, #584]	@ (8008928 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80086de:	fa22 f303 	lsr.w	r3, r2, r3
 80086e2:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	ee07 3a90 	vmov	s15, r3
 80086ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086ee:	69bb      	ldr	r3, [r7, #24]
 80086f0:	ee07 3a90 	vmov	s15, r3
 80086f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086fc:	6a3b      	ldr	r3, [r7, #32]
 80086fe:	ee07 3a90 	vmov	s15, r3
 8008702:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008706:	ed97 6a04 	vldr	s12, [r7, #16]
 800870a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800892c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800870e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008712:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008716:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800871a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800871e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008722:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008726:	e068      	b.n	80087fa <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	ee07 3a90 	vmov	s15, r3
 800872e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008732:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8008930 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8008736:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800873a:	6a3b      	ldr	r3, [r7, #32]
 800873c:	ee07 3a90 	vmov	s15, r3
 8008740:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008744:	ed97 6a04 	vldr	s12, [r7, #16]
 8008748:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800892c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800874c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008750:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008754:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008758:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800875c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008760:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008764:	e049      	b.n	80087fa <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008766:	69bb      	ldr	r3, [r7, #24]
 8008768:	ee07 3a90 	vmov	s15, r3
 800876c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008770:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8008934 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8008774:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008778:	6a3b      	ldr	r3, [r7, #32]
 800877a:	ee07 3a90 	vmov	s15, r3
 800877e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008782:	ed97 6a04 	vldr	s12, [r7, #16]
 8008786:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800892c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800878a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800878e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008792:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008796:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800879a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800879e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80087a2:	e02a      	b.n	80087fa <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80087a4:	4b5f      	ldr	r3, [pc, #380]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	08db      	lsrs	r3, r3, #3
 80087aa:	f003 0303 	and.w	r3, r3, #3
 80087ae:	4a5e      	ldr	r2, [pc, #376]	@ (8008928 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80087b0:	fa22 f303 	lsr.w	r3, r2, r3
 80087b4:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	ee07 3a90 	vmov	s15, r3
 80087bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087c0:	69bb      	ldr	r3, [r7, #24]
 80087c2:	ee07 3a90 	vmov	s15, r3
 80087c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087ce:	6a3b      	ldr	r3, [r7, #32]
 80087d0:	ee07 3a90 	vmov	s15, r3
 80087d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087d8:	ed97 6a04 	vldr	s12, [r7, #16]
 80087dc:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800892c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80087e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087f4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80087f8:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80087fa:	4b4a      	ldr	r3, [pc, #296]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008802:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008806:	d121      	bne.n	800884c <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8008808:	4b46      	ldr	r3, [pc, #280]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800880a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800880c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008810:	2b00      	cmp	r3, #0
 8008812:	d017      	beq.n	8008844 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008814:	4b43      	ldr	r3, [pc, #268]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008818:	0a5b      	lsrs	r3, r3, #9
 800881a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800881e:	ee07 3a90 	vmov	s15, r3
 8008822:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8008826:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800882a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800882e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008832:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008836:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800883a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	601a      	str	r2, [r3, #0]
 8008842:	e006      	b.n	8008852 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2200      	movs	r2, #0
 8008848:	601a      	str	r2, [r3, #0]
 800884a:	e002      	b.n	8008852 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2200      	movs	r2, #0
 8008850:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008852:	4b34      	ldr	r3, [pc, #208]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800885a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800885e:	d121      	bne.n	80088a4 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8008860:	4b30      	ldr	r3, [pc, #192]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008868:	2b00      	cmp	r3, #0
 800886a:	d017      	beq.n	800889c <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800886c:	4b2d      	ldr	r3, [pc, #180]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800886e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008870:	0c1b      	lsrs	r3, r3, #16
 8008872:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008876:	ee07 3a90 	vmov	s15, r3
 800887a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800887e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008882:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8008886:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800888a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800888e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008892:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	605a      	str	r2, [r3, #4]
 800889a:	e006      	b.n	80088aa <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2200      	movs	r2, #0
 80088a0:	605a      	str	r2, [r3, #4]
 80088a2:	e002      	b.n	80088aa <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2200      	movs	r2, #0
 80088a8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80088aa:	4b1e      	ldr	r3, [pc, #120]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80088b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088b6:	d121      	bne.n	80088fc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80088b8:	4b1a      	ldr	r3, [pc, #104]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80088ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d017      	beq.n	80088f4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80088c4:	4b17      	ldr	r3, [pc, #92]	@ (8008924 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80088c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088c8:	0e1b      	lsrs	r3, r3, #24
 80088ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088ce:	ee07 3a90 	vmov	s15, r3
 80088d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 80088d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80088da:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80088de:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80088e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80088ea:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 80088f2:	e010      	b.n	8008916 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	609a      	str	r2, [r3, #8]
}
 80088fa:	e00c      	b.n	8008916 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2200      	movs	r2, #0
 8008900:	609a      	str	r2, [r3, #8]
}
 8008902:	e008      	b.n	8008916 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2200      	movs	r2, #0
 8008908:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2200      	movs	r2, #0
 800890e:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2200      	movs	r2, #0
 8008914:	609a      	str	r2, [r3, #8]
}
 8008916:	bf00      	nop
 8008918:	372c      	adds	r7, #44	@ 0x2c
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	44020c00 	.word	0x44020c00
 8008928:	03d09000 	.word	0x03d09000
 800892c:	46000000 	.word	0x46000000
 8008930:	4a742400 	.word	0x4a742400
 8008934:	4af42400 	.word	0x4af42400

08008938 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008938:	b590      	push	{r4, r7, lr}
 800893a:	b08f      	sub	sp, #60	@ 0x3c
 800893c:	af00      	add	r7, sp, #0
 800893e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8008942:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008946:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 800894a:	4321      	orrs	r1, r4
 800894c:	d150      	bne.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800894e:	4b26      	ldr	r3, [pc, #152]	@ (80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008950:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008954:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008958:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800895a:	4b23      	ldr	r3, [pc, #140]	@ (80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800895c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008960:	f003 0302 	and.w	r3, r3, #2
 8008964:	2b02      	cmp	r3, #2
 8008966:	d108      	bne.n	800897a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8008968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800896a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800896e:	d104      	bne.n	800897a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8008970:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008974:	637b      	str	r3, [r7, #52]	@ 0x34
 8008976:	f002 bb2a 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800897a:	4b1b      	ldr	r3, [pc, #108]	@ (80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800897c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008980:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008984:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008988:	d108      	bne.n	800899c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800898a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800898c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008990:	d104      	bne.n	800899c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8008992:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008996:	637b      	str	r3, [r7, #52]	@ 0x34
 8008998:	f002 bb19 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 800899c:	4b12      	ldr	r3, [pc, #72]	@ (80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089a8:	d119      	bne.n	80089de <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80089aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089b0:	d115      	bne.n	80089de <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80089b2:	4b0d      	ldr	r3, [pc, #52]	@ (80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80089b4:	69db      	ldr	r3, [r3, #28]
 80089b6:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80089ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089be:	d30a      	bcc.n	80089d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80089c0:	4b09      	ldr	r3, [pc, #36]	@ (80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80089c2:	69db      	ldr	r3, [r3, #28]
 80089c4:	0a1b      	lsrs	r3, r3, #8
 80089c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80089ca:	4a08      	ldr	r2, [pc, #32]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80089cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80089d0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80089d2:	f002 bafc 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 80089d6:	2300      	movs	r3, #0
 80089d8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80089da:	f002 baf8 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80089de:	2300      	movs	r3, #0
 80089e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80089e2:	f002 baf4 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80089e6:	bf00      	nop
 80089e8:	44020c00 	.word	0x44020c00
 80089ec:	007a1200 	.word	0x007a1200
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80089f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089f4:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 80089f8:	ea50 0104 	orrs.w	r1, r0, r4
 80089fc:	f001 8275 	beq.w	8009eea <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8008a00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a04:	2801      	cmp	r0, #1
 8008a06:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8008a0a:	f082 82dd 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008a0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a12:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8008a16:	ea50 0104 	orrs.w	r1, r0, r4
 8008a1a:	f001 816c 	beq.w	8009cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8008a1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a22:	2801      	cmp	r0, #1
 8008a24:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8008a28:	f082 82ce 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008a2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a30:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8008a34:	ea50 0104 	orrs.w	r1, r0, r4
 8008a38:	f001 8602 	beq.w	800a640 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8008a3c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a40:	2801      	cmp	r0, #1
 8008a42:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8008a46:	f082 82bf 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008a4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a4e:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8008a52:	ea50 0104 	orrs.w	r1, r0, r4
 8008a56:	f001 854c 	beq.w	800a4f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8008a5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a5e:	2801      	cmp	r0, #1
 8008a60:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8008a64:	f082 82b0 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008a68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a6c:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8008a70:	ea50 0104 	orrs.w	r1, r0, r4
 8008a74:	f001 849e 	beq.w	800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8008a78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a7c:	2801      	cmp	r0, #1
 8008a7e:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8008a82:	f082 82a1 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008a86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a8a:	f1a1 0420 	sub.w	r4, r1, #32
 8008a8e:	ea50 0104 	orrs.w	r1, r0, r4
 8008a92:	f001 83e8 	beq.w	800a266 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8008a96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a9a:	2801      	cmp	r0, #1
 8008a9c:	f171 0120 	sbcs.w	r1, r1, #32
 8008aa0:	f082 8292 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008aa4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008aa8:	f1a1 0410 	sub.w	r4, r1, #16
 8008aac:	ea50 0104 	orrs.w	r1, r0, r4
 8008ab0:	f002 8256 	beq.w	800af60 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8008ab4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ab8:	2801      	cmp	r0, #1
 8008aba:	f171 0110 	sbcs.w	r1, r1, #16
 8008abe:	f082 8283 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008ac2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ac6:	f1a1 0408 	sub.w	r4, r1, #8
 8008aca:	ea50 0104 	orrs.w	r1, r0, r4
 8008ace:	f002 81cc 	beq.w	800ae6a <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8008ad2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ad6:	2801      	cmp	r0, #1
 8008ad8:	f171 0108 	sbcs.w	r1, r1, #8
 8008adc:	f082 8274 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008ae0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ae4:	1f0c      	subs	r4, r1, #4
 8008ae6:	ea50 0104 	orrs.w	r1, r0, r4
 8008aea:	f001 8648 	beq.w	800a77e <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8008aee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008af2:	2801      	cmp	r0, #1
 8008af4:	f171 0104 	sbcs.w	r1, r1, #4
 8008af8:	f082 8266 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008afc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b00:	1e8c      	subs	r4, r1, #2
 8008b02:	ea50 0104 	orrs.w	r1, r0, r4
 8008b06:	f002 8143 	beq.w	800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8008b0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b0e:	2801      	cmp	r0, #1
 8008b10:	f171 0102 	sbcs.w	r1, r1, #2
 8008b14:	f082 8258 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008b18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b1c:	1e4c      	subs	r4, r1, #1
 8008b1e:	ea50 0104 	orrs.w	r1, r0, r4
 8008b22:	f002 80ce 	beq.w	800acc2 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8008b26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b2a:	2801      	cmp	r0, #1
 8008b2c:	f171 0101 	sbcs.w	r1, r1, #1
 8008b30:	f082 824a 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008b34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b38:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8008b3c:	4321      	orrs	r1, r4
 8008b3e:	f002 8059 	beq.w	800abf4 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8008b42:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b46:	4cd9      	ldr	r4, [pc, #868]	@ (8008eac <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8008b48:	42a0      	cmp	r0, r4
 8008b4a:	f171 0100 	sbcs.w	r1, r1, #0
 8008b4e:	f082 823b 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008b52:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b56:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8008b5a:	4321      	orrs	r1, r4
 8008b5c:	f001 87d9 	beq.w	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8008b60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b64:	4cd2      	ldr	r4, [pc, #840]	@ (8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8008b66:	42a0      	cmp	r0, r4
 8008b68:	f171 0100 	sbcs.w	r1, r1, #0
 8008b6c:	f082 822c 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008b70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b74:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8008b78:	4321      	orrs	r1, r4
 8008b7a:	f001 8751 	beq.w	800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8008b7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b82:	4ccc      	ldr	r4, [pc, #816]	@ (8008eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8008b84:	42a0      	cmp	r0, r4
 8008b86:	f171 0100 	sbcs.w	r1, r1, #0
 8008b8a:	f082 821d 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008b8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b92:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8008b96:	4321      	orrs	r1, r4
 8008b98:	f001 869a 	beq.w	800a8d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8008b9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ba0:	4cc5      	ldr	r4, [pc, #788]	@ (8008eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8008ba2:	42a0      	cmp	r0, r4
 8008ba4:	f171 0100 	sbcs.w	r1, r1, #0
 8008ba8:	f082 820e 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008bac:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008bb0:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8008bb4:	4321      	orrs	r1, r4
 8008bb6:	f001 8612 	beq.w	800a7de <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8008bba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008bbe:	4cbf      	ldr	r4, [pc, #764]	@ (8008ebc <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8008bc0:	42a0      	cmp	r0, r4
 8008bc2:	f171 0100 	sbcs.w	r1, r1, #0
 8008bc6:	f082 81ff 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008bca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008bce:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8008bd2:	4321      	orrs	r1, r4
 8008bd4:	f002 817e 	beq.w	800aed4 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8008bd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008bdc:	4cb8      	ldr	r4, [pc, #736]	@ (8008ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008bde:	42a0      	cmp	r0, r4
 8008be0:	f171 0100 	sbcs.w	r1, r1, #0
 8008be4:	f082 81f0 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008be8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008bec:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8008bf0:	4321      	orrs	r1, r4
 8008bf2:	f000 829e 	beq.w	8009132 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8008bf6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008bfa:	4cb2      	ldr	r4, [pc, #712]	@ (8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008bfc:	42a0      	cmp	r0, r4
 8008bfe:	f171 0100 	sbcs.w	r1, r1, #0
 8008c02:	f082 81e1 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008c06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c0a:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8008c0e:	4321      	orrs	r1, r4
 8008c10:	f000 826d 	beq.w	80090ee <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8008c14:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c18:	4cab      	ldr	r4, [pc, #684]	@ (8008ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8008c1a:	42a0      	cmp	r0, r4
 8008c1c:	f171 0100 	sbcs.w	r1, r1, #0
 8008c20:	f082 81d2 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008c24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c28:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8008c2c:	4321      	orrs	r1, r4
 8008c2e:	f001 800d 	beq.w	8009c4c <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8008c32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c36:	4ca5      	ldr	r4, [pc, #660]	@ (8008ecc <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8008c38:	42a0      	cmp	r0, r4
 8008c3a:	f171 0100 	sbcs.w	r1, r1, #0
 8008c3e:	f082 81c3 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008c42:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c46:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8008c4a:	4321      	orrs	r1, r4
 8008c4c:	f000 81d0 	beq.w	8008ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8008c50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c54:	4c9e      	ldr	r4, [pc, #632]	@ (8008ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8008c56:	42a0      	cmp	r0, r4
 8008c58:	f171 0100 	sbcs.w	r1, r1, #0
 8008c5c:	f082 81b4 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008c60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c64:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8008c68:	4321      	orrs	r1, r4
 8008c6a:	f000 8142 	beq.w	8008ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 8008c6e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c72:	4c98      	ldr	r4, [pc, #608]	@ (8008ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008c74:	42a0      	cmp	r0, r4
 8008c76:	f171 0100 	sbcs.w	r1, r1, #0
 8008c7a:	f082 81a5 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008c7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c82:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8008c86:	4321      	orrs	r1, r4
 8008c88:	f001 824e 	beq.w	800a128 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8008c8c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c90:	4c91      	ldr	r4, [pc, #580]	@ (8008ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8008c92:	42a0      	cmp	r0, r4
 8008c94:	f171 0100 	sbcs.w	r1, r1, #0
 8008c98:	f082 8196 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008c9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ca0:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8008ca4:	4321      	orrs	r1, r4
 8008ca6:	f001 8197 	beq.w	8009fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 8008caa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cae:	4c8b      	ldr	r4, [pc, #556]	@ (8008edc <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8008cb0:	42a0      	cmp	r0, r4
 8008cb2:	f171 0100 	sbcs.w	r1, r1, #0
 8008cb6:	f082 8187 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008cba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cbe:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8008cc2:	4321      	orrs	r1, r4
 8008cc4:	f001 8154 	beq.w	8009f70 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8008cc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ccc:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8008cd0:	f171 0100 	sbcs.w	r1, r1, #0
 8008cd4:	f082 8178 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008cd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cdc:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8008ce0:	4321      	orrs	r1, r4
 8008ce2:	f001 80b7 	beq.w	8009e54 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8008ce6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cea:	f248 0401 	movw	r4, #32769	@ 0x8001
 8008cee:	42a0      	cmp	r0, r4
 8008cf0:	f171 0100 	sbcs.w	r1, r1, #0
 8008cf4:	f082 8168 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008cf8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cfc:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8008d00:	4321      	orrs	r1, r4
 8008d02:	f001 8064 	beq.w	8009dce <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8008d06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d0a:	f244 0401 	movw	r4, #16385	@ 0x4001
 8008d0e:	42a0      	cmp	r0, r4
 8008d10:	f171 0100 	sbcs.w	r1, r1, #0
 8008d14:	f082 8158 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008d18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d1c:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8008d20:	4321      	orrs	r1, r4
 8008d22:	f001 8011 	beq.w	8009d48 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8008d26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d2a:	f242 0401 	movw	r4, #8193	@ 0x2001
 8008d2e:	42a0      	cmp	r0, r4
 8008d30:	f171 0100 	sbcs.w	r1, r1, #0
 8008d34:	f082 8148 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008d38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d3c:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8008d40:	4321      	orrs	r1, r4
 8008d42:	f000 871e 	beq.w	8009b82 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 8008d46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d4a:	f241 0401 	movw	r4, #4097	@ 0x1001
 8008d4e:	42a0      	cmp	r0, r4
 8008d50:	f171 0100 	sbcs.w	r1, r1, #0
 8008d54:	f082 8138 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008d58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d5c:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8008d60:	4321      	orrs	r1, r4
 8008d62:	f000 86a8 	beq.w	8009ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8008d66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d6a:	f640 0401 	movw	r4, #2049	@ 0x801
 8008d6e:	42a0      	cmp	r0, r4
 8008d70:	f171 0100 	sbcs.w	r1, r1, #0
 8008d74:	f082 8128 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008d78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d7c:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8008d80:	4321      	orrs	r1, r4
 8008d82:	f000 8632 	beq.w	80099ea <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8008d86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d8a:	f240 4401 	movw	r4, #1025	@ 0x401
 8008d8e:	42a0      	cmp	r0, r4
 8008d90:	f171 0100 	sbcs.w	r1, r1, #0
 8008d94:	f082 8118 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008d98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d9c:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8008da0:	4321      	orrs	r1, r4
 8008da2:	f000 85b0 	beq.w	8009906 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8008da6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008daa:	f240 2401 	movw	r4, #513	@ 0x201
 8008dae:	42a0      	cmp	r0, r4
 8008db0:	f171 0100 	sbcs.w	r1, r1, #0
 8008db4:	f082 8108 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008db8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008dbc:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8008dc0:	4321      	orrs	r1, r4
 8008dc2:	f000 8535 	beq.w	8009830 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8008dc6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008dca:	f240 1401 	movw	r4, #257	@ 0x101
 8008dce:	42a0      	cmp	r0, r4
 8008dd0:	f171 0100 	sbcs.w	r1, r1, #0
 8008dd4:	f082 80f8 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008dd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ddc:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8008de0:	4321      	orrs	r1, r4
 8008de2:	f000 84ba 	beq.w	800975a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8008de6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008dea:	2881      	cmp	r0, #129	@ 0x81
 8008dec:	f171 0100 	sbcs.w	r1, r1, #0
 8008df0:	f082 80ea 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008df4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008df8:	2821      	cmp	r0, #33	@ 0x21
 8008dfa:	f171 0100 	sbcs.w	r1, r1, #0
 8008dfe:	d26f      	bcs.n	8008ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8008e00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e04:	4301      	orrs	r1, r0
 8008e06:	f002 80df 	beq.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008e0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e0e:	1e42      	subs	r2, r0, #1
 8008e10:	f141 33ff 	adc.w	r3, r1, #4294967295
 8008e14:	2a20      	cmp	r2, #32
 8008e16:	f173 0100 	sbcs.w	r1, r3, #0
 8008e1a:	f082 80d5 	bcs.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008e1e:	2a1f      	cmp	r2, #31
 8008e20:	f202 80d2 	bhi.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008e24:	a101      	add	r1, pc, #4	@ (adr r1, 8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 8008e26:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008e2a:	bf00      	nop
 8008e2c:	0800918d 	.word	0x0800918d
 8008e30:	08009259 	.word	0x08009259
 8008e34:	0800afc9 	.word	0x0800afc9
 8008e38:	08009319 	.word	0x08009319
 8008e3c:	0800afc9 	.word	0x0800afc9
 8008e40:	0800afc9 	.word	0x0800afc9
 8008e44:	0800afc9 	.word	0x0800afc9
 8008e48:	080093e9 	.word	0x080093e9
 8008e4c:	0800afc9 	.word	0x0800afc9
 8008e50:	0800afc9 	.word	0x0800afc9
 8008e54:	0800afc9 	.word	0x0800afc9
 8008e58:	0800afc9 	.word	0x0800afc9
 8008e5c:	0800afc9 	.word	0x0800afc9
 8008e60:	0800afc9 	.word	0x0800afc9
 8008e64:	0800afc9 	.word	0x0800afc9
 8008e68:	080094cb 	.word	0x080094cb
 8008e6c:	0800afc9 	.word	0x0800afc9
 8008e70:	0800afc9 	.word	0x0800afc9
 8008e74:	0800afc9 	.word	0x0800afc9
 8008e78:	0800afc9 	.word	0x0800afc9
 8008e7c:	0800afc9 	.word	0x0800afc9
 8008e80:	0800afc9 	.word	0x0800afc9
 8008e84:	0800afc9 	.word	0x0800afc9
 8008e88:	0800afc9 	.word	0x0800afc9
 8008e8c:	0800afc9 	.word	0x0800afc9
 8008e90:	0800afc9 	.word	0x0800afc9
 8008e94:	0800afc9 	.word	0x0800afc9
 8008e98:	0800afc9 	.word	0x0800afc9
 8008e9c:	0800afc9 	.word	0x0800afc9
 8008ea0:	0800afc9 	.word	0x0800afc9
 8008ea4:	0800afc9 	.word	0x0800afc9
 8008ea8:	080095a1 	.word	0x080095a1
 8008eac:	80000001 	.word	0x80000001
 8008eb0:	40000001 	.word	0x40000001
 8008eb4:	20000001 	.word	0x20000001
 8008eb8:	10000001 	.word	0x10000001
 8008ebc:	08000001 	.word	0x08000001
 8008ec0:	04000001 	.word	0x04000001
 8008ec4:	00800001 	.word	0x00800001
 8008ec8:	00400001 	.word	0x00400001
 8008ecc:	00200001 	.word	0x00200001
 8008ed0:	00100001 	.word	0x00100001
 8008ed4:	00080001 	.word	0x00080001
 8008ed8:	00040001 	.word	0x00040001
 8008edc:	00020001 	.word	0x00020001
 8008ee0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ee4:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8008ee8:	430b      	orrs	r3, r1
 8008eea:	f000 83c4 	beq.w	8009676 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8008eee:	f002 b86b 	b.w	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8008ef2:	4ba1      	ldr	r3, [pc, #644]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008ef4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ef8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008efc:	633b      	str	r3, [r7, #48]	@ 0x30
 8008efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f00:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008f04:	d036      	beq.n	8008f74 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8008f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f08:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008f0c:	d86b      	bhi.n	8008fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8008f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f10:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008f14:	d02b      	beq.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8008f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f18:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008f1c:	d863      	bhi.n	8008fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8008f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f24:	d01b      	beq.n	8008f5e <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8008f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f2c:	d85b      	bhi.n	8008fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8008f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d004      	beq.n	8008f3e <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8008f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f3a:	d008      	beq.n	8008f4e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8008f3c:	e053      	b.n	8008fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>

        switch (srcclk)
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008f3e:	f107 0320 	add.w	r3, r7, #32
 8008f42:	4618      	mov	r0, r3
 8008f44:	f7ff f8b4 	bl	80080b0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f4a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f4c:	e04e      	b.n	8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f4e:	f107 0314 	add.w	r3, r7, #20
 8008f52:	4618      	mov	r0, r3
 8008f54:	f7ff fa18 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f5c:	e046      	b.n	8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f5e:	f107 0308 	add.w	r3, r7, #8
 8008f62:	4618      	mov	r0, r3
 8008f64:	f7ff fb7c 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f6c:	e03e      	b.n	8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008f6e:	4b83      	ldr	r3, [pc, #524]	@ (800917c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8008f70:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f72:	e03b      	b.n	8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008f74:	4b80      	ldr	r3, [pc, #512]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008f76:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008f7a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008f80:	4b7d      	ldr	r3, [pc, #500]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f003 0302 	and.w	r3, r3, #2
 8008f88:	2b02      	cmp	r3, #2
 8008f8a:	d10c      	bne.n	8008fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 8008f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d109      	bne.n	8008fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f92:	4b79      	ldr	r3, [pc, #484]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	08db      	lsrs	r3, r3, #3
 8008f98:	f003 0303 	and.w	r3, r3, #3
 8008f9c:	4a78      	ldr	r2, [pc, #480]	@ (8009180 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8008f9e:	fa22 f303 	lsr.w	r3, r2, r3
 8008fa2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fa4:	e01e      	b.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008fa6:	4b74      	ldr	r3, [pc, #464]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008fae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fb2:	d106      	bne.n	8008fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fba:	d102      	bne.n	8008fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008fbc:	4b71      	ldr	r3, [pc, #452]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8008fbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fc0:	e010      	b.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008fc2:	4b6d      	ldr	r3, [pc, #436]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fce:	d106      	bne.n	8008fde <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8008fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fd2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008fd6:	d102      	bne.n	8008fde <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008fd8:	4b6b      	ldr	r3, [pc, #428]	@ (8009188 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8008fda:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fdc:	e002      	b.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008fe2:	e003      	b.n	8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8008fe4:	e002      	b.n	8008fec <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008fea:	bf00      	nop
          }
        }
        break;
 8008fec:	f001 bfef 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8008ff0:	4b61      	ldr	r3, [pc, #388]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008ff2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ff6:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8008ffa:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ffe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009002:	d036      	beq.n	8009072 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8009004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009006:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800900a:	d86b      	bhi.n	80090e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800900c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800900e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8009012:	d02b      	beq.n	800906c <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8009014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009016:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800901a:	d863      	bhi.n	80090e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800901c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800901e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009022:	d01b      	beq.n	800905c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8009024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009026:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800902a:	d85b      	bhi.n	80090e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800902c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800902e:	2b00      	cmp	r3, #0
 8009030:	d004      	beq.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8009032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009034:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009038:	d008      	beq.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 800903a:	e053      	b.n	80090e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>

        switch (srcclk)
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800903c:	f107 0320 	add.w	r3, r7, #32
 8009040:	4618      	mov	r0, r3
 8009042:	f7ff f835 	bl	80080b0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009048:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800904a:	e04e      	b.n	80090ea <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800904c:	f107 0314 	add.w	r3, r7, #20
 8009050:	4618      	mov	r0, r3
 8009052:	f7ff f999 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800905a:	e046      	b.n	80090ea <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800905c:	f107 0308 	add.w	r3, r7, #8
 8009060:	4618      	mov	r0, r3
 8009062:	f7ff fafd 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800906a:	e03e      	b.n	80090ea <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800906c:	4b43      	ldr	r3, [pc, #268]	@ (800917c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800906e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009070:	e03b      	b.n	80090ea <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009072:	4b41      	ldr	r3, [pc, #260]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009074:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009078:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800907c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800907e:	4b3e      	ldr	r3, [pc, #248]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f003 0302 	and.w	r3, r3, #2
 8009086:	2b02      	cmp	r3, #2
 8009088:	d10c      	bne.n	80090a4 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 800908a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800908c:	2b00      	cmp	r3, #0
 800908e:	d109      	bne.n	80090a4 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009090:	4b39      	ldr	r3, [pc, #228]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	08db      	lsrs	r3, r3, #3
 8009096:	f003 0303 	and.w	r3, r3, #3
 800909a:	4a39      	ldr	r2, [pc, #228]	@ (8009180 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800909c:	fa22 f303 	lsr.w	r3, r2, r3
 80090a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80090a2:	e01e      	b.n	80090e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80090a4:	4b34      	ldr	r3, [pc, #208]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80090ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090b0:	d106      	bne.n	80090c0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80090b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090b8:	d102      	bne.n	80090c0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80090ba:	4b32      	ldr	r3, [pc, #200]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80090bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80090be:	e010      	b.n	80090e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80090c0:	4b2d      	ldr	r3, [pc, #180]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090cc:	d106      	bne.n	80090dc <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 80090ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090d4:	d102      	bne.n	80090dc <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80090d6:	4b2c      	ldr	r3, [pc, #176]	@ (8009188 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80090d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80090da:	e002      	b.n	80090e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80090dc:	2300      	movs	r3, #0
 80090de:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80090e0:	e003      	b.n	80090ea <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 80090e2:	e002      	b.n	80090ea <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 80090e4:	2300      	movs	r3, #0
 80090e6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80090e8:	bf00      	nop
          }
        }
        break;
 80090ea:	f001 bf70 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 80090ee:	4b22      	ldr	r3, [pc, #136]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80090f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80090f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090f8:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 80090fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d108      	bne.n	8009112 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009100:	f107 0320 	add.w	r3, r7, #32
 8009104:	4618      	mov	r0, r3
 8009106:	f7fe ffd3 	bl	80080b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800910a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800910c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800910e:	f001 bf5e 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8009112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009114:	2b40      	cmp	r3, #64	@ 0x40
 8009116:	d108      	bne.n	800912a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009118:	f107 0314 	add.w	r3, r7, #20
 800911c:	4618      	mov	r0, r3
 800911e:	f7ff f933 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009122:	69fb      	ldr	r3, [r7, #28]
 8009124:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009126:	f001 bf52 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800912a:	2300      	movs	r3, #0
 800912c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800912e:	f001 bf4e 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 8009132:	4b11      	ldr	r3, [pc, #68]	@ (8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009134:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009138:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800913c:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 800913e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009140:	2b00      	cmp	r3, #0
 8009142:	d108      	bne.n	8009156 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009144:	f107 0320 	add.w	r3, r7, #32
 8009148:	4618      	mov	r0, r3
 800914a:	f7fe ffb1 	bl	80080b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800914e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009150:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009152:	f001 bf3c 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 8009156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009158:	2b80      	cmp	r3, #128	@ 0x80
 800915a:	d108      	bne.n	800916e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800915c:	f107 0314 	add.w	r3, r7, #20
 8009160:	4618      	mov	r0, r3
 8009162:	f7ff f911 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009166:	69fb      	ldr	r3, [r7, #28]
 8009168:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800916a:	f001 bf30 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800916e:	2300      	movs	r3, #0
 8009170:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009172:	f001 bf2c 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009176:	bf00      	nop
 8009178:	44020c00 	.word	0x44020c00
 800917c:	00bb8000 	.word	0x00bb8000
 8009180:	03d09000 	.word	0x03d09000
 8009184:	003d0900 	.word	0x003d0900
 8009188:	007a1200 	.word	0x007a1200
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800918c:	4b9d      	ldr	r3, [pc, #628]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800918e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009192:	f003 0307 	and.w	r3, r3, #7
 8009196:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8009198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800919a:	2b00      	cmp	r3, #0
 800919c:	d104      	bne.n	80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800919e:	f7fc ffd1 	bl	8006144 <HAL_RCC_GetPCLK2Freq>
 80091a2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80091a4:	f001 bf13 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80091a8:	4b96      	ldr	r3, [pc, #600]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80091b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80091b4:	d10a      	bne.n	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80091b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d107      	bne.n	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091bc:	f107 0314 	add.w	r3, r7, #20
 80091c0:	4618      	mov	r0, r3
 80091c2:	f7ff f8e1 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80091c6:	69bb      	ldr	r3, [r7, #24]
 80091c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80091ca:	e043      	b.n	8009254 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 80091cc:	4b8d      	ldr	r3, [pc, #564]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80091d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80091d8:	d10a      	bne.n	80091f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 80091da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091dc:	2b02      	cmp	r3, #2
 80091de:	d107      	bne.n	80091f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091e0:	f107 0308 	add.w	r3, r7, #8
 80091e4:	4618      	mov	r0, r3
 80091e6:	f7ff fa3b 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80091ee:	e031      	b.n	8009254 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80091f0:	4b84      	ldr	r3, [pc, #528]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f003 0302 	and.w	r3, r3, #2
 80091f8:	2b02      	cmp	r3, #2
 80091fa:	d10c      	bne.n	8009216 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80091fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091fe:	2b03      	cmp	r3, #3
 8009200:	d109      	bne.n	8009216 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009202:	4b80      	ldr	r3, [pc, #512]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	08db      	lsrs	r3, r3, #3
 8009208:	f003 0303 	and.w	r3, r3, #3
 800920c:	4a7e      	ldr	r2, [pc, #504]	@ (8009408 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800920e:	fa22 f303 	lsr.w	r3, r2, r3
 8009212:	637b      	str	r3, [r7, #52]	@ 0x34
 8009214:	e01e      	b.n	8009254 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8009216:	4b7b      	ldr	r3, [pc, #492]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800921e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009222:	d105      	bne.n	8009230 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8009224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009226:	2b04      	cmp	r3, #4
 8009228:	d102      	bne.n	8009230 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 800922a:	4b78      	ldr	r3, [pc, #480]	@ (800940c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800922c:	637b      	str	r3, [r7, #52]	@ 0x34
 800922e:	e011      	b.n	8009254 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8009230:	4b74      	ldr	r3, [pc, #464]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009232:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009236:	f003 0302 	and.w	r3, r3, #2
 800923a:	2b02      	cmp	r3, #2
 800923c:	d106      	bne.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 800923e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009240:	2b05      	cmp	r3, #5
 8009242:	d103      	bne.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8009244:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009248:	637b      	str	r3, [r7, #52]	@ 0x34
 800924a:	e003      	b.n	8009254 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 800924c:	2300      	movs	r3, #0
 800924e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009250:	f001 bebd 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009254:	f001 bebb 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8009258:	4b6a      	ldr	r3, [pc, #424]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800925a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800925e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009262:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8009264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009266:	2b00      	cmp	r3, #0
 8009268:	d104      	bne.n	8009274 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800926a:	f7fc ff55 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 800926e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8009270:	f001 bead 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8009274:	4b63      	ldr	r3, [pc, #396]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800927c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009280:	d10a      	bne.n	8009298 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8009282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009284:	2b08      	cmp	r3, #8
 8009286:	d107      	bne.n	8009298 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009288:	f107 0314 	add.w	r3, r7, #20
 800928c:	4618      	mov	r0, r3
 800928e:	f7ff f87b 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009292:	69bb      	ldr	r3, [r7, #24]
 8009294:	637b      	str	r3, [r7, #52]	@ 0x34
 8009296:	e03d      	b.n	8009314 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8009298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800929a:	2b10      	cmp	r3, #16
 800929c:	d108      	bne.n	80092b0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800929e:	f107 0308 	add.w	r3, r7, #8
 80092a2:	4618      	mov	r0, r3
 80092a4:	f7ff f9dc 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80092ac:	f001 be8f 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80092b0:	4b54      	ldr	r3, [pc, #336]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	f003 0302 	and.w	r3, r3, #2
 80092b8:	2b02      	cmp	r3, #2
 80092ba:	d10c      	bne.n	80092d6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 80092bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092be:	2b18      	cmp	r3, #24
 80092c0:	d109      	bne.n	80092d6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80092c2:	4b50      	ldr	r3, [pc, #320]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	08db      	lsrs	r3, r3, #3
 80092c8:	f003 0303 	and.w	r3, r3, #3
 80092cc:	4a4e      	ldr	r2, [pc, #312]	@ (8009408 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80092ce:	fa22 f303 	lsr.w	r3, r2, r3
 80092d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80092d4:	e01e      	b.n	8009314 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 80092d6:	4b4b      	ldr	r3, [pc, #300]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80092de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092e2:	d105      	bne.n	80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80092e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092e6:	2b20      	cmp	r3, #32
 80092e8:	d102      	bne.n	80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 80092ea:	4b48      	ldr	r3, [pc, #288]	@ (800940c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80092ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80092ee:	e011      	b.n	8009314 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80092f0:	4b44      	ldr	r3, [pc, #272]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80092f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80092f6:	f003 0302 	and.w	r3, r3, #2
 80092fa:	2b02      	cmp	r3, #2
 80092fc:	d106      	bne.n	800930c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 80092fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009300:	2b28      	cmp	r3, #40	@ 0x28
 8009302:	d103      	bne.n	800930c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8009304:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009308:	637b      	str	r3, [r7, #52]	@ 0x34
 800930a:	e003      	b.n	8009314 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 800930c:	2300      	movs	r3, #0
 800930e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009310:	f001 be5d 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009314:	f001 be5b 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8009318:	4b3a      	ldr	r3, [pc, #232]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800931a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800931e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8009322:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8009324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009326:	2b00      	cmp	r3, #0
 8009328:	d104      	bne.n	8009334 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800932a:	f7fc fef5 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 800932e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8009330:	f001 be4d 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8009334:	4b33      	ldr	r3, [pc, #204]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800933c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009340:	d10a      	bne.n	8009358 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8009342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009344:	2b40      	cmp	r3, #64	@ 0x40
 8009346:	d107      	bne.n	8009358 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009348:	f107 0314 	add.w	r3, r7, #20
 800934c:	4618      	mov	r0, r3
 800934e:	f7ff f81b 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009352:	69bb      	ldr	r3, [r7, #24]
 8009354:	637b      	str	r3, [r7, #52]	@ 0x34
 8009356:	e045      	b.n	80093e4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8009358:	4b2a      	ldr	r3, [pc, #168]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009360:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009364:	d10a      	bne.n	800937c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 8009366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009368:	2b80      	cmp	r3, #128	@ 0x80
 800936a:	d107      	bne.n	800937c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800936c:	f107 0308 	add.w	r3, r7, #8
 8009370:	4618      	mov	r0, r3
 8009372:	f7ff f975 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	637b      	str	r3, [r7, #52]	@ 0x34
 800937a:	e033      	b.n	80093e4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800937c:	4b21      	ldr	r3, [pc, #132]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f003 0302 	and.w	r3, r3, #2
 8009384:	2b02      	cmp	r3, #2
 8009386:	d10c      	bne.n	80093a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 8009388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800938a:	2bc0      	cmp	r3, #192	@ 0xc0
 800938c:	d109      	bne.n	80093a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800938e:	4b1d      	ldr	r3, [pc, #116]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	08db      	lsrs	r3, r3, #3
 8009394:	f003 0303 	and.w	r3, r3, #3
 8009398:	4a1b      	ldr	r2, [pc, #108]	@ (8009408 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800939a:	fa22 f303 	lsr.w	r3, r2, r3
 800939e:	637b      	str	r3, [r7, #52]	@ 0x34
 80093a0:	e020      	b.n	80093e4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80093a2:	4b18      	ldr	r3, [pc, #96]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80093aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093ae:	d106      	bne.n	80093be <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80093b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093b6:	d102      	bne.n	80093be <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 80093b8:	4b14      	ldr	r3, [pc, #80]	@ (800940c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80093ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80093bc:	e012      	b.n	80093e4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80093be:	4b11      	ldr	r3, [pc, #68]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80093c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80093c4:	f003 0302 	and.w	r3, r3, #2
 80093c8:	2b02      	cmp	r3, #2
 80093ca:	d107      	bne.n	80093dc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 80093cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ce:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80093d2:	d103      	bne.n	80093dc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 80093d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80093d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80093da:	e003      	b.n	80093e4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 80093dc:	2300      	movs	r3, #0
 80093de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093e0:	f001 bdf5 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80093e4:	f001 bdf3 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80093e8:	4b06      	ldr	r3, [pc, #24]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80093ea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80093ee:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 80093f2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80093f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d10a      	bne.n	8009410 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80093fa:	f7fc fe8d 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 80093fe:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8009400:	f001 bde5 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009404:	44020c00 	.word	0x44020c00
 8009408:	03d09000 	.word	0x03d09000
 800940c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8009410:	4ba0      	ldr	r3, [pc, #640]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009418:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800941c:	d10b      	bne.n	8009436 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 800941e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009420:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009424:	d107      	bne.n	8009436 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009426:	f107 0314 	add.w	r3, r7, #20
 800942a:	4618      	mov	r0, r3
 800942c:	f7fe ffac 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009430:	69bb      	ldr	r3, [r7, #24]
 8009432:	637b      	str	r3, [r7, #52]	@ 0x34
 8009434:	e047      	b.n	80094c6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8009436:	4b97      	ldr	r3, [pc, #604]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800943e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009442:	d10b      	bne.n	800945c <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 8009444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009446:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800944a:	d107      	bne.n	800945c <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800944c:	f107 0308 	add.w	r3, r7, #8
 8009450:	4618      	mov	r0, r3
 8009452:	f7ff f905 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	637b      	str	r3, [r7, #52]	@ 0x34
 800945a:	e034      	b.n	80094c6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800945c:	4b8d      	ldr	r3, [pc, #564]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f003 0302 	and.w	r3, r3, #2
 8009464:	2b02      	cmp	r3, #2
 8009466:	d10d      	bne.n	8009484 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8009468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800946a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800946e:	d109      	bne.n	8009484 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009470:	4b88      	ldr	r3, [pc, #544]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	08db      	lsrs	r3, r3, #3
 8009476:	f003 0303 	and.w	r3, r3, #3
 800947a:	4a87      	ldr	r2, [pc, #540]	@ (8009698 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800947c:	fa22 f303 	lsr.w	r3, r2, r3
 8009480:	637b      	str	r3, [r7, #52]	@ 0x34
 8009482:	e020      	b.n	80094c6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8009484:	4b83      	ldr	r3, [pc, #524]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800948c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009490:	d106      	bne.n	80094a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8009492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009494:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009498:	d102      	bne.n	80094a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 800949a:	4b80      	ldr	r3, [pc, #512]	@ (800969c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800949c:	637b      	str	r3, [r7, #52]	@ 0x34
 800949e:	e012      	b.n	80094c6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80094a0:	4b7c      	ldr	r3, [pc, #496]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80094a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80094a6:	f003 0302 	and.w	r3, r3, #2
 80094aa:	2b02      	cmp	r3, #2
 80094ac:	d107      	bne.n	80094be <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 80094ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80094b4:	d103      	bne.n	80094be <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 80094b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80094bc:	e003      	b.n	80094c6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 80094be:	2300      	movs	r3, #0
 80094c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80094c2:	f001 bd84 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80094c6:	f001 bd82 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80094ca:	4b72      	ldr	r3, [pc, #456]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80094cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80094d0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80094d4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80094d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d104      	bne.n	80094e6 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80094dc:	f7fc fe1c 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 80094e0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 80094e2:	f001 bd74 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 80094e6:	4b6b      	ldr	r3, [pc, #428]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80094ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094f2:	d10b      	bne.n	800950c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 80094f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094fa:	d107      	bne.n	800950c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094fc:	f107 0314 	add.w	r3, r7, #20
 8009500:	4618      	mov	r0, r3
 8009502:	f7fe ff41 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009506:	69bb      	ldr	r3, [r7, #24]
 8009508:	637b      	str	r3, [r7, #52]	@ 0x34
 800950a:	e047      	b.n	800959c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 800950c:	4b61      	ldr	r3, [pc, #388]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009514:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009518:	d10b      	bne.n	8009532 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800951a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800951c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009520:	d107      	bne.n	8009532 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009522:	f107 0308 	add.w	r3, r7, #8
 8009526:	4618      	mov	r0, r3
 8009528:	f7ff f89a 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009530:	e034      	b.n	800959c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8009532:	4b58      	ldr	r3, [pc, #352]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f003 0302 	and.w	r3, r3, #2
 800953a:	2b02      	cmp	r3, #2
 800953c:	d10d      	bne.n	800955a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800953e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009540:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009544:	d109      	bne.n	800955a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009546:	4b53      	ldr	r3, [pc, #332]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	08db      	lsrs	r3, r3, #3
 800954c:	f003 0303 	and.w	r3, r3, #3
 8009550:	4a51      	ldr	r2, [pc, #324]	@ (8009698 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8009552:	fa22 f303 	lsr.w	r3, r2, r3
 8009556:	637b      	str	r3, [r7, #52]	@ 0x34
 8009558:	e020      	b.n	800959c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 800955a:	4b4e      	ldr	r3, [pc, #312]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009562:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009566:	d106      	bne.n	8009576 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8009568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800956a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800956e:	d102      	bne.n	8009576 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8009570:	4b4a      	ldr	r3, [pc, #296]	@ (800969c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8009572:	637b      	str	r3, [r7, #52]	@ 0x34
 8009574:	e012      	b.n	800959c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8009576:	4b47      	ldr	r3, [pc, #284]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009578:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800957c:	f003 0302 	and.w	r3, r3, #2
 8009580:	2b02      	cmp	r3, #2
 8009582:	d107      	bne.n	8009594 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8009584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009586:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800958a:	d103      	bne.n	8009594 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 800958c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009590:	637b      	str	r3, [r7, #52]	@ 0x34
 8009592:	e003      	b.n	800959c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8009594:	2300      	movs	r3, #0
 8009596:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009598:	f001 bd19 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800959c:	f001 bd17 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 80095a0:	4b3c      	ldr	r3, [pc, #240]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80095a2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80095a6:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80095aa:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 80095ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d104      	bne.n	80095bc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80095b2:	f7fc fdb1 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 80095b6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 80095b8:	f001 bd09 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 80095bc:	4b35      	ldr	r3, [pc, #212]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80095c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80095c8:	d10b      	bne.n	80095e2 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 80095ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095d0:	d107      	bne.n	80095e2 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80095d2:	f107 0314 	add.w	r3, r7, #20
 80095d6:	4618      	mov	r0, r3
 80095d8:	f7fe fed6 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80095dc:	69bb      	ldr	r3, [r7, #24]
 80095de:	637b      	str	r3, [r7, #52]	@ 0x34
 80095e0:	e047      	b.n	8009672 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 80095e2:	4b2c      	ldr	r3, [pc, #176]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80095ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095ee:	d10b      	bne.n	8009608 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 80095f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095f6:	d107      	bne.n	8009608 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80095f8:	f107 0308 	add.w	r3, r7, #8
 80095fc:	4618      	mov	r0, r3
 80095fe:	f7ff f82f 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	637b      	str	r3, [r7, #52]	@ 0x34
 8009606:	e034      	b.n	8009672 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8009608:	4b22      	ldr	r3, [pc, #136]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	f003 0302 	and.w	r3, r3, #2
 8009610:	2b02      	cmp	r3, #2
 8009612:	d10d      	bne.n	8009630 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8009614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009616:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800961a:	d109      	bne.n	8009630 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800961c:	4b1d      	ldr	r3, [pc, #116]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	08db      	lsrs	r3, r3, #3
 8009622:	f003 0303 	and.w	r3, r3, #3
 8009626:	4a1c      	ldr	r2, [pc, #112]	@ (8009698 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8009628:	fa22 f303 	lsr.w	r3, r2, r3
 800962c:	637b      	str	r3, [r7, #52]	@ 0x34
 800962e:	e020      	b.n	8009672 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8009630:	4b18      	ldr	r3, [pc, #96]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009638:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800963c:	d106      	bne.n	800964c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800963e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009640:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009644:	d102      	bne.n	800964c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 8009646:	4b15      	ldr	r3, [pc, #84]	@ (800969c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8009648:	637b      	str	r3, [r7, #52]	@ 0x34
 800964a:	e012      	b.n	8009672 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 800964c:	4b11      	ldr	r3, [pc, #68]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800964e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009652:	f003 0302 	and.w	r3, r3, #2
 8009656:	2b02      	cmp	r3, #2
 8009658:	d107      	bne.n	800966a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 800965a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800965c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8009660:	d103      	bne.n	800966a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8009662:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009666:	637b      	str	r3, [r7, #52]	@ 0x34
 8009668:	e003      	b.n	8009672 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 800966a:	2300      	movs	r3, #0
 800966c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800966e:	f001 bcae 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009672:	f001 bcac 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8009676:	4b07      	ldr	r3, [pc, #28]	@ (8009694 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009678:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800967c:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8009680:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8009682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009684:	2b00      	cmp	r3, #0
 8009686:	d10b      	bne.n	80096a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009688:	f7fc fd46 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 800968c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 800968e:	f001 bc9e 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009692:	bf00      	nop
 8009694:	44020c00 	.word	0x44020c00
 8009698:	03d09000 	.word	0x03d09000
 800969c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 80096a0:	4ba0      	ldr	r3, [pc, #640]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80096ac:	d10b      	bne.n	80096c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 80096ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80096b4:	d107      	bne.n	80096c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096b6:	f107 0314 	add.w	r3, r7, #20
 80096ba:	4618      	mov	r0, r3
 80096bc:	f7fe fe64 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80096c0:	69bb      	ldr	r3, [r7, #24]
 80096c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80096c4:	e047      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 80096c6:	4b97      	ldr	r3, [pc, #604]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80096ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096d2:	d10b      	bne.n	80096ec <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 80096d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096d6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80096da:	d107      	bne.n	80096ec <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096dc:	f107 0308 	add.w	r3, r7, #8
 80096e0:	4618      	mov	r0, r3
 80096e2:	f7fe ffbd 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80096ea:	e034      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 80096ec:	4b8d      	ldr	r3, [pc, #564]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	f003 0302 	and.w	r3, r3, #2
 80096f4:	2b02      	cmp	r3, #2
 80096f6:	d10d      	bne.n	8009714 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 80096f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096fa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80096fe:	d109      	bne.n	8009714 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009700:	4b88      	ldr	r3, [pc, #544]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	08db      	lsrs	r3, r3, #3
 8009706:	f003 0303 	and.w	r3, r3, #3
 800970a:	4a87      	ldr	r2, [pc, #540]	@ (8009928 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800970c:	fa22 f303 	lsr.w	r3, r2, r3
 8009710:	637b      	str	r3, [r7, #52]	@ 0x34
 8009712:	e020      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8009714:	4b83      	ldr	r3, [pc, #524]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800971c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009720:	d106      	bne.n	8009730 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8009722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009724:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009728:	d102      	bne.n	8009730 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 800972a:	4b80      	ldr	r3, [pc, #512]	@ (800992c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800972c:	637b      	str	r3, [r7, #52]	@ 0x34
 800972e:	e012      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8009730:	4b7c      	ldr	r3, [pc, #496]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009732:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009736:	f003 0302 	and.w	r3, r3, #2
 800973a:	2b02      	cmp	r3, #2
 800973c:	d107      	bne.n	800974e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 800973e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009740:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8009744:	d103      	bne.n	800974e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8009746:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800974a:	637b      	str	r3, [r7, #52]	@ 0x34
 800974c:	e003      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 800974e:	2300      	movs	r3, #0
 8009750:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009752:	f001 bc3c 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009756:	f001 bc3a 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 800975a:	4b72      	ldr	r3, [pc, #456]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800975c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009760:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8009764:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8009766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009768:	2b00      	cmp	r3, #0
 800976a:	d104      	bne.n	8009776 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800976c:	f7fc fcd4 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 8009770:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8009772:	f001 bc2c 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8009776:	4b6b      	ldr	r3, [pc, #428]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800977e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009782:	d10b      	bne.n	800979c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8009784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009786:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800978a:	d107      	bne.n	800979c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800978c:	f107 0314 	add.w	r3, r7, #20
 8009790:	4618      	mov	r0, r3
 8009792:	f7fe fdf9 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009796:	69bb      	ldr	r3, [r7, #24]
 8009798:	637b      	str	r3, [r7, #52]	@ 0x34
 800979a:	e047      	b.n	800982c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 800979c:	4b61      	ldr	r3, [pc, #388]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80097a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80097a8:	d10b      	bne.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 80097aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80097b0:	d107      	bne.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80097b2:	f107 0308 	add.w	r3, r7, #8
 80097b6:	4618      	mov	r0, r3
 80097b8:	f7fe ff52 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	637b      	str	r3, [r7, #52]	@ 0x34
 80097c0:	e034      	b.n	800982c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 80097c2:	4b58      	ldr	r3, [pc, #352]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f003 0302 	and.w	r3, r3, #2
 80097ca:	2b02      	cmp	r3, #2
 80097cc:	d10d      	bne.n	80097ea <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 80097ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80097d4:	d109      	bne.n	80097ea <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80097d6:	4b53      	ldr	r3, [pc, #332]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	08db      	lsrs	r3, r3, #3
 80097dc:	f003 0303 	and.w	r3, r3, #3
 80097e0:	4a51      	ldr	r2, [pc, #324]	@ (8009928 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80097e2:	fa22 f303 	lsr.w	r3, r2, r3
 80097e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80097e8:	e020      	b.n	800982c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 80097ea:	4b4e      	ldr	r3, [pc, #312]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80097f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097f6:	d106      	bne.n	8009806 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 80097f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80097fe:	d102      	bne.n	8009806 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8009800:	4b4a      	ldr	r3, [pc, #296]	@ (800992c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8009802:	637b      	str	r3, [r7, #52]	@ 0x34
 8009804:	e012      	b.n	800982c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8009806:	4b47      	ldr	r3, [pc, #284]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009808:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800980c:	f003 0302 	and.w	r3, r3, #2
 8009810:	2b02      	cmp	r3, #2
 8009812:	d107      	bne.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8009814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009816:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800981a:	d103      	bne.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 800981c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009820:	637b      	str	r3, [r7, #52]	@ 0x34
 8009822:	e003      	b.n	800982c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8009824:	2300      	movs	r3, #0
 8009826:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009828:	f001 bbd1 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800982c:	f001 bbcf 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8009830:	4b3c      	ldr	r3, [pc, #240]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009832:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009836:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800983a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 800983c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800983e:	2b00      	cmp	r3, #0
 8009840:	d104      	bne.n	800984c <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009842:	f7fc fc69 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 8009846:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8009848:	f001 bbc1 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 800984c:	4b35      	ldr	r3, [pc, #212]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009854:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009858:	d10b      	bne.n	8009872 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 800985a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800985c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009860:	d107      	bne.n	8009872 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009862:	f107 0314 	add.w	r3, r7, #20
 8009866:	4618      	mov	r0, r3
 8009868:	f7fe fd8e 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800986c:	69bb      	ldr	r3, [r7, #24]
 800986e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009870:	e047      	b.n	8009902 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8009872:	4b2c      	ldr	r3, [pc, #176]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800987a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800987e:	d10b      	bne.n	8009898 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8009880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009882:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009886:	d107      	bne.n	8009898 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009888:	f107 0308 	add.w	r3, r7, #8
 800988c:	4618      	mov	r0, r3
 800988e:	f7fe fee7 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	637b      	str	r3, [r7, #52]	@ 0x34
 8009896:	e034      	b.n	8009902 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8009898:	4b22      	ldr	r3, [pc, #136]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f003 0302 	and.w	r3, r3, #2
 80098a0:	2b02      	cmp	r3, #2
 80098a2:	d10d      	bne.n	80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 80098a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80098aa:	d109      	bne.n	80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80098ac:	4b1d      	ldr	r3, [pc, #116]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	08db      	lsrs	r3, r3, #3
 80098b2:	f003 0303 	and.w	r3, r3, #3
 80098b6:	4a1c      	ldr	r2, [pc, #112]	@ (8009928 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80098b8:	fa22 f303 	lsr.w	r3, r2, r3
 80098bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80098be:	e020      	b.n	8009902 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 80098c0:	4b18      	ldr	r3, [pc, #96]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80098c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098cc:	d106      	bne.n	80098dc <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 80098ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80098d4:	d102      	bne.n	80098dc <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 80098d6:	4b15      	ldr	r3, [pc, #84]	@ (800992c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80098d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80098da:	e012      	b.n	8009902 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 80098dc:	4b11      	ldr	r3, [pc, #68]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80098de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098e2:	f003 0302 	and.w	r3, r3, #2
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	d107      	bne.n	80098fa <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 80098ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098ec:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80098f0:	d103      	bne.n	80098fa <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 80098f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80098f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80098f8:	e003      	b.n	8009902 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 80098fa:	2300      	movs	r3, #0
 80098fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098fe:	f001 bb66 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009902:	f001 bb64 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8009906:	4b07      	ldr	r3, [pc, #28]	@ (8009924 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009908:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800990c:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8009910:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8009912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009914:	2b00      	cmp	r3, #0
 8009916:	d10b      	bne.n	8009930 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009918:	f7fc fbfe 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 800991c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 800991e:	f001 bb56 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009922:	bf00      	nop
 8009924:	44020c00 	.word	0x44020c00
 8009928:	03d09000 	.word	0x03d09000
 800992c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8009930:	4ba1      	ldr	r3, [pc, #644]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009938:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800993c:	d10b      	bne.n	8009956 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 800993e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009940:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009944:	d107      	bne.n	8009956 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009946:	f107 0314 	add.w	r3, r7, #20
 800994a:	4618      	mov	r0, r3
 800994c:	f7fe fd1c 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009950:	69bb      	ldr	r3, [r7, #24]
 8009952:	637b      	str	r3, [r7, #52]	@ 0x34
 8009954:	e047      	b.n	80099e6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8009956:	4b98      	ldr	r3, [pc, #608]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800995e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009962:	d10b      	bne.n	800997c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8009964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009966:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800996a:	d107      	bne.n	800997c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800996c:	f107 0308 	add.w	r3, r7, #8
 8009970:	4618      	mov	r0, r3
 8009972:	f7fe fe75 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	637b      	str	r3, [r7, #52]	@ 0x34
 800997a:	e034      	b.n	80099e6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 800997c:	4b8e      	ldr	r3, [pc, #568]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f003 0302 	and.w	r3, r3, #2
 8009984:	2b02      	cmp	r3, #2
 8009986:	d10d      	bne.n	80099a4 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8009988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800998a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800998e:	d109      	bne.n	80099a4 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009990:	4b89      	ldr	r3, [pc, #548]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	08db      	lsrs	r3, r3, #3
 8009996:	f003 0303 	and.w	r3, r3, #3
 800999a:	4a88      	ldr	r2, [pc, #544]	@ (8009bbc <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800999c:	fa22 f303 	lsr.w	r3, r2, r3
 80099a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80099a2:	e020      	b.n	80099e6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 80099a4:	4b84      	ldr	r3, [pc, #528]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80099ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099b0:	d106      	bne.n	80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 80099b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80099b8:	d102      	bne.n	80099c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 80099ba:	4b81      	ldr	r3, [pc, #516]	@ (8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 80099bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80099be:	e012      	b.n	80099e6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 80099c0:	4b7d      	ldr	r3, [pc, #500]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80099c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80099c6:	f003 0302 	and.w	r3, r3, #2
 80099ca:	2b02      	cmp	r3, #2
 80099cc:	d107      	bne.n	80099de <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 80099ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d0:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 80099d4:	d103      	bne.n	80099de <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 80099d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80099da:	637b      	str	r3, [r7, #52]	@ 0x34
 80099dc:	e003      	b.n	80099e6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 80099de:	2300      	movs	r3, #0
 80099e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80099e2:	f001 baf4 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80099e6:	f001 baf2 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 80099ea:	4b73      	ldr	r3, [pc, #460]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80099ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80099f0:	f003 0307 	and.w	r3, r3, #7
 80099f4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 80099f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d104      	bne.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80099fc:	f7fc fb8c 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 8009a00:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8009a02:	f001 bae4 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8009a06:	4b6c      	ldr	r3, [pc, #432]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009a12:	d10a      	bne.n	8009a2a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8009a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a16:	2b01      	cmp	r3, #1
 8009a18:	d107      	bne.n	8009a2a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a1a:	f107 0314 	add.w	r3, r7, #20
 8009a1e:	4618      	mov	r0, r3
 8009a20:	f7fe fcb2 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009a24:	69bb      	ldr	r3, [r7, #24]
 8009a26:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a28:	e043      	b.n	8009ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8009a2a:	4b63      	ldr	r3, [pc, #396]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009a32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a36:	d10a      	bne.n	8009a4e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8009a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a3a:	2b02      	cmp	r3, #2
 8009a3c:	d107      	bne.n	8009a4e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a3e:	f107 0308 	add.w	r3, r7, #8
 8009a42:	4618      	mov	r0, r3
 8009a44:	f7fe fe0c 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a4c:	e031      	b.n	8009ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8009a4e:	4b5a      	ldr	r3, [pc, #360]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f003 0302 	and.w	r3, r3, #2
 8009a56:	2b02      	cmp	r3, #2
 8009a58:	d10c      	bne.n	8009a74 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8009a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a5c:	2b03      	cmp	r3, #3
 8009a5e:	d109      	bne.n	8009a74 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009a60:	4b55      	ldr	r3, [pc, #340]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	08db      	lsrs	r3, r3, #3
 8009a66:	f003 0303 	and.w	r3, r3, #3
 8009a6a:	4a54      	ldr	r2, [pc, #336]	@ (8009bbc <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8009a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8009a70:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a72:	e01e      	b.n	8009ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8009a74:	4b50      	ldr	r3, [pc, #320]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a80:	d105      	bne.n	8009a8e <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8009a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a84:	2b04      	cmp	r3, #4
 8009a86:	d102      	bne.n	8009a8e <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8009a88:	4b4d      	ldr	r3, [pc, #308]	@ (8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8009a8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a8c:	e011      	b.n	8009ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8009a8e:	4b4a      	ldr	r3, [pc, #296]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009a90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a94:	f003 0302 	and.w	r3, r3, #2
 8009a98:	2b02      	cmp	r3, #2
 8009a9a:	d106      	bne.n	8009aaa <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8009a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a9e:	2b05      	cmp	r3, #5
 8009aa0:	d103      	bne.n	8009aaa <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8009aa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009aa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009aa8:	e003      	b.n	8009ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009aae:	f001 ba8e 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009ab2:	f001 ba8c 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8009ab6:	4b40      	ldr	r3, [pc, #256]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009ab8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009abc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009ac0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8009ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d104      	bne.n	8009ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009ac8:	f7fc fb26 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 8009acc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8009ace:	f001 ba7e 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8009ad2:	4b39      	ldr	r3, [pc, #228]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ada:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ade:	d10a      	bne.n	8009af6 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8009ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae2:	2b10      	cmp	r3, #16
 8009ae4:	d107      	bne.n	8009af6 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ae6:	f107 0314 	add.w	r3, r7, #20
 8009aea:	4618      	mov	r0, r3
 8009aec:	f7fe fc4c 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009af0:	69bb      	ldr	r3, [r7, #24]
 8009af2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009af4:	e043      	b.n	8009b7e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8009af6:	4b30      	ldr	r3, [pc, #192]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009afe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b02:	d10a      	bne.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8009b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b06:	2b20      	cmp	r3, #32
 8009b08:	d107      	bne.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b0a:	f107 0308 	add.w	r3, r7, #8
 8009b0e:	4618      	mov	r0, r3
 8009b10:	f7fe fda6 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b18:	e031      	b.n	8009b7e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8009b1a:	4b27      	ldr	r3, [pc, #156]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f003 0302 	and.w	r3, r3, #2
 8009b22:	2b02      	cmp	r3, #2
 8009b24:	d10c      	bne.n	8009b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8009b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b28:	2b30      	cmp	r3, #48	@ 0x30
 8009b2a:	d109      	bne.n	8009b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009b2c:	4b22      	ldr	r3, [pc, #136]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	08db      	lsrs	r3, r3, #3
 8009b32:	f003 0303 	and.w	r3, r3, #3
 8009b36:	4a21      	ldr	r2, [pc, #132]	@ (8009bbc <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8009b38:	fa22 f303 	lsr.w	r3, r2, r3
 8009b3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b3e:	e01e      	b.n	8009b7e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8009b40:	4b1d      	ldr	r3, [pc, #116]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b4c:	d105      	bne.n	8009b5a <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8009b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b50:	2b40      	cmp	r3, #64	@ 0x40
 8009b52:	d102      	bne.n	8009b5a <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8009b54:	4b1a      	ldr	r3, [pc, #104]	@ (8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8009b56:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b58:	e011      	b.n	8009b7e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8009b5a:	4b17      	ldr	r3, [pc, #92]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009b5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b60:	f003 0302 	and.w	r3, r3, #2
 8009b64:	2b02      	cmp	r3, #2
 8009b66:	d106      	bne.n	8009b76 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8009b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b6a:	2b50      	cmp	r3, #80	@ 0x50
 8009b6c:	d103      	bne.n	8009b76 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8009b6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b72:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b74:	e003      	b.n	8009b7e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8009b76:	2300      	movs	r3, #0
 8009b78:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009b7a:	f001 ba28 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009b7e:	f001 ba26 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8009b82:	4b0d      	ldr	r3, [pc, #52]	@ (8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009b88:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009b8c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8009b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d104      	bne.n	8009b9e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009b94:	f7fc faec 	bl	8006170 <HAL_RCC_GetPCLK3Freq>
 8009b98:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009b9a:	f001 ba18 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8009b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009ba4:	d10e      	bne.n	8009bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ba6:	f107 0314 	add.w	r3, r7, #20
 8009baa:	4618      	mov	r0, r3
 8009bac:	f7fe fbec 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009bb0:	69bb      	ldr	r3, [r7, #24]
 8009bb2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009bb4:	f001 ba0b 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009bb8:	44020c00 	.word	0x44020c00
 8009bbc:	03d09000 	.word	0x03d09000
 8009bc0:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8009bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009bca:	d108      	bne.n	8009bde <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009bcc:	f107 0308 	add.w	r3, r7, #8
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f7fe fd45 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009bda:	f001 b9f8 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8009bde:	4ba4      	ldr	r3, [pc, #656]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f003 0302 	and.w	r3, r3, #2
 8009be6:	2b02      	cmp	r3, #2
 8009be8:	d10d      	bne.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8009bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009bf0:	d109      	bne.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009bf2:	4b9f      	ldr	r3, [pc, #636]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	08db      	lsrs	r3, r3, #3
 8009bf8:	f003 0303 	and.w	r3, r3, #3
 8009bfc:	4a9d      	ldr	r2, [pc, #628]	@ (8009e74 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8009bfe:	fa22 f303 	lsr.w	r3, r2, r3
 8009c02:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c04:	e020      	b.n	8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8009c06:	4b9a      	ldr	r3, [pc, #616]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c12:	d106      	bne.n	8009c22 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8009c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009c1a:	d102      	bne.n	8009c22 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8009c1c:	4b96      	ldr	r3, [pc, #600]	@ (8009e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8009c1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c20:	e012      	b.n	8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8009c22:	4b93      	ldr	r3, [pc, #588]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009c24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c28:	f003 0302 	and.w	r3, r3, #2
 8009c2c:	2b02      	cmp	r3, #2
 8009c2e:	d107      	bne.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8009c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c32:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009c36:	d103      	bne.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8009c38:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c3e:	e003      	b.n	8009c48 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8009c40:	2300      	movs	r3, #0
 8009c42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c44:	f001 b9c3 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009c48:	f001 b9c1 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8009c4c:	4b88      	ldr	r3, [pc, #544]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009c4e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009c52:	f003 0307 	and.w	r3, r3, #7
 8009c56:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8009c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d104      	bne.n	8009c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8009c5e:	f7fc fa3f 	bl	80060e0 <HAL_RCC_GetHCLKFreq>
 8009c62:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8009c64:	f001 b9b3 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8009c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c6a:	2b01      	cmp	r3, #1
 8009c6c:	d104      	bne.n	8009c78 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 8009c6e:	f7fc f90b 	bl	8005e88 <HAL_RCC_GetSysClockFreq>
 8009c72:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009c74:	f001 b9ab 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8009c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c7a:	2b02      	cmp	r3, #2
 8009c7c:	d108      	bne.n	8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c7e:	f107 0314 	add.w	r3, r7, #20
 8009c82:	4618      	mov	r0, r3
 8009c84:	f7fe fb80 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009c88:	69fb      	ldr	r3, [r7, #28]
 8009c8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c8c:	f001 b99f 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8009c90:	4b77      	ldr	r3, [pc, #476]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c9c:	d105      	bne.n	8009caa <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8009c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca0:	2b03      	cmp	r3, #3
 8009ca2:	d102      	bne.n	8009caa <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8009ca4:	4b75      	ldr	r3, [pc, #468]	@ (8009e7c <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8009ca6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ca8:	e023      	b.n	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8009caa:	4b71      	ldr	r3, [pc, #452]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f003 0302 	and.w	r3, r3, #2
 8009cb2:	2b02      	cmp	r3, #2
 8009cb4:	d10c      	bne.n	8009cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8009cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb8:	2b04      	cmp	r3, #4
 8009cba:	d109      	bne.n	8009cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009cbc:	4b6c      	ldr	r3, [pc, #432]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	08db      	lsrs	r3, r3, #3
 8009cc2:	f003 0303 	and.w	r3, r3, #3
 8009cc6:	4a6b      	ldr	r2, [pc, #428]	@ (8009e74 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8009cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8009ccc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cce:	e010      	b.n	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8009cd0:	4b67      	ldr	r3, [pc, #412]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009cd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cdc:	d105      	bne.n	8009cea <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8009cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ce0:	2b05      	cmp	r3, #5
 8009ce2:	d102      	bne.n	8009cea <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8009ce4:	4b64      	ldr	r3, [pc, #400]	@ (8009e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8009ce6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ce8:	e003      	b.n	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8009cea:	2300      	movs	r3, #0
 8009cec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009cee:	f001 b96e 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009cf2:	f001 b96c 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8009cf6:	4b5e      	ldr	r3, [pc, #376]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009cf8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009cfc:	f003 0308 	and.w	r3, r3, #8
 8009d00:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8009d02:	4b5b      	ldr	r3, [pc, #364]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009d04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009d08:	f003 0302 	and.w	r3, r3, #2
 8009d0c:	2b02      	cmp	r3, #2
 8009d0e:	d106      	bne.n	8009d1e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8009d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d103      	bne.n	8009d1e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8009d16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d1c:	e012      	b.n	8009d44 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8009d1e:	4b54      	ldr	r3, [pc, #336]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009d20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009d24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009d2c:	d106      	bne.n	8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8009d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d30:	2b08      	cmp	r3, #8
 8009d32:	d103      	bne.n	8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8009d34:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009d38:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d3a:	e003      	b.n	8009d44 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009d40:	f001 b945 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009d44:	f001 b943 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8009d48:	4b49      	ldr	r3, [pc, #292]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009d4a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009d4e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009d52:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8009d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d104      	bne.n	8009d64 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009d5a:	f7fc f9dd 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 8009d5e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009d60:	f001 b935 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8009d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d6a:	d108      	bne.n	8009d7e <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d6c:	f107 0308 	add.w	r3, r7, #8
 8009d70:	4618      	mov	r0, r3
 8009d72:	f7fe fc75 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009d76:	693b      	ldr	r3, [r7, #16]
 8009d78:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009d7a:	f001 b928 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8009d7e:	4b3c      	ldr	r3, [pc, #240]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f003 0302 	and.w	r3, r3, #2
 8009d86:	2b02      	cmp	r3, #2
 8009d88:	d10d      	bne.n	8009da6 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 8009d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d90:	d109      	bne.n	8009da6 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009d92:	4b37      	ldr	r3, [pc, #220]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	08db      	lsrs	r3, r3, #3
 8009d98:	f003 0303 	and.w	r3, r3, #3
 8009d9c:	4a35      	ldr	r2, [pc, #212]	@ (8009e74 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8009d9e:	fa22 f303 	lsr.w	r3, r2, r3
 8009da2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009da4:	e011      	b.n	8009dca <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8009da6:	4b32      	ldr	r3, [pc, #200]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009dae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009db2:	d106      	bne.n	8009dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 8009db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009db6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009dba:	d102      	bne.n	8009dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 8009dbc:	4b2e      	ldr	r3, [pc, #184]	@ (8009e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8009dbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dc0:	e003      	b.n	8009dca <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009dc6:	f001 b902 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009dca:	f001 b900 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8009dce:	4b28      	ldr	r3, [pc, #160]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009dd0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009dd4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8009dd8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8009dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d104      	bne.n	8009dea <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009de0:	f7fc f99a 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 8009de4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8009de6:	f001 b8f2 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8009dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009df0:	d108      	bne.n	8009e04 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009df2:	f107 0308 	add.w	r3, r7, #8
 8009df6:	4618      	mov	r0, r3
 8009df8:	f7fe fc32 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009dfc:	693b      	ldr	r3, [r7, #16]
 8009dfe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009e00:	f001 b8e5 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8009e04:	4b1a      	ldr	r3, [pc, #104]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f003 0302 	and.w	r3, r3, #2
 8009e0c:	2b02      	cmp	r3, #2
 8009e0e:	d10d      	bne.n	8009e2c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8009e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e12:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009e16:	d109      	bne.n	8009e2c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009e18:	4b15      	ldr	r3, [pc, #84]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	08db      	lsrs	r3, r3, #3
 8009e1e:	f003 0303 	and.w	r3, r3, #3
 8009e22:	4a14      	ldr	r2, [pc, #80]	@ (8009e74 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8009e24:	fa22 f303 	lsr.w	r3, r2, r3
 8009e28:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e2a:	e011      	b.n	8009e50 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8009e2c:	4b10      	ldr	r3, [pc, #64]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009e34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e38:	d106      	bne.n	8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 8009e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e3c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009e40:	d102      	bne.n	8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 8009e42:	4b0d      	ldr	r3, [pc, #52]	@ (8009e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8009e44:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e46:	e003      	b.n	8009e50 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 8009e48:	2300      	movs	r3, #0
 8009e4a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009e4c:	f001 b8bf 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009e50:	f001 b8bd 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8009e54:	4b06      	ldr	r3, [pc, #24]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009e56:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009e5a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8009e5e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8009e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d10c      	bne.n	8009e80 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009e66:	f7fc f983 	bl	8006170 <HAL_RCC_GetPCLK3Freq>
 8009e6a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8009e6c:	f001 b8af 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009e70:	44020c00 	.word	0x44020c00
 8009e74:	03d09000 	.word	0x03d09000
 8009e78:	003d0900 	.word	0x003d0900
 8009e7c:	007a1200 	.word	0x007a1200
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8009e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e86:	d108      	bne.n	8009e9a <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e88:	f107 0308 	add.w	r3, r7, #8
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	f7fe fbe7 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009e96:	f001 b89a 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8009e9a:	4b9f      	ldr	r3, [pc, #636]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f003 0302 	and.w	r3, r3, #2
 8009ea2:	2b02      	cmp	r3, #2
 8009ea4:	d10d      	bne.n	8009ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 8009ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ea8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009eac:	d109      	bne.n	8009ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009eae:	4b9a      	ldr	r3, [pc, #616]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	08db      	lsrs	r3, r3, #3
 8009eb4:	f003 0303 	and.w	r3, r3, #3
 8009eb8:	4a98      	ldr	r2, [pc, #608]	@ (800a11c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8009eba:	fa22 f303 	lsr.w	r3, r2, r3
 8009ebe:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ec0:	e011      	b.n	8009ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8009ec2:	4b95      	ldr	r3, [pc, #596]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009eca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ece:	d106      	bne.n	8009ede <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 8009ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ed2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009ed6:	d102      	bne.n	8009ede <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 8009ed8:	4b91      	ldr	r3, [pc, #580]	@ (800a120 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8009eda:	637b      	str	r3, [r7, #52]	@ 0x34
 8009edc:	e003      	b.n	8009ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009ee2:	f001 b874 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009ee6:	f001 b872 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8009eea:	4b8b      	ldr	r3, [pc, #556]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009eec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009ef0:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8009ef4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8009ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d104      	bne.n	8009f06 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009efc:	f7fc f938 	bl	8006170 <HAL_RCC_GetPCLK3Freq>
 8009f00:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 8009f02:	f001 b864 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 8009f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009f0c:	d108      	bne.n	8009f20 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f0e:	f107 0308 	add.w	r3, r7, #8
 8009f12:	4618      	mov	r0, r3
 8009f14:	f7fe fba4 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009f1c:	f001 b857 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8009f20:	4b7d      	ldr	r3, [pc, #500]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f003 0302 	and.w	r3, r3, #2
 8009f28:	2b02      	cmp	r3, #2
 8009f2a:	d10d      	bne.n	8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8009f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f2e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009f32:	d109      	bne.n	8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009f34:	4b78      	ldr	r3, [pc, #480]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	08db      	lsrs	r3, r3, #3
 8009f3a:	f003 0303 	and.w	r3, r3, #3
 8009f3e:	4a77      	ldr	r2, [pc, #476]	@ (800a11c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8009f40:	fa22 f303 	lsr.w	r3, r2, r3
 8009f44:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f46:	e011      	b.n	8009f6c <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8009f48:	4b73      	ldr	r3, [pc, #460]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f54:	d106      	bne.n	8009f64 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 8009f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f58:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009f5c:	d102      	bne.n	8009f64 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 8009f5e:	4b70      	ldr	r3, [pc, #448]	@ (800a120 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8009f60:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f62:	e003      	b.n	8009f6c <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 8009f64:	2300      	movs	r3, #0
 8009f66:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009f68:	f001 b831 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009f6c:	f001 b82f 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8009f70:	4b69      	ldr	r3, [pc, #420]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009f72:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009f76:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8009f7a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8009f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d104      	bne.n	8009f8c <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009f82:	f7fc f8c9 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 8009f86:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009f88:	f001 b821 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8009f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009f92:	d108      	bne.n	8009fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f94:	f107 0308 	add.w	r3, r7, #8
 8009f98:	4618      	mov	r0, r3
 8009f9a:	f7fe fb61 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009fa2:	f001 b814 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8009fa6:	4b5c      	ldr	r3, [pc, #368]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	f003 0302 	and.w	r3, r3, #2
 8009fae:	2b02      	cmp	r3, #2
 8009fb0:	d10e      	bne.n	8009fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 8009fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fb4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009fb8:	d10a      	bne.n	8009fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009fba:	4b57      	ldr	r3, [pc, #348]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	08db      	lsrs	r3, r3, #3
 8009fc0:	f003 0303 	and.w	r3, r3, #3
 8009fc4:	4a55      	ldr	r2, [pc, #340]	@ (800a11c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8009fc6:	fa22 f303 	lsr.w	r3, r2, r3
 8009fca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009fcc:	f000 bfff 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009fd4:	f000 bffb 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8009fd8:	4b4f      	ldr	r3, [pc, #316]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009fda:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009fde:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009fe2:	633b      	str	r3, [r7, #48]	@ 0x30
 8009fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fe6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009fea:	d056      	beq.n	800a09a <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8009fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fee:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009ff2:	f200 808b 	bhi.w	800a10c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ff8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ffc:	d03e      	beq.n	800a07c <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 8009ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a004:	f200 8082 	bhi.w	800a10c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a00a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a00e:	d027      	beq.n	800a060 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 800a010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a012:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a016:	d879      	bhi.n	800a10c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a01a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a01e:	d017      	beq.n	800a050 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 800a020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a022:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a026:	d871      	bhi.n	800a10c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d004      	beq.n	800a038 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 800a02e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a030:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a034:	d004      	beq.n	800a040 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800a036:	e069      	b.n	800a10c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a038:	f7fc f89a 	bl	8006170 <HAL_RCC_GetPCLK3Freq>
 800a03c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a03e:	e068      	b.n	800a112 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a040:	f107 0314 	add.w	r3, r7, #20
 800a044:	4618      	mov	r0, r3
 800a046:	f7fe f99f 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a04e:	e060      	b.n	800a112 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a050:	f107 0308 	add.w	r3, r7, #8
 800a054:	4618      	mov	r0, r3
 800a056:	f7fe fb03 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a05a:	693b      	ldr	r3, [r7, #16]
 800a05c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a05e:	e058      	b.n	800a112 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a060:	4b2d      	ldr	r3, [pc, #180]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a062:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a066:	f003 0302 	and.w	r3, r3, #2
 800a06a:	2b02      	cmp	r3, #2
 800a06c:	d103      	bne.n	800a076 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 800a06e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a072:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a074:	e04d      	b.n	800a112 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800a076:	2300      	movs	r3, #0
 800a078:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a07a:	e04a      	b.n	800a112 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a07c:	4b26      	ldr	r3, [pc, #152]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a07e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a082:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a086:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a08a:	d103      	bne.n	800a094 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 800a08c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a090:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a092:	e03e      	b.n	800a112 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800a094:	2300      	movs	r3, #0
 800a096:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a098:	e03b      	b.n	800a112 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a09a:	4b1f      	ldr	r3, [pc, #124]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a09c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a0a0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a0a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a0a6:	4b1c      	ldr	r3, [pc, #112]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f003 0302 	and.w	r3, r3, #2
 800a0ae:	2b02      	cmp	r3, #2
 800a0b0:	d10c      	bne.n	800a0cc <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 800a0b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d109      	bne.n	800a0cc <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a0b8:	4b17      	ldr	r3, [pc, #92]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	08db      	lsrs	r3, r3, #3
 800a0be:	f003 0303 	and.w	r3, r3, #3
 800a0c2:	4a16      	ldr	r2, [pc, #88]	@ (800a11c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800a0c4:	fa22 f303 	lsr.w	r3, r2, r3
 800a0c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0ca:	e01e      	b.n	800a10a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a0cc:	4b12      	ldr	r3, [pc, #72]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a0d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0d8:	d106      	bne.n	800a0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 800a0da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0e0:	d102      	bne.n	800a0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a0e2:	4b0f      	ldr	r3, [pc, #60]	@ (800a120 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800a0e4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0e6:	e010      	b.n	800a10a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a0e8:	4b0b      	ldr	r3, [pc, #44]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a0f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a0f4:	d106      	bne.n	800a104 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 800a0f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a0fc:	d102      	bne.n	800a104 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a0fe:	4b09      	ldr	r3, [pc, #36]	@ (800a124 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 800a100:	637b      	str	r3, [r7, #52]	@ 0x34
 800a102:	e002      	b.n	800a10a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a104:	2300      	movs	r3, #0
 800a106:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a108:	e003      	b.n	800a112 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 800a10a:	e002      	b.n	800a112 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 800a10c:	2300      	movs	r3, #0
 800a10e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a110:	bf00      	nop
          }
        }
        break;
 800a112:	f000 bf5c 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a116:	bf00      	nop
 800a118:	44020c00 	.word	0x44020c00
 800a11c:	03d09000 	.word	0x03d09000
 800a120:	003d0900 	.word	0x003d0900
 800a124:	007a1200 	.word	0x007a1200

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800a128:	4b9e      	ldr	r3, [pc, #632]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a12a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a12e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a132:	633b      	str	r3, [r7, #48]	@ 0x30
 800a134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a136:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a13a:	d056      	beq.n	800a1ea <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 800a13c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a13e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a142:	f200 808b 	bhi.w	800a25c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a148:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a14c:	d03e      	beq.n	800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 800a14e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a150:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a154:	f200 8082 	bhi.w	800a25c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a15a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a15e:	d027      	beq.n	800a1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 800a160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a162:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a166:	d879      	bhi.n	800a25c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a16a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a16e:	d017      	beq.n	800a1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 800a170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a172:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a176:	d871      	bhi.n	800a25c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d004      	beq.n	800a188 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 800a17e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a180:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a184:	d004      	beq.n	800a190 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 800a186:	e069      	b.n	800a25c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800a188:	f7fb ffc6 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 800a18c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a18e:	e068      	b.n	800a262 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a190:	f107 0314 	add.w	r3, r7, #20
 800a194:	4618      	mov	r0, r3
 800a196:	f7fe f8f7 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a19e:	e060      	b.n	800a262 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a1a0:	f107 0308 	add.w	r3, r7, #8
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	f7fe fa5b 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a1aa:	693b      	ldr	r3, [r7, #16]
 800a1ac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a1ae:	e058      	b.n	800a262 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a1b0:	4b7c      	ldr	r3, [pc, #496]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a1b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a1b6:	f003 0302 	and.w	r3, r3, #2
 800a1ba:	2b02      	cmp	r3, #2
 800a1bc:	d103      	bne.n	800a1c6 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 800a1be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a1c2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a1c4:	e04d      	b.n	800a262 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a1ca:	e04a      	b.n	800a262 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a1cc:	4b75      	ldr	r3, [pc, #468]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a1ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a1d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a1d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a1da:	d103      	bne.n	800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 800a1dc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a1e0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a1e2:	e03e      	b.n	800a262 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a1e8:	e03b      	b.n	800a262 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a1ea:	4b6e      	ldr	r3, [pc, #440]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a1ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a1f0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a1f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a1f6:	4b6b      	ldr	r3, [pc, #428]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f003 0302 	and.w	r3, r3, #2
 800a1fe:	2b02      	cmp	r3, #2
 800a200:	d10c      	bne.n	800a21c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 800a202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a204:	2b00      	cmp	r3, #0
 800a206:	d109      	bne.n	800a21c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a208:	4b66      	ldr	r3, [pc, #408]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	08db      	lsrs	r3, r3, #3
 800a20e:	f003 0303 	and.w	r3, r3, #3
 800a212:	4a65      	ldr	r2, [pc, #404]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800a214:	fa22 f303 	lsr.w	r3, r2, r3
 800a218:	637b      	str	r3, [r7, #52]	@ 0x34
 800a21a:	e01e      	b.n	800a25a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a21c:	4b61      	ldr	r3, [pc, #388]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a224:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a228:	d106      	bne.n	800a238 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 800a22a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a22c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a230:	d102      	bne.n	800a238 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a232:	4b5e      	ldr	r3, [pc, #376]	@ (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800a234:	637b      	str	r3, [r7, #52]	@ 0x34
 800a236:	e010      	b.n	800a25a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a238:	4b5a      	ldr	r3, [pc, #360]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a240:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a244:	d106      	bne.n	800a254 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800a246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a248:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a24c:	d102      	bne.n	800a254 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a24e:	4b58      	ldr	r3, [pc, #352]	@ (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800a250:	637b      	str	r3, [r7, #52]	@ 0x34
 800a252:	e002      	b.n	800a25a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a254:	2300      	movs	r3, #0
 800a256:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a258:	e003      	b.n	800a262 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 800a25a:	e002      	b.n	800a262 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 800a25c:	2300      	movs	r3, #0
 800a25e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a260:	bf00      	nop
          }
        }
        break;
 800a262:	f000 beb4 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800a266:	4b4f      	ldr	r3, [pc, #316]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a268:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a26c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a270:	633b      	str	r3, [r7, #48]	@ 0x30
 800a272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a274:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a278:	d056      	beq.n	800a328 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 800a27a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a27c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a280:	f200 808b 	bhi.w	800a39a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800a284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a286:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a28a:	d03e      	beq.n	800a30a <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 800a28c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a28e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a292:	f200 8082 	bhi.w	800a39a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800a296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a298:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a29c:	d027      	beq.n	800a2ee <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 800a29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2a0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a2a4:	d879      	bhi.n	800a39a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800a2a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a2ac:	d017      	beq.n	800a2de <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 800a2ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a2b4:	d871      	bhi.n	800a39a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800a2b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d004      	beq.n	800a2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 800a2bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a2c2:	d004      	beq.n	800a2ce <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 800a2c4:	e069      	b.n	800a39a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>

        switch (srcclk)
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a2c6:	f7fb ff53 	bl	8006170 <HAL_RCC_GetPCLK3Freq>
 800a2ca:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a2cc:	e068      	b.n	800a3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a2ce:	f107 0314 	add.w	r3, r7, #20
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f7fe f858 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a2dc:	e060      	b.n	800a3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a2de:	f107 0308 	add.w	r3, r7, #8
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f7fe f9bc 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a2ec:	e058      	b.n	800a3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a2ee:	4b2d      	ldr	r3, [pc, #180]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a2f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a2f4:	f003 0302 	and.w	r3, r3, #2
 800a2f8:	2b02      	cmp	r3, #2
 800a2fa:	d103      	bne.n	800a304 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 800a2fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a300:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a302:	e04d      	b.n	800a3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800a304:	2300      	movs	r3, #0
 800a306:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a308:	e04a      	b.n	800a3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a30a:	4b26      	ldr	r3, [pc, #152]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a30c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a310:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a314:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a318:	d103      	bne.n	800a322 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 800a31a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a31e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a320:	e03e      	b.n	800a3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800a322:	2300      	movs	r3, #0
 800a324:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a326:	e03b      	b.n	800a3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a328:	4b1e      	ldr	r3, [pc, #120]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a32a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a32e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a332:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a334:	4b1b      	ldr	r3, [pc, #108]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f003 0302 	and.w	r3, r3, #2
 800a33c:	2b02      	cmp	r3, #2
 800a33e:	d10c      	bne.n	800a35a <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 800a340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a342:	2b00      	cmp	r3, #0
 800a344:	d109      	bne.n	800a35a <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a346:	4b17      	ldr	r3, [pc, #92]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	08db      	lsrs	r3, r3, #3
 800a34c:	f003 0303 	and.w	r3, r3, #3
 800a350:	4a15      	ldr	r2, [pc, #84]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800a352:	fa22 f303 	lsr.w	r3, r2, r3
 800a356:	637b      	str	r3, [r7, #52]	@ 0x34
 800a358:	e01e      	b.n	800a398 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a35a:	4b12      	ldr	r3, [pc, #72]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a362:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a366:	d106      	bne.n	800a376 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 800a368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a36a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a36e:	d102      	bne.n	800a376 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a370:	4b0e      	ldr	r3, [pc, #56]	@ (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800a372:	637b      	str	r3, [r7, #52]	@ 0x34
 800a374:	e010      	b.n	800a398 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a376:	4b0b      	ldr	r3, [pc, #44]	@ (800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a37e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a382:	d106      	bne.n	800a392 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 800a384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a386:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a38a:	d102      	bne.n	800a392 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a38c:	4b08      	ldr	r3, [pc, #32]	@ (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800a38e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a390:	e002      	b.n	800a398 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a392:	2300      	movs	r3, #0
 800a394:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a396:	e003      	b.n	800a3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 800a398:	e002      	b.n	800a3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 800a39a:	2300      	movs	r3, #0
 800a39c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a39e:	bf00      	nop
          }
        }
        break;
 800a3a0:	f000 be15 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a3a4:	44020c00 	.word	0x44020c00
 800a3a8:	03d09000 	.word	0x03d09000
 800a3ac:	003d0900 	.word	0x003d0900
 800a3b0:	007a1200 	.word	0x007a1200
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 800a3b4:	4b9e      	ldr	r3, [pc, #632]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a3b6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a3ba:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800a3be:	633b      	str	r3, [r7, #48]	@ 0x30
 800a3c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800a3c6:	d056      	beq.n	800a476 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 800a3c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ca:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800a3ce:	f200 808b 	bhi.w	800a4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800a3d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a3d8:	d03e      	beq.n	800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 800a3da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a3e0:	f200 8082 	bhi.w	800a4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800a3e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3e6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a3ea:	d027      	beq.n	800a43c <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 800a3ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a3f2:	d879      	bhi.n	800a4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800a3f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a3fa:	d017      	beq.n	800a42c <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 800a3fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a402:	d871      	bhi.n	800a4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800a404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a406:	2b00      	cmp	r3, #0
 800a408:	d004      	beq.n	800a414 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 800a40a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a40c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a410:	d004      	beq.n	800a41c <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 800a412:	e069      	b.n	800a4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>

        switch (srcclk)
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a414:	f7fb feac 	bl	8006170 <HAL_RCC_GetPCLK3Freq>
 800a418:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a41a:	e068      	b.n	800a4ee <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a41c:	f107 0314 	add.w	r3, r7, #20
 800a420:	4618      	mov	r0, r3
 800a422:	f7fd ffb1 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a426:	697b      	ldr	r3, [r7, #20]
 800a428:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a42a:	e060      	b.n	800a4ee <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a42c:	f107 0308 	add.w	r3, r7, #8
 800a430:	4618      	mov	r0, r3
 800a432:	f7fe f915 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a436:	693b      	ldr	r3, [r7, #16]
 800a438:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a43a:	e058      	b.n	800a4ee <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a43c:	4b7c      	ldr	r3, [pc, #496]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a43e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a442:	f003 0302 	and.w	r3, r3, #2
 800a446:	2b02      	cmp	r3, #2
 800a448:	d103      	bne.n	800a452 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 800a44a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a44e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a450:	e04d      	b.n	800a4ee <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800a452:	2300      	movs	r3, #0
 800a454:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a456:	e04a      	b.n	800a4ee <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a458:	4b75      	ldr	r3, [pc, #468]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a45a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a45e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a462:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a466:	d103      	bne.n	800a470 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 800a468:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a46c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a46e:	e03e      	b.n	800a4ee <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800a470:	2300      	movs	r3, #0
 800a472:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a474:	e03b      	b.n	800a4ee <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a476:	4b6e      	ldr	r3, [pc, #440]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a478:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a47c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a480:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a482:	4b6b      	ldr	r3, [pc, #428]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	f003 0302 	and.w	r3, r3, #2
 800a48a:	2b02      	cmp	r3, #2
 800a48c:	d10c      	bne.n	800a4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 800a48e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a490:	2b00      	cmp	r3, #0
 800a492:	d109      	bne.n	800a4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a494:	4b66      	ldr	r3, [pc, #408]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	08db      	lsrs	r3, r3, #3
 800a49a:	f003 0303 	and.w	r3, r3, #3
 800a49e:	4a65      	ldr	r2, [pc, #404]	@ (800a634 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800a4a0:	fa22 f303 	lsr.w	r3, r2, r3
 800a4a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4a6:	e01e      	b.n	800a4e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a4a8:	4b61      	ldr	r3, [pc, #388]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a4b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4b4:	d106      	bne.n	800a4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 800a4b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4bc:	d102      	bne.n	800a4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a4be:	4b5e      	ldr	r3, [pc, #376]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800a4c0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4c2:	e010      	b.n	800a4e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a4c4:	4b5a      	ldr	r3, [pc, #360]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a4cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a4d0:	d106      	bne.n	800a4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 800a4d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4d8:	d102      	bne.n	800a4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a4da:	4b58      	ldr	r3, [pc, #352]	@ (800a63c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800a4dc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4de:	e002      	b.n	800a4e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a4e4:	e003      	b.n	800a4ee <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 800a4e6:	e002      	b.n	800a4ee <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a4ec:	bf00      	nop
          }
        }
        break;
 800a4ee:	f000 bd6e 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800a4f2:	4b4f      	ldr	r3, [pc, #316]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a4f4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a4f8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a4fc:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a500:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a504:	d056      	beq.n	800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 800a506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a508:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a50c:	f200 808b 	bhi.w	800a626 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800a510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a512:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a516:	d03e      	beq.n	800a596 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 800a518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a51a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a51e:	f200 8082 	bhi.w	800a626 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800a522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a524:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a528:	d027      	beq.n	800a57a <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 800a52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a52c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a530:	d879      	bhi.n	800a626 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800a532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a534:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a538:	d017      	beq.n	800a56a <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 800a53a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a53c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a540:	d871      	bhi.n	800a626 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800a542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a544:	2b00      	cmp	r3, #0
 800a546:	d004      	beq.n	800a552 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 800a548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a54a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a54e:	d004      	beq.n	800a55a <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 800a550:	e069      	b.n	800a626 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>

        switch (srcclk)
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a552:	f7fb fe0d 	bl	8006170 <HAL_RCC_GetPCLK3Freq>
 800a556:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a558:	e068      	b.n	800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a55a:	f107 0314 	add.w	r3, r7, #20
 800a55e:	4618      	mov	r0, r3
 800a560:	f7fd ff12 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a564:	697b      	ldr	r3, [r7, #20]
 800a566:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a568:	e060      	b.n	800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a56a:	f107 0308 	add.w	r3, r7, #8
 800a56e:	4618      	mov	r0, r3
 800a570:	f7fe f876 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a578:	e058      	b.n	800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a57a:	4b2d      	ldr	r3, [pc, #180]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a57c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a580:	f003 0302 	and.w	r3, r3, #2
 800a584:	2b02      	cmp	r3, #2
 800a586:	d103      	bne.n	800a590 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 800a588:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a58c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a58e:	e04d      	b.n	800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800a590:	2300      	movs	r3, #0
 800a592:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a594:	e04a      	b.n	800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a596:	4b26      	ldr	r3, [pc, #152]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a598:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a59c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a5a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a5a4:	d103      	bne.n	800a5ae <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 800a5a6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a5aa:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a5ac:	e03e      	b.n	800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a5b2:	e03b      	b.n	800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a5b4:	4b1e      	ldr	r3, [pc, #120]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a5b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a5ba:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a5be:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a5c0:	4b1b      	ldr	r3, [pc, #108]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f003 0302 	and.w	r3, r3, #2
 800a5c8:	2b02      	cmp	r3, #2
 800a5ca:	d10c      	bne.n	800a5e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 800a5cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d109      	bne.n	800a5e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a5d2:	4b17      	ldr	r3, [pc, #92]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	08db      	lsrs	r3, r3, #3
 800a5d8:	f003 0303 	and.w	r3, r3, #3
 800a5dc:	4a15      	ldr	r2, [pc, #84]	@ (800a634 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800a5de:	fa22 f303 	lsr.w	r3, r2, r3
 800a5e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5e4:	e01e      	b.n	800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a5e6:	4b12      	ldr	r3, [pc, #72]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5f2:	d106      	bne.n	800a602 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 800a5f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5fa:	d102      	bne.n	800a602 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a5fc:	4b0e      	ldr	r3, [pc, #56]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800a5fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800a600:	e010      	b.n	800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a602:	4b0b      	ldr	r3, [pc, #44]	@ (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a60a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a60e:	d106      	bne.n	800a61e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 800a610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a612:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a616:	d102      	bne.n	800a61e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a618:	4b08      	ldr	r3, [pc, #32]	@ (800a63c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800a61a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a61c:	e002      	b.n	800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a61e:	2300      	movs	r3, #0
 800a620:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a622:	e003      	b.n	800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 800a624:	e002      	b.n	800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 800a626:	2300      	movs	r3, #0
 800a628:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a62a:	bf00      	nop
          }
        }
        break;
 800a62c:	f000 bccf 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a630:	44020c00 	.word	0x44020c00
 800a634:	03d09000 	.word	0x03d09000
 800a638:	003d0900 	.word	0x003d0900
 800a63c:	007a1200 	.word	0x007a1200
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 800a640:	4b9e      	ldr	r3, [pc, #632]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a642:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a646:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800a64a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a64c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a64e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a652:	d056      	beq.n	800a702 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 800a654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a656:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a65a:	f200 808b 	bhi.w	800a774 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800a65e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a660:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a664:	d03e      	beq.n	800a6e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800a666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a668:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a66c:	f200 8082 	bhi.w	800a774 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800a670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a672:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a676:	d027      	beq.n	800a6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 800a678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a67a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a67e:	d879      	bhi.n	800a774 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800a680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a682:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a686:	d017      	beq.n	800a6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 800a688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a68a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a68e:	d871      	bhi.n	800a774 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800a690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a692:	2b00      	cmp	r3, #0
 800a694:	d004      	beq.n	800a6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 800a696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a698:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a69c:	d004      	beq.n	800a6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 800a69e:	e069      	b.n	800a774 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>

        switch (srcclk)
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a6a0:	f7fb fd66 	bl	8006170 <HAL_RCC_GetPCLK3Freq>
 800a6a4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a6a6:	e068      	b.n	800a77a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a6a8:	f107 0314 	add.w	r3, r7, #20
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	f7fd fe6b 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a6b2:	697b      	ldr	r3, [r7, #20]
 800a6b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a6b6:	e060      	b.n	800a77a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a6b8:	f107 0308 	add.w	r3, r7, #8
 800a6bc:	4618      	mov	r0, r3
 800a6be:	f7fd ffcf 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a6c2:	693b      	ldr	r3, [r7, #16]
 800a6c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a6c6:	e058      	b.n	800a77a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a6c8:	4b7c      	ldr	r3, [pc, #496]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a6ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a6ce:	f003 0302 	and.w	r3, r3, #2
 800a6d2:	2b02      	cmp	r3, #2
 800a6d4:	d103      	bne.n	800a6de <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 800a6d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a6da:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a6dc:	e04d      	b.n	800a77a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a6e2:	e04a      	b.n	800a77a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a6e4:	4b75      	ldr	r3, [pc, #468]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a6e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a6ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a6ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a6f2:	d103      	bne.n	800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 800a6f4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a6f8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a6fa:	e03e      	b.n	800a77a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a700:	e03b      	b.n	800a77a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a702:	4b6e      	ldr	r3, [pc, #440]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a704:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a708:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a70c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a70e:	4b6b      	ldr	r3, [pc, #428]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f003 0302 	and.w	r3, r3, #2
 800a716:	2b02      	cmp	r3, #2
 800a718:	d10c      	bne.n	800a734 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 800a71a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d109      	bne.n	800a734 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a720:	4b66      	ldr	r3, [pc, #408]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	08db      	lsrs	r3, r3, #3
 800a726:	f003 0303 	and.w	r3, r3, #3
 800a72a:	4a65      	ldr	r2, [pc, #404]	@ (800a8c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800a72c:	fa22 f303 	lsr.w	r3, r2, r3
 800a730:	637b      	str	r3, [r7, #52]	@ 0x34
 800a732:	e01e      	b.n	800a772 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a734:	4b61      	ldr	r3, [pc, #388]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a73c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a740:	d106      	bne.n	800a750 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 800a742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a744:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a748:	d102      	bne.n	800a750 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a74a:	4b5e      	ldr	r3, [pc, #376]	@ (800a8c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800a74c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a74e:	e010      	b.n	800a772 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a750:	4b5a      	ldr	r3, [pc, #360]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a758:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a75c:	d106      	bne.n	800a76c <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 800a75e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a760:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a764:	d102      	bne.n	800a76c <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a766:	4b58      	ldr	r3, [pc, #352]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800a768:	637b      	str	r3, [r7, #52]	@ 0x34
 800a76a:	e002      	b.n	800a772 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a76c:	2300      	movs	r3, #0
 800a76e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a770:	e003      	b.n	800a77a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 800a772:	e002      	b.n	800a77a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 800a774:	2300      	movs	r3, #0
 800a776:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a778:	bf00      	nop
          }
        }
        break;
 800a77a:	f000 bc28 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800a77e:	4b4f      	ldr	r3, [pc, #316]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a780:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a784:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a788:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800a78a:	4b4c      	ldr	r3, [pc, #304]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a792:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a796:	d106      	bne.n	800a7a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 800a798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d103      	bne.n	800a7a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 800a79e:	4b4a      	ldr	r3, [pc, #296]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800a7a0:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800a7a2:	f000 bc14 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800a7a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7ac:	d108      	bne.n	800a7c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a7ae:	f107 0320 	add.w	r3, r7, #32
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	f7fd fc7c 	bl	80080b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a7b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a7bc:	f000 bc07 	b.w	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800a7c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7c6:	d107      	bne.n	800a7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7c8:	f107 0314 	add.w	r3, r7, #20
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f7fd fddb 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a7d2:	69bb      	ldr	r3, [r7, #24]
 800a7d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a7d6:	e3fa      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a7dc:	e3f7      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800a7de:	4b37      	ldr	r3, [pc, #220]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a7e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a7e4:	f003 0307 	and.w	r3, r3, #7
 800a7e8:	633b      	str	r3, [r7, #48]	@ 0x30
 800a7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7ec:	2b04      	cmp	r3, #4
 800a7ee:	d861      	bhi.n	800a8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 800a7f0:	a201      	add	r2, pc, #4	@ (adr r2, 800a7f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 800a7f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7f6:	bf00      	nop
 800a7f8:	0800a80d 	.word	0x0800a80d
 800a7fc:	0800a81d 	.word	0x0800a81d
 800a800:	0800a82d 	.word	0x0800a82d
 800a804:	0800a83d 	.word	0x0800a83d
 800a808:	0800a843 	.word	0x0800a843
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a80c:	f107 0320 	add.w	r3, r7, #32
 800a810:	4618      	mov	r0, r3
 800a812:	f7fd fc4d 	bl	80080b0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800a816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a818:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a81a:	e04e      	b.n	800a8ba <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a81c:	f107 0314 	add.w	r3, r7, #20
 800a820:	4618      	mov	r0, r3
 800a822:	f7fd fdb1 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a82a:	e046      	b.n	800a8ba <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a82c:	f107 0308 	add.w	r3, r7, #8
 800a830:	4618      	mov	r0, r3
 800a832:	f7fd ff15 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800a836:	68bb      	ldr	r3, [r7, #8]
 800a838:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a83a:	e03e      	b.n	800a8ba <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800a83c:	4b23      	ldr	r3, [pc, #140]	@ (800a8cc <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 800a83e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a840:	e03b      	b.n	800a8ba <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a842:	4b1e      	ldr	r3, [pc, #120]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a844:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a848:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a84c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a84e:	4b1b      	ldr	r3, [pc, #108]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	f003 0302 	and.w	r3, r3, #2
 800a856:	2b02      	cmp	r3, #2
 800a858:	d10c      	bne.n	800a874 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 800a85a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d109      	bne.n	800a874 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a860:	4b16      	ldr	r3, [pc, #88]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	08db      	lsrs	r3, r3, #3
 800a866:	f003 0303 	and.w	r3, r3, #3
 800a86a:	4a15      	ldr	r2, [pc, #84]	@ (800a8c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800a86c:	fa22 f303 	lsr.w	r3, r2, r3
 800a870:	637b      	str	r3, [r7, #52]	@ 0x34
 800a872:	e01e      	b.n	800a8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a874:	4b11      	ldr	r3, [pc, #68]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a87c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a880:	d106      	bne.n	800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 800a882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a888:	d102      	bne.n	800a890 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a88a:	4b0e      	ldr	r3, [pc, #56]	@ (800a8c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800a88c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a88e:	e010      	b.n	800a8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a890:	4b0a      	ldr	r3, [pc, #40]	@ (800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a898:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a89c:	d106      	bne.n	800a8ac <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 800a89e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a8a4:	d102      	bne.n	800a8ac <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a8a6:	4b08      	ldr	r3, [pc, #32]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800a8a8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8aa:	e002      	b.n	800a8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a8b0:	e003      	b.n	800a8ba <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 800a8b2:	e002      	b.n	800a8ba <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a8b8:	bf00      	nop
          }
        }
        break;
 800a8ba:	e388      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a8bc:	44020c00 	.word	0x44020c00
 800a8c0:	03d09000 	.word	0x03d09000
 800a8c4:	003d0900 	.word	0x003d0900
 800a8c8:	007a1200 	.word	0x007a1200
 800a8cc:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800a8d0:	4ba9      	ldr	r3, [pc, #676]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a8d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a8d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a8da:	633b      	str	r3, [r7, #48]	@ 0x30
 800a8dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8de:	2b20      	cmp	r3, #32
 800a8e0:	f200 809a 	bhi.w	800aa18 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 800a8e4:	a201      	add	r2, pc, #4	@ (adr r2, 800a8ec <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 800a8e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ea:	bf00      	nop
 800a8ec:	0800a971 	.word	0x0800a971
 800a8f0:	0800aa19 	.word	0x0800aa19
 800a8f4:	0800aa19 	.word	0x0800aa19
 800a8f8:	0800aa19 	.word	0x0800aa19
 800a8fc:	0800aa19 	.word	0x0800aa19
 800a900:	0800aa19 	.word	0x0800aa19
 800a904:	0800aa19 	.word	0x0800aa19
 800a908:	0800aa19 	.word	0x0800aa19
 800a90c:	0800a981 	.word	0x0800a981
 800a910:	0800aa19 	.word	0x0800aa19
 800a914:	0800aa19 	.word	0x0800aa19
 800a918:	0800aa19 	.word	0x0800aa19
 800a91c:	0800aa19 	.word	0x0800aa19
 800a920:	0800aa19 	.word	0x0800aa19
 800a924:	0800aa19 	.word	0x0800aa19
 800a928:	0800aa19 	.word	0x0800aa19
 800a92c:	0800a991 	.word	0x0800a991
 800a930:	0800aa19 	.word	0x0800aa19
 800a934:	0800aa19 	.word	0x0800aa19
 800a938:	0800aa19 	.word	0x0800aa19
 800a93c:	0800aa19 	.word	0x0800aa19
 800a940:	0800aa19 	.word	0x0800aa19
 800a944:	0800aa19 	.word	0x0800aa19
 800a948:	0800aa19 	.word	0x0800aa19
 800a94c:	0800a9a1 	.word	0x0800a9a1
 800a950:	0800aa19 	.word	0x0800aa19
 800a954:	0800aa19 	.word	0x0800aa19
 800a958:	0800aa19 	.word	0x0800aa19
 800a95c:	0800aa19 	.word	0x0800aa19
 800a960:	0800aa19 	.word	0x0800aa19
 800a964:	0800aa19 	.word	0x0800aa19
 800a968:	0800aa19 	.word	0x0800aa19
 800a96c:	0800a9a7 	.word	0x0800a9a7
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a970:	f107 0320 	add.w	r3, r7, #32
 800a974:	4618      	mov	r0, r3
 800a976:	f7fd fb9b 	bl	80080b0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800a97a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a97c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a97e:	e04e      	b.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a980:	f107 0314 	add.w	r3, r7, #20
 800a984:	4618      	mov	r0, r3
 800a986:	f7fd fcff 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a98e:	e046      	b.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a990:	f107 0308 	add.w	r3, r7, #8
 800a994:	4618      	mov	r0, r3
 800a996:	f7fd fe63 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a99e:	e03e      	b.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800a9a0:	4b76      	ldr	r3, [pc, #472]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800a9a2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a9a4:	e03b      	b.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a9a6:	4b74      	ldr	r3, [pc, #464]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a9a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a9ac:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a9b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a9b2:	4b71      	ldr	r3, [pc, #452]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f003 0302 	and.w	r3, r3, #2
 800a9ba:	2b02      	cmp	r3, #2
 800a9bc:	d10c      	bne.n	800a9d8 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 800a9be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d109      	bne.n	800a9d8 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a9c4:	4b6c      	ldr	r3, [pc, #432]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	08db      	lsrs	r3, r3, #3
 800a9ca:	f003 0303 	and.w	r3, r3, #3
 800a9ce:	4a6c      	ldr	r2, [pc, #432]	@ (800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800a9d0:	fa22 f303 	lsr.w	r3, r2, r3
 800a9d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9d6:	e01e      	b.n	800aa16 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a9d8:	4b67      	ldr	r3, [pc, #412]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a9e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9e4:	d106      	bne.n	800a9f4 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 800a9e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9ec:	d102      	bne.n	800a9f4 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a9ee:	4b65      	ldr	r3, [pc, #404]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800a9f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9f2:	e010      	b.n	800aa16 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a9f4:	4b60      	ldr	r3, [pc, #384]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa00:	d106      	bne.n	800aa10 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 800aa02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aa08:	d102      	bne.n	800aa10 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800aa0a:	4b5f      	ldr	r3, [pc, #380]	@ (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800aa0c:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa0e:	e002      	b.n	800aa16 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800aa10:	2300      	movs	r3, #0
 800aa12:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800aa14:	e003      	b.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 800aa16:	e002      	b.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aa1c:	bf00      	nop
          }
        }
        break;
 800aa1e:	e2d6      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800aa20:	4b55      	ldr	r3, [pc, #340]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800aa22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800aa26:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800aa2a:	633b      	str	r3, [r7, #48]	@ 0x30
 800aa2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa32:	d031      	beq.n	800aa98 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 800aa34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa3a:	d866      	bhi.n	800ab0a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800aa3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa3e:	2bc0      	cmp	r3, #192	@ 0xc0
 800aa40:	d027      	beq.n	800aa92 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 800aa42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa44:	2bc0      	cmp	r3, #192	@ 0xc0
 800aa46:	d860      	bhi.n	800ab0a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800aa48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa4a:	2b80      	cmp	r3, #128	@ 0x80
 800aa4c:	d019      	beq.n	800aa82 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 800aa4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa50:	2b80      	cmp	r3, #128	@ 0x80
 800aa52:	d85a      	bhi.n	800ab0a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800aa54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d003      	beq.n	800aa62 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 800aa5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa5c:	2b40      	cmp	r3, #64	@ 0x40
 800aa5e:	d008      	beq.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 800aa60:	e053      	b.n	800ab0a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aa62:	f107 0320 	add.w	r3, r7, #32
 800aa66:	4618      	mov	r0, r3
 800aa68:	f7fd fb22 	bl	80080b0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800aa6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa6e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aa70:	e04e      	b.n	800ab10 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa72:	f107 0314 	add.w	r3, r7, #20
 800aa76:	4618      	mov	r0, r3
 800aa78:	f7fd fc86 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800aa7c:	697b      	ldr	r3, [r7, #20]
 800aa7e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aa80:	e046      	b.n	800ab10 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa82:	f107 0308 	add.w	r3, r7, #8
 800aa86:	4618      	mov	r0, r3
 800aa88:	f7fd fdea 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aa90:	e03e      	b.n	800ab10 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800aa92:	4b3a      	ldr	r3, [pc, #232]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800aa94:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aa96:	e03b      	b.n	800ab10 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aa98:	4b37      	ldr	r3, [pc, #220]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800aa9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800aa9e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800aaa2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aaa4:	4b34      	ldr	r3, [pc, #208]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	f003 0302 	and.w	r3, r3, #2
 800aaac:	2b02      	cmp	r3, #2
 800aaae:	d10c      	bne.n	800aaca <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 800aab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d109      	bne.n	800aaca <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800aab6:	4b30      	ldr	r3, [pc, #192]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	08db      	lsrs	r3, r3, #3
 800aabc:	f003 0303 	and.w	r3, r3, #3
 800aac0:	4a2f      	ldr	r2, [pc, #188]	@ (800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800aac2:	fa22 f303 	lsr.w	r3, r2, r3
 800aac6:	637b      	str	r3, [r7, #52]	@ 0x34
 800aac8:	e01e      	b.n	800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aaca:	4b2b      	ldr	r3, [pc, #172]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aad2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aad6:	d106      	bne.n	800aae6 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 800aad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aada:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aade:	d102      	bne.n	800aae6 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800aae0:	4b28      	ldr	r3, [pc, #160]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800aae2:	637b      	str	r3, [r7, #52]	@ 0x34
 800aae4:	e010      	b.n	800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aae6:	4b24      	ldr	r3, [pc, #144]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aaee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aaf2:	d106      	bne.n	800ab02 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 800aaf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaf6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aafa:	d102      	bne.n	800ab02 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800aafc:	4b22      	ldr	r3, [pc, #136]	@ (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800aafe:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab00:	e002      	b.n	800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ab02:	2300      	movs	r3, #0
 800ab04:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ab06:	e003      	b.n	800ab10 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 800ab08:	e002      	b.n	800ab10 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ab0e:	bf00      	nop
          }
        }
        break;
 800ab10:	e25d      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800ab12:	4b19      	ldr	r3, [pc, #100]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ab14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ab18:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800ab1c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800ab1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d103      	bne.n	800ab2c <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800ab24:	f7fb fb0e 	bl	8006144 <HAL_RCC_GetPCLK2Freq>
 800ab28:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800ab2a:	e250      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800ab2c:	4b12      	ldr	r3, [pc, #72]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab34:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab38:	d10b      	bne.n	800ab52 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 800ab3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab40:	d107      	bne.n	800ab52 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab42:	f107 0314 	add.w	r3, r7, #20
 800ab46:	4618      	mov	r0, r3
 800ab48:	f7fd fc1e 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ab4c:	69bb      	ldr	r3, [r7, #24]
 800ab4e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab50:	e04f      	b.n	800abf2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800ab52:	4b09      	ldr	r3, [pc, #36]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ab5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab5e:	d115      	bne.n	800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 800ab60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab66:	d111      	bne.n	800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab68:	f107 0308 	add.w	r3, r7, #8
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	f7fd fd77 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab76:	e03c      	b.n	800abf2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 800ab78:	44020c00 	.word	0x44020c00
 800ab7c:	00bb8000 	.word	0x00bb8000
 800ab80:	03d09000 	.word	0x03d09000
 800ab84:	003d0900 	.word	0x003d0900
 800ab88:	007a1200 	.word	0x007a1200
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800ab8c:	4b94      	ldr	r3, [pc, #592]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f003 0302 	and.w	r3, r3, #2
 800ab94:	2b02      	cmp	r3, #2
 800ab96:	d10d      	bne.n	800abb4 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 800ab98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab9a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ab9e:	d109      	bne.n	800abb4 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800aba0:	4b8f      	ldr	r3, [pc, #572]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	08db      	lsrs	r3, r3, #3
 800aba6:	f003 0303 	and.w	r3, r3, #3
 800abaa:	4a8e      	ldr	r2, [pc, #568]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800abac:	fa22 f303 	lsr.w	r3, r2, r3
 800abb0:	637b      	str	r3, [r7, #52]	@ 0x34
 800abb2:	e01e      	b.n	800abf2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800abb4:	4b8a      	ldr	r3, [pc, #552]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800abbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800abc0:	d106      	bne.n	800abd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 800abc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800abc8:	d102      	bne.n	800abd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 800abca:	4b87      	ldr	r3, [pc, #540]	@ (800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800abcc:	637b      	str	r3, [r7, #52]	@ 0x34
 800abce:	e010      	b.n	800abf2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800abd0:	4b83      	ldr	r3, [pc, #524]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800abdc:	d106      	bne.n	800abec <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 800abde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abe0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800abe4:	d102      	bne.n	800abec <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 800abe6:	4b81      	ldr	r3, [pc, #516]	@ (800adec <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800abe8:	637b      	str	r3, [r7, #52]	@ 0x34
 800abea:	e002      	b.n	800abf2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 800abec:	2300      	movs	r3, #0
 800abee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800abf0:	e1ed      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800abf2:	e1ec      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800abf4:	4b7a      	ldr	r3, [pc, #488]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800abf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800abfa:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800abfe:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800ac00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d103      	bne.n	800ac0e <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800ac06:	f7fb fab3 	bl	8006170 <HAL_RCC_GetPCLK3Freq>
 800ac0a:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800ac0c:	e1df      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800ac0e:	4b74      	ldr	r3, [pc, #464]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac1a:	d10b      	bne.n	800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 800ac1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ac22:	d107      	bne.n	800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac24:	f107 0314 	add.w	r3, r7, #20
 800ac28:	4618      	mov	r0, r3
 800ac2a:	f7fd fbad 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ac2e:	69bb      	ldr	r3, [r7, #24]
 800ac30:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac32:	e045      	b.n	800acc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800ac34:	4b6a      	ldr	r3, [pc, #424]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ac3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac40:	d10b      	bne.n	800ac5a <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800ac42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac48:	d107      	bne.n	800ac5a <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac4a:	f107 0308 	add.w	r3, r7, #8
 800ac4e:	4618      	mov	r0, r3
 800ac50:	f7fd fd06 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac58:	e032      	b.n	800acc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800ac5a:	4b61      	ldr	r3, [pc, #388]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f003 0302 	and.w	r3, r3, #2
 800ac62:	2b02      	cmp	r3, #2
 800ac64:	d10d      	bne.n	800ac82 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 800ac66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac68:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ac6c:	d109      	bne.n	800ac82 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ac6e:	4b5c      	ldr	r3, [pc, #368]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	08db      	lsrs	r3, r3, #3
 800ac74:	f003 0303 	and.w	r3, r3, #3
 800ac78:	4a5a      	ldr	r2, [pc, #360]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800ac7a:	fa22 f303 	lsr.w	r3, r2, r3
 800ac7e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac80:	e01e      	b.n	800acc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800ac82:	4b57      	ldr	r3, [pc, #348]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ac8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac8e:	d106      	bne.n	800ac9e <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 800ac90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ac96:	d102      	bne.n	800ac9e <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 800ac98:	4b53      	ldr	r3, [pc, #332]	@ (800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800ac9a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac9c:	e010      	b.n	800acc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800ac9e:	4b50      	ldr	r3, [pc, #320]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aca6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800acaa:	d106      	bne.n	800acba <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 800acac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acae:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800acb2:	d102      	bne.n	800acba <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 800acb4:	4b4d      	ldr	r3, [pc, #308]	@ (800adec <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800acb6:	637b      	str	r3, [r7, #52]	@ 0x34
 800acb8:	e002      	b.n	800acc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 800acba:	2300      	movs	r3, #0
 800acbc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800acbe:	e186      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800acc0:	e185      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800acc2:	4b47      	ldr	r3, [pc, #284]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800acc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800acc8:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800accc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800acce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d103      	bne.n	800acdc <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800acd4:	f7fb fa36 	bl	8006144 <HAL_RCC_GetPCLK2Freq>
 800acd8:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800acda:	e178      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800acdc:	4b40      	ldr	r3, [pc, #256]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ace4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ace8:	d10b      	bne.n	800ad02 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 800acea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800acf0:	d107      	bne.n	800ad02 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800acf2:	f107 0314 	add.w	r3, r7, #20
 800acf6:	4618      	mov	r0, r3
 800acf8:	f7fd fb46 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800acfc:	69bb      	ldr	r3, [r7, #24]
 800acfe:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad00:	e045      	b.n	800ad8e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800ad02:	4b37      	ldr	r3, [pc, #220]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ad0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad0e:	d10b      	bne.n	800ad28 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800ad10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad16:	d107      	bne.n	800ad28 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad18:	f107 0308 	add.w	r3, r7, #8
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	f7fd fc9f 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad26:	e032      	b.n	800ad8e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800ad28:	4b2d      	ldr	r3, [pc, #180]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f003 0302 	and.w	r3, r3, #2
 800ad30:	2b02      	cmp	r3, #2
 800ad32:	d10d      	bne.n	800ad50 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 800ad34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad36:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800ad3a:	d109      	bne.n	800ad50 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ad3c:	4b28      	ldr	r3, [pc, #160]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	08db      	lsrs	r3, r3, #3
 800ad42:	f003 0303 	and.w	r3, r3, #3
 800ad46:	4a27      	ldr	r2, [pc, #156]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800ad48:	fa22 f303 	lsr.w	r3, r2, r3
 800ad4c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad4e:	e01e      	b.n	800ad8e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800ad50:	4b23      	ldr	r3, [pc, #140]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ad58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad5c:	d106      	bne.n	800ad6c <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 800ad5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad64:	d102      	bne.n	800ad6c <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 800ad66:	4b20      	ldr	r3, [pc, #128]	@ (800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800ad68:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad6a:	e010      	b.n	800ad8e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800ad6c:	4b1c      	ldr	r3, [pc, #112]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad78:	d106      	bne.n	800ad88 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 800ad7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad7c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800ad80:	d102      	bne.n	800ad88 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800ad82:	4b1a      	ldr	r3, [pc, #104]	@ (800adec <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800ad84:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad86:	e002      	b.n	800ad8e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ad8c:	e11f      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ad8e:	e11e      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800ad90:	4b13      	ldr	r3, [pc, #76]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800ad92:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ad96:	f003 0303 	and.w	r3, r3, #3
 800ad9a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad9e:	2b03      	cmp	r3, #3
 800ada0:	d85f      	bhi.n	800ae62 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 800ada2:	a201      	add	r2, pc, #4	@ (adr r2, 800ada8 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 800ada4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ada8:	0800adb9 	.word	0x0800adb9
 800adac:	0800adc1 	.word	0x0800adc1
 800adb0:	0800add1 	.word	0x0800add1
 800adb4:	0800adf1 	.word	0x0800adf1

        switch (srcclk)
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 800adb8:	f7fb f992 	bl	80060e0 <HAL_RCC_GetHCLKFreq>
 800adbc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800adbe:	e053      	b.n	800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800adc0:	f107 0320 	add.w	r3, r7, #32
 800adc4:	4618      	mov	r0, r3
 800adc6:	f7fd f973 	bl	80080b0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800adca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adcc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800adce:	e04b      	b.n	800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800add0:	f107 0314 	add.w	r3, r7, #20
 800add4:	4618      	mov	r0, r3
 800add6:	f7fd fad7 	bl	8008388 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800adda:	69fb      	ldr	r3, [r7, #28]
 800addc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800adde:	e043      	b.n	800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800ade0:	44020c00 	.word	0x44020c00
 800ade4:	03d09000 	.word	0x03d09000
 800ade8:	003d0900 	.word	0x003d0900
 800adec:	007a1200 	.word	0x007a1200
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800adf0:	4b79      	ldr	r3, [pc, #484]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800adf2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800adf6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800adfa:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800adfc:	4b76      	ldr	r3, [pc, #472]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f003 0302 	and.w	r3, r3, #2
 800ae04:	2b02      	cmp	r3, #2
 800ae06:	d10c      	bne.n	800ae22 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 800ae08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d109      	bne.n	800ae22 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ae0e:	4b72      	ldr	r3, [pc, #456]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	08db      	lsrs	r3, r3, #3
 800ae14:	f003 0303 	and.w	r3, r3, #3
 800ae18:	4a70      	ldr	r2, [pc, #448]	@ (800afdc <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800ae1a:	fa22 f303 	lsr.w	r3, r2, r3
 800ae1e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae20:	e01e      	b.n	800ae60 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ae22:	4b6d      	ldr	r3, [pc, #436]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ae2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae2e:	d106      	bne.n	800ae3e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 800ae30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae36:	d102      	bne.n	800ae3e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ae38:	4b69      	ldr	r3, [pc, #420]	@ (800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800ae3a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae3c:	e010      	b.n	800ae60 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ae3e:	4b66      	ldr	r3, [pc, #408]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae4a:	d106      	bne.n	800ae5a <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 800ae4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae52:	d102      	bne.n	800ae5a <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ae54:	4b63      	ldr	r3, [pc, #396]	@ (800afe4 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800ae56:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae58:	e002      	b.n	800ae60 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ae5e:	e003      	b.n	800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800ae60:	e002      	b.n	800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 800ae62:	2300      	movs	r3, #0
 800ae64:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ae66:	bf00      	nop
          }
        }
        break;
 800ae68:	e0b1      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800ae6a:	4b5b      	ldr	r3, [pc, #364]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ae6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ae70:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ae74:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800ae76:	4b58      	ldr	r3, [pc, #352]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ae78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ae7c:	f003 0302 	and.w	r3, r3, #2
 800ae80:	2b02      	cmp	r3, #2
 800ae82:	d106      	bne.n	800ae92 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800ae84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d103      	bne.n	800ae92 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 800ae8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae8e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae90:	e01f      	b.n	800aed2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800ae92:	4b51      	ldr	r3, [pc, #324]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ae94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ae98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aea0:	d106      	bne.n	800aeb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 800aea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aea4:	2b40      	cmp	r3, #64	@ 0x40
 800aea6:	d103      	bne.n	800aeb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 800aea8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800aeac:	637b      	str	r3, [r7, #52]	@ 0x34
 800aeae:	e010      	b.n	800aed2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800aeb0:	4b49      	ldr	r3, [pc, #292]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aeb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aebc:	d106      	bne.n	800aecc <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 800aebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aec0:	2b80      	cmp	r3, #128	@ 0x80
 800aec2:	d103      	bne.n	800aecc <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 800aec4:	f248 0312 	movw	r3, #32786	@ 0x8012
 800aec8:	637b      	str	r3, [r7, #52]	@ 0x34
 800aeca:	e002      	b.n	800aed2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 800aecc:	2300      	movs	r3, #0
 800aece:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800aed0:	e07d      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800aed2:	e07c      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800aed4:	4b40      	ldr	r3, [pc, #256]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aed6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800aeda:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800aede:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800aee0:	4b3d      	ldr	r3, [pc, #244]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aee8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aeec:	d105      	bne.n	800aefa <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800aeee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d102      	bne.n	800aefa <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 800aef4:	4b3c      	ldr	r3, [pc, #240]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800aef6:	637b      	str	r3, [r7, #52]	@ 0x34
 800aef8:	e031      	b.n	800af5e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800aefa:	4b37      	ldr	r3, [pc, #220]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af06:	d10a      	bne.n	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 800af08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af0a:	2b10      	cmp	r3, #16
 800af0c:	d107      	bne.n	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af0e:	f107 0320 	add.w	r3, r7, #32
 800af12:	4618      	mov	r0, r3
 800af14:	f7fd f8cc 	bl	80080b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800af18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af1a:	637b      	str	r3, [r7, #52]	@ 0x34
 800af1c:	e01f      	b.n	800af5e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800af1e:	4b2e      	ldr	r3, [pc, #184]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800af20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800af24:	f003 0302 	and.w	r3, r3, #2
 800af28:	2b02      	cmp	r3, #2
 800af2a:	d106      	bne.n	800af3a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 800af2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af2e:	2b20      	cmp	r3, #32
 800af30:	d103      	bne.n	800af3a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800af32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800af36:	637b      	str	r3, [r7, #52]	@ 0x34
 800af38:	e011      	b.n	800af5e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800af3a:	4b27      	ldr	r3, [pc, #156]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800af3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800af40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800af44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800af48:	d106      	bne.n	800af58 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800af4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af4c:	2b30      	cmp	r3, #48	@ 0x30
 800af4e:	d103      	bne.n	800af58 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 800af50:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800af54:	637b      	str	r3, [r7, #52]	@ 0x34
 800af56:	e002      	b.n	800af5e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800af58:	2300      	movs	r3, #0
 800af5a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800af5c:	e037      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800af5e:	e036      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800af60:	4b1d      	ldr	r3, [pc, #116]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800af62:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800af66:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800af6a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800af6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af6e:	2b10      	cmp	r3, #16
 800af70:	d107      	bne.n	800af82 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af72:	f107 0320 	add.w	r3, r7, #32
 800af76:	4618      	mov	r0, r3
 800af78:	f7fd f89a 	bl	80080b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800af7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af7e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800af80:	e025      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800af82:	4b15      	ldr	r3, [pc, #84]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800af8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af8e:	d10a      	bne.n	800afa6 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 800af90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af92:	2b20      	cmp	r3, #32
 800af94:	d107      	bne.n	800afa6 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af96:	f107 0308 	add.w	r3, r7, #8
 800af9a:	4618      	mov	r0, r3
 800af9c:	f7fd fb60 	bl	8008660 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	637b      	str	r3, [r7, #52]	@ 0x34
 800afa4:	e00f      	b.n	800afc6 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800afa6:	4b0c      	ldr	r3, [pc, #48]	@ (800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800afae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800afb2:	d105      	bne.n	800afc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 800afb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afb6:	2b30      	cmp	r3, #48	@ 0x30
 800afb8:	d102      	bne.n	800afc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 800afba:	4b0b      	ldr	r3, [pc, #44]	@ (800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800afbc:	637b      	str	r3, [r7, #52]	@ 0x34
 800afbe:	e002      	b.n	800afc6 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800afc0:	2300      	movs	r3, #0
 800afc2:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800afc4:	e003      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800afc6:	e002      	b.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 800afc8:	2300      	movs	r3, #0
 800afca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800afcc:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800afce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	373c      	adds	r7, #60	@ 0x3c
 800afd4:	46bd      	mov	sp, r7
 800afd6:	bd90      	pop	{r4, r7, pc}
 800afd8:	44020c00 	.word	0x44020c00
 800afdc:	03d09000 	.word	0x03d09000
 800afe0:	003d0900 	.word	0x003d0900
 800afe4:	007a1200 	.word	0x007a1200
 800afe8:	02dc6c00 	.word	0x02dc6c00

0800afec <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b084      	sub	sp, #16
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800aff4:	4b48      	ldr	r3, [pc, #288]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	4a47      	ldr	r2, [pc, #284]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800affa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800affe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b000:	f7f8 fe74 	bl	8003cec <HAL_GetTick>
 800b004:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b006:	e008      	b.n	800b01a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b008:	f7f8 fe70 	bl	8003cec <HAL_GetTick>
 800b00c:	4602      	mov	r2, r0
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	1ad3      	subs	r3, r2, r3
 800b012:	2b02      	cmp	r3, #2
 800b014:	d901      	bls.n	800b01a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800b016:	2303      	movs	r3, #3
 800b018:	e07a      	b.n	800b110 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b01a:	4b3f      	ldr	r3, [pc, #252]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b022:	2b00      	cmp	r3, #0
 800b024:	d1f0      	bne.n	800b008 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800b026:	4b3c      	ldr	r3, [pc, #240]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b02a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b02e:	f023 0303 	bic.w	r3, r3, #3
 800b032:	687a      	ldr	r2, [r7, #4]
 800b034:	6811      	ldr	r1, [r2, #0]
 800b036:	687a      	ldr	r2, [r7, #4]
 800b038:	6852      	ldr	r2, [r2, #4]
 800b03a:	0212      	lsls	r2, r2, #8
 800b03c:	430a      	orrs	r2, r1
 800b03e:	4936      	ldr	r1, [pc, #216]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b040:	4313      	orrs	r3, r2
 800b042:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	3b01      	subs	r3, #1
 800b04a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	68db      	ldr	r3, [r3, #12]
 800b052:	3b01      	subs	r3, #1
 800b054:	025b      	lsls	r3, r3, #9
 800b056:	b29b      	uxth	r3, r3
 800b058:	431a      	orrs	r2, r3
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	691b      	ldr	r3, [r3, #16]
 800b05e:	3b01      	subs	r3, #1
 800b060:	041b      	lsls	r3, r3, #16
 800b062:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b066:	431a      	orrs	r2, r3
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	695b      	ldr	r3, [r3, #20]
 800b06c:	3b01      	subs	r3, #1
 800b06e:	061b      	lsls	r3, r3, #24
 800b070:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b074:	4928      	ldr	r1, [pc, #160]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b076:	4313      	orrs	r3, r2
 800b078:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800b07a:	4b27      	ldr	r3, [pc, #156]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b07c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b07e:	f023 020c 	bic.w	r2, r3, #12
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	699b      	ldr	r3, [r3, #24]
 800b086:	4924      	ldr	r1, [pc, #144]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b088:	4313      	orrs	r3, r2
 800b08a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800b08c:	4b22      	ldr	r3, [pc, #136]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b08e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b090:	f023 0220 	bic.w	r2, r3, #32
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	69db      	ldr	r3, [r3, #28]
 800b098:	491f      	ldr	r1, [pc, #124]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b09a:	4313      	orrs	r3, r2
 800b09c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800b09e:	4b1e      	ldr	r3, [pc, #120]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b0a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0a6:	491c      	ldr	r1, [pc, #112]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b0a8:	4313      	orrs	r3, r2
 800b0aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800b0ac:	4b1a      	ldr	r3, [pc, #104]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b0ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0b0:	4a19      	ldr	r2, [pc, #100]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b0b2:	f023 0310 	bic.w	r3, r3, #16
 800b0b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800b0b8:	4b17      	ldr	r3, [pc, #92]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b0ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0bc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b0c0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800b0c4:	687a      	ldr	r2, [r7, #4]
 800b0c6:	6a12      	ldr	r2, [r2, #32]
 800b0c8:	00d2      	lsls	r2, r2, #3
 800b0ca:	4913      	ldr	r1, [pc, #76]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b0cc:	4313      	orrs	r3, r2
 800b0ce:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800b0d0:	4b11      	ldr	r3, [pc, #68]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b0d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0d4:	4a10      	ldr	r2, [pc, #64]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b0d6:	f043 0310 	orr.w	r3, r3, #16
 800b0da:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800b0dc:	4b0e      	ldr	r3, [pc, #56]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	4a0d      	ldr	r2, [pc, #52]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b0e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b0e6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b0e8:	f7f8 fe00 	bl	8003cec <HAL_GetTick>
 800b0ec:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b0ee:	e008      	b.n	800b102 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b0f0:	f7f8 fdfc 	bl	8003cec <HAL_GetTick>
 800b0f4:	4602      	mov	r2, r0
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	1ad3      	subs	r3, r2, r3
 800b0fa:	2b02      	cmp	r3, #2
 800b0fc:	d901      	bls.n	800b102 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800b0fe:	2303      	movs	r3, #3
 800b100:	e006      	b.n	800b110 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b102:	4b05      	ldr	r3, [pc, #20]	@ (800b118 <RCCEx_PLL2_Config+0x12c>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d0f0      	beq.n	800b0f0 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800b10e:	2300      	movs	r3, #0

}
 800b110:	4618      	mov	r0, r3
 800b112:	3710      	adds	r7, #16
 800b114:	46bd      	mov	sp, r7
 800b116:	bd80      	pop	{r7, pc}
 800b118:	44020c00 	.word	0x44020c00

0800b11c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b084      	sub	sp, #16
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800b124:	4b48      	ldr	r3, [pc, #288]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	4a47      	ldr	r2, [pc, #284]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b12a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b12e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b130:	f7f8 fddc 	bl	8003cec <HAL_GetTick>
 800b134:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b136:	e008      	b.n	800b14a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b138:	f7f8 fdd8 	bl	8003cec <HAL_GetTick>
 800b13c:	4602      	mov	r2, r0
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	1ad3      	subs	r3, r2, r3
 800b142:	2b02      	cmp	r3, #2
 800b144:	d901      	bls.n	800b14a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800b146:	2303      	movs	r3, #3
 800b148:	e07a      	b.n	800b240 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b14a:	4b3f      	ldr	r3, [pc, #252]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b152:	2b00      	cmp	r3, #0
 800b154:	d1f0      	bne.n	800b138 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800b156:	4b3c      	ldr	r3, [pc, #240]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b15a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b15e:	f023 0303 	bic.w	r3, r3, #3
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	6811      	ldr	r1, [r2, #0]
 800b166:	687a      	ldr	r2, [r7, #4]
 800b168:	6852      	ldr	r2, [r2, #4]
 800b16a:	0212      	lsls	r2, r2, #8
 800b16c:	430a      	orrs	r2, r1
 800b16e:	4936      	ldr	r1, [pc, #216]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b170:	4313      	orrs	r3, r2
 800b172:	630b      	str	r3, [r1, #48]	@ 0x30
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	689b      	ldr	r3, [r3, #8]
 800b178:	3b01      	subs	r3, #1
 800b17a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	68db      	ldr	r3, [r3, #12]
 800b182:	3b01      	subs	r3, #1
 800b184:	025b      	lsls	r3, r3, #9
 800b186:	b29b      	uxth	r3, r3
 800b188:	431a      	orrs	r2, r3
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	691b      	ldr	r3, [r3, #16]
 800b18e:	3b01      	subs	r3, #1
 800b190:	041b      	lsls	r3, r3, #16
 800b192:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b196:	431a      	orrs	r2, r3
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	695b      	ldr	r3, [r3, #20]
 800b19c:	3b01      	subs	r3, #1
 800b19e:	061b      	lsls	r3, r3, #24
 800b1a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b1a4:	4928      	ldr	r1, [pc, #160]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b1a6:	4313      	orrs	r3, r2
 800b1a8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b1aa:	4b27      	ldr	r3, [pc, #156]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b1ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1ae:	f023 020c 	bic.w	r2, r3, #12
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	699b      	ldr	r3, [r3, #24]
 800b1b6:	4924      	ldr	r1, [pc, #144]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b1b8:	4313      	orrs	r3, r2
 800b1ba:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800b1bc:	4b22      	ldr	r3, [pc, #136]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b1be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1c0:	f023 0220 	bic.w	r2, r3, #32
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	69db      	ldr	r3, [r3, #28]
 800b1c8:	491f      	ldr	r1, [pc, #124]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b1ca:	4313      	orrs	r3, r2
 800b1cc:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800b1ce:	4b1e      	ldr	r3, [pc, #120]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b1d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1d6:	491c      	ldr	r1, [pc, #112]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b1d8:	4313      	orrs	r3, r2
 800b1da:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800b1dc:	4b1a      	ldr	r3, [pc, #104]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b1de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1e0:	4a19      	ldr	r2, [pc, #100]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b1e2:	f023 0310 	bic.w	r3, r3, #16
 800b1e6:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800b1e8:	4b17      	ldr	r3, [pc, #92]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b1ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b1ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b1f0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800b1f4:	687a      	ldr	r2, [r7, #4]
 800b1f6:	6a12      	ldr	r2, [r2, #32]
 800b1f8:	00d2      	lsls	r2, r2, #3
 800b1fa:	4913      	ldr	r1, [pc, #76]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b1fc:	4313      	orrs	r3, r2
 800b1fe:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800b200:	4b11      	ldr	r3, [pc, #68]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b204:	4a10      	ldr	r2, [pc, #64]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b206:	f043 0310 	orr.w	r3, r3, #16
 800b20a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800b20c:	4b0e      	ldr	r3, [pc, #56]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	4a0d      	ldr	r2, [pc, #52]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b212:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b216:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b218:	f7f8 fd68 	bl	8003cec <HAL_GetTick>
 800b21c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b21e:	e008      	b.n	800b232 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b220:	f7f8 fd64 	bl	8003cec <HAL_GetTick>
 800b224:	4602      	mov	r2, r0
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	1ad3      	subs	r3, r2, r3
 800b22a:	2b02      	cmp	r3, #2
 800b22c:	d901      	bls.n	800b232 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800b22e:	2303      	movs	r3, #3
 800b230:	e006      	b.n	800b240 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b232:	4b05      	ldr	r3, [pc, #20]	@ (800b248 <RCCEx_PLL3_Config+0x12c>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d0f0      	beq.n	800b220 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800b23e:	2300      	movs	r3, #0
}
 800b240:	4618      	mov	r0, r3
 800b242:	3710      	adds	r7, #16
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}
 800b248:	44020c00 	.word	0x44020c00

0800b24c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b082      	sub	sp, #8
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d101      	bne.n	800b25e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b25a:	2301      	movs	r3, #1
 800b25c:	e049      	b.n	800b2f2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b264:	b2db      	uxtb	r3, r3
 800b266:	2b00      	cmp	r3, #0
 800b268:	d106      	bne.n	800b278 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2200      	movs	r2, #0
 800b26e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	f7f8 f9ee 	bl	8003654 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2202      	movs	r2, #2
 800b27c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681a      	ldr	r2, [r3, #0]
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	3304      	adds	r3, #4
 800b288:	4619      	mov	r1, r3
 800b28a:	4610      	mov	r0, r2
 800b28c:	f000 f94a 	bl	800b524 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2201      	movs	r2, #1
 800b294:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2201      	movs	r2, #1
 800b29c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2201      	movs	r2, #1
 800b2a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	2201      	movs	r2, #1
 800b2ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	2201      	movs	r2, #1
 800b2b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2201      	movs	r2, #1
 800b2c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	2201      	movs	r2, #1
 800b2d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2201      	movs	r2, #1
 800b2dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2201      	movs	r2, #1
 800b2e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	2201      	movs	r2, #1
 800b2ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b2f0:	2300      	movs	r3, #0
}
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	3708      	adds	r7, #8
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	bd80      	pop	{r7, pc}
	...

0800b2fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b086      	sub	sp, #24
 800b300:	af00      	add	r7, sp, #0
 800b302:	60f8      	str	r0, [r7, #12]
 800b304:	60b9      	str	r1, [r7, #8]
 800b306:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b308:	2300      	movs	r3, #0
 800b30a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b312:	2b01      	cmp	r3, #1
 800b314:	d101      	bne.n	800b31a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b316:	2302      	movs	r3, #2
 800b318:	e0ff      	b.n	800b51a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	2201      	movs	r2, #1
 800b31e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	2b14      	cmp	r3, #20
 800b326:	f200 80f0 	bhi.w	800b50a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b32a:	a201      	add	r2, pc, #4	@ (adr r2, 800b330 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b32c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b330:	0800b385 	.word	0x0800b385
 800b334:	0800b50b 	.word	0x0800b50b
 800b338:	0800b50b 	.word	0x0800b50b
 800b33c:	0800b50b 	.word	0x0800b50b
 800b340:	0800b3c5 	.word	0x0800b3c5
 800b344:	0800b50b 	.word	0x0800b50b
 800b348:	0800b50b 	.word	0x0800b50b
 800b34c:	0800b50b 	.word	0x0800b50b
 800b350:	0800b407 	.word	0x0800b407
 800b354:	0800b50b 	.word	0x0800b50b
 800b358:	0800b50b 	.word	0x0800b50b
 800b35c:	0800b50b 	.word	0x0800b50b
 800b360:	0800b447 	.word	0x0800b447
 800b364:	0800b50b 	.word	0x0800b50b
 800b368:	0800b50b 	.word	0x0800b50b
 800b36c:	0800b50b 	.word	0x0800b50b
 800b370:	0800b489 	.word	0x0800b489
 800b374:	0800b50b 	.word	0x0800b50b
 800b378:	0800b50b 	.word	0x0800b50b
 800b37c:	0800b50b 	.word	0x0800b50b
 800b380:	0800b4c9 	.word	0x0800b4c9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	68b9      	ldr	r1, [r7, #8]
 800b38a:	4618      	mov	r0, r3
 800b38c:	f000 f9f4 	bl	800b778 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	699a      	ldr	r2, [r3, #24]
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	f042 0208 	orr.w	r2, r2, #8
 800b39e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	699a      	ldr	r2, [r3, #24]
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	f022 0204 	bic.w	r2, r2, #4
 800b3ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	6999      	ldr	r1, [r3, #24]
 800b3b6:	68bb      	ldr	r3, [r7, #8]
 800b3b8:	691a      	ldr	r2, [r3, #16]
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	430a      	orrs	r2, r1
 800b3c0:	619a      	str	r2, [r3, #24]
      break;
 800b3c2:	e0a5      	b.n	800b510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	68b9      	ldr	r1, [r7, #8]
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f000 fa96 	bl	800b8fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	699a      	ldr	r2, [r3, #24]
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b3de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	699a      	ldr	r2, [r3, #24]
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b3ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	6999      	ldr	r1, [r3, #24]
 800b3f6:	68bb      	ldr	r3, [r7, #8]
 800b3f8:	691b      	ldr	r3, [r3, #16]
 800b3fa:	021a      	lsls	r2, r3, #8
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	430a      	orrs	r2, r1
 800b402:	619a      	str	r2, [r3, #24]
      break;
 800b404:	e084      	b.n	800b510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	68b9      	ldr	r1, [r7, #8]
 800b40c:	4618      	mov	r0, r3
 800b40e:	f000 fb25 	bl	800ba5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	69da      	ldr	r2, [r3, #28]
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f042 0208 	orr.w	r2, r2, #8
 800b420:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	69da      	ldr	r2, [r3, #28]
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	f022 0204 	bic.w	r2, r2, #4
 800b430:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	69d9      	ldr	r1, [r3, #28]
 800b438:	68bb      	ldr	r3, [r7, #8]
 800b43a:	691a      	ldr	r2, [r3, #16]
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	430a      	orrs	r2, r1
 800b442:	61da      	str	r2, [r3, #28]
      break;
 800b444:	e064      	b.n	800b510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	68b9      	ldr	r1, [r7, #8]
 800b44c:	4618      	mov	r0, r3
 800b44e:	f000 fbb3 	bl	800bbb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	69da      	ldr	r2, [r3, #28]
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b460:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	69da      	ldr	r2, [r3, #28]
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b470:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	69d9      	ldr	r1, [r3, #28]
 800b478:	68bb      	ldr	r3, [r7, #8]
 800b47a:	691b      	ldr	r3, [r3, #16]
 800b47c:	021a      	lsls	r2, r3, #8
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	430a      	orrs	r2, r1
 800b484:	61da      	str	r2, [r3, #28]
      break;
 800b486:	e043      	b.n	800b510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	68b9      	ldr	r1, [r7, #8]
 800b48e:	4618      	mov	r0, r3
 800b490:	f000 fc42 	bl	800bd18 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f042 0208 	orr.w	r2, r2, #8
 800b4a2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f022 0204 	bic.w	r2, r2, #4
 800b4b2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	691a      	ldr	r2, [r3, #16]
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	430a      	orrs	r2, r1
 800b4c4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b4c6:	e023      	b.n	800b510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	68b9      	ldr	r1, [r7, #8]
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f000 fca4 	bl	800be1c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b4e2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b4f2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	691b      	ldr	r3, [r3, #16]
 800b4fe:	021a      	lsls	r2, r3, #8
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	430a      	orrs	r2, r1
 800b506:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b508:	e002      	b.n	800b510 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b50a:	2301      	movs	r3, #1
 800b50c:	75fb      	strb	r3, [r7, #23]
      break;
 800b50e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	2200      	movs	r2, #0
 800b514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b518:	7dfb      	ldrb	r3, [r7, #23]
}
 800b51a:	4618      	mov	r0, r3
 800b51c:	3718      	adds	r7, #24
 800b51e:	46bd      	mov	sp, r7
 800b520:	bd80      	pop	{r7, pc}
 800b522:	bf00      	nop

0800b524 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b524:	b480      	push	{r7}
 800b526:	b085      	sub	sp, #20
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
 800b52c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	4a7a      	ldr	r2, [pc, #488]	@ (800b720 <TIM_Base_SetConfig+0x1fc>)
 800b538:	4293      	cmp	r3, r2
 800b53a:	d02b      	beq.n	800b594 <TIM_Base_SetConfig+0x70>
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	4a79      	ldr	r2, [pc, #484]	@ (800b724 <TIM_Base_SetConfig+0x200>)
 800b540:	4293      	cmp	r3, r2
 800b542:	d027      	beq.n	800b594 <TIM_Base_SetConfig+0x70>
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b54a:	d023      	beq.n	800b594 <TIM_Base_SetConfig+0x70>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b552:	d01f      	beq.n	800b594 <TIM_Base_SetConfig+0x70>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	4a74      	ldr	r2, [pc, #464]	@ (800b728 <TIM_Base_SetConfig+0x204>)
 800b558:	4293      	cmp	r3, r2
 800b55a:	d01b      	beq.n	800b594 <TIM_Base_SetConfig+0x70>
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	4a73      	ldr	r2, [pc, #460]	@ (800b72c <TIM_Base_SetConfig+0x208>)
 800b560:	4293      	cmp	r3, r2
 800b562:	d017      	beq.n	800b594 <TIM_Base_SetConfig+0x70>
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	4a72      	ldr	r2, [pc, #456]	@ (800b730 <TIM_Base_SetConfig+0x20c>)
 800b568:	4293      	cmp	r3, r2
 800b56a:	d013      	beq.n	800b594 <TIM_Base_SetConfig+0x70>
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	4a71      	ldr	r2, [pc, #452]	@ (800b734 <TIM_Base_SetConfig+0x210>)
 800b570:	4293      	cmp	r3, r2
 800b572:	d00f      	beq.n	800b594 <TIM_Base_SetConfig+0x70>
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	4a70      	ldr	r2, [pc, #448]	@ (800b738 <TIM_Base_SetConfig+0x214>)
 800b578:	4293      	cmp	r3, r2
 800b57a:	d00b      	beq.n	800b594 <TIM_Base_SetConfig+0x70>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	4a6f      	ldr	r2, [pc, #444]	@ (800b73c <TIM_Base_SetConfig+0x218>)
 800b580:	4293      	cmp	r3, r2
 800b582:	d007      	beq.n	800b594 <TIM_Base_SetConfig+0x70>
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	4a6e      	ldr	r2, [pc, #440]	@ (800b740 <TIM_Base_SetConfig+0x21c>)
 800b588:	4293      	cmp	r3, r2
 800b58a:	d003      	beq.n	800b594 <TIM_Base_SetConfig+0x70>
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	4a6d      	ldr	r2, [pc, #436]	@ (800b744 <TIM_Base_SetConfig+0x220>)
 800b590:	4293      	cmp	r3, r2
 800b592:	d108      	bne.n	800b5a6 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b59a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b59c:	683b      	ldr	r3, [r7, #0]
 800b59e:	685b      	ldr	r3, [r3, #4]
 800b5a0:	68fa      	ldr	r2, [r7, #12]
 800b5a2:	4313      	orrs	r3, r2
 800b5a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	4a5d      	ldr	r2, [pc, #372]	@ (800b720 <TIM_Base_SetConfig+0x1fc>)
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	d05b      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	4a5c      	ldr	r2, [pc, #368]	@ (800b724 <TIM_Base_SetConfig+0x200>)
 800b5b2:	4293      	cmp	r3, r2
 800b5b4:	d057      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5bc:	d053      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b5c4:	d04f      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	4a57      	ldr	r2, [pc, #348]	@ (800b728 <TIM_Base_SetConfig+0x204>)
 800b5ca:	4293      	cmp	r3, r2
 800b5cc:	d04b      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	4a56      	ldr	r2, [pc, #344]	@ (800b72c <TIM_Base_SetConfig+0x208>)
 800b5d2:	4293      	cmp	r3, r2
 800b5d4:	d047      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	4a55      	ldr	r2, [pc, #340]	@ (800b730 <TIM_Base_SetConfig+0x20c>)
 800b5da:	4293      	cmp	r3, r2
 800b5dc:	d043      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	4a54      	ldr	r2, [pc, #336]	@ (800b734 <TIM_Base_SetConfig+0x210>)
 800b5e2:	4293      	cmp	r3, r2
 800b5e4:	d03f      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	4a53      	ldr	r2, [pc, #332]	@ (800b738 <TIM_Base_SetConfig+0x214>)
 800b5ea:	4293      	cmp	r3, r2
 800b5ec:	d03b      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	4a52      	ldr	r2, [pc, #328]	@ (800b73c <TIM_Base_SetConfig+0x218>)
 800b5f2:	4293      	cmp	r3, r2
 800b5f4:	d037      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	4a51      	ldr	r2, [pc, #324]	@ (800b740 <TIM_Base_SetConfig+0x21c>)
 800b5fa:	4293      	cmp	r3, r2
 800b5fc:	d033      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	4a50      	ldr	r2, [pc, #320]	@ (800b744 <TIM_Base_SetConfig+0x220>)
 800b602:	4293      	cmp	r3, r2
 800b604:	d02f      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	4a4f      	ldr	r2, [pc, #316]	@ (800b748 <TIM_Base_SetConfig+0x224>)
 800b60a:	4293      	cmp	r3, r2
 800b60c:	d02b      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	4a4e      	ldr	r2, [pc, #312]	@ (800b74c <TIM_Base_SetConfig+0x228>)
 800b612:	4293      	cmp	r3, r2
 800b614:	d027      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	4a4d      	ldr	r2, [pc, #308]	@ (800b750 <TIM_Base_SetConfig+0x22c>)
 800b61a:	4293      	cmp	r3, r2
 800b61c:	d023      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	4a4c      	ldr	r2, [pc, #304]	@ (800b754 <TIM_Base_SetConfig+0x230>)
 800b622:	4293      	cmp	r3, r2
 800b624:	d01f      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	4a4b      	ldr	r2, [pc, #300]	@ (800b758 <TIM_Base_SetConfig+0x234>)
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d01b      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	4a4a      	ldr	r2, [pc, #296]	@ (800b75c <TIM_Base_SetConfig+0x238>)
 800b632:	4293      	cmp	r3, r2
 800b634:	d017      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	4a49      	ldr	r2, [pc, #292]	@ (800b760 <TIM_Base_SetConfig+0x23c>)
 800b63a:	4293      	cmp	r3, r2
 800b63c:	d013      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	4a48      	ldr	r2, [pc, #288]	@ (800b764 <TIM_Base_SetConfig+0x240>)
 800b642:	4293      	cmp	r3, r2
 800b644:	d00f      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	4a47      	ldr	r2, [pc, #284]	@ (800b768 <TIM_Base_SetConfig+0x244>)
 800b64a:	4293      	cmp	r3, r2
 800b64c:	d00b      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	4a46      	ldr	r2, [pc, #280]	@ (800b76c <TIM_Base_SetConfig+0x248>)
 800b652:	4293      	cmp	r3, r2
 800b654:	d007      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	4a45      	ldr	r2, [pc, #276]	@ (800b770 <TIM_Base_SetConfig+0x24c>)
 800b65a:	4293      	cmp	r3, r2
 800b65c:	d003      	beq.n	800b666 <TIM_Base_SetConfig+0x142>
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	4a44      	ldr	r2, [pc, #272]	@ (800b774 <TIM_Base_SetConfig+0x250>)
 800b662:	4293      	cmp	r3, r2
 800b664:	d108      	bne.n	800b678 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b66c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	68db      	ldr	r3, [r3, #12]
 800b672:	68fa      	ldr	r2, [r7, #12]
 800b674:	4313      	orrs	r3, r2
 800b676:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	695b      	ldr	r3, [r3, #20]
 800b682:	4313      	orrs	r3, r2
 800b684:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	68fa      	ldr	r2, [r7, #12]
 800b68a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	689a      	ldr	r2, [r3, #8]
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	681a      	ldr	r2, [r3, #0]
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	4a20      	ldr	r2, [pc, #128]	@ (800b720 <TIM_Base_SetConfig+0x1fc>)
 800b6a0:	4293      	cmp	r3, r2
 800b6a2:	d023      	beq.n	800b6ec <TIM_Base_SetConfig+0x1c8>
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	4a1f      	ldr	r2, [pc, #124]	@ (800b724 <TIM_Base_SetConfig+0x200>)
 800b6a8:	4293      	cmp	r3, r2
 800b6aa:	d01f      	beq.n	800b6ec <TIM_Base_SetConfig+0x1c8>
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	4a24      	ldr	r2, [pc, #144]	@ (800b740 <TIM_Base_SetConfig+0x21c>)
 800b6b0:	4293      	cmp	r3, r2
 800b6b2:	d01b      	beq.n	800b6ec <TIM_Base_SetConfig+0x1c8>
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	4a23      	ldr	r2, [pc, #140]	@ (800b744 <TIM_Base_SetConfig+0x220>)
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	d017      	beq.n	800b6ec <TIM_Base_SetConfig+0x1c8>
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	4a28      	ldr	r2, [pc, #160]	@ (800b760 <TIM_Base_SetConfig+0x23c>)
 800b6c0:	4293      	cmp	r3, r2
 800b6c2:	d013      	beq.n	800b6ec <TIM_Base_SetConfig+0x1c8>
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	4a27      	ldr	r2, [pc, #156]	@ (800b764 <TIM_Base_SetConfig+0x240>)
 800b6c8:	4293      	cmp	r3, r2
 800b6ca:	d00f      	beq.n	800b6ec <TIM_Base_SetConfig+0x1c8>
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	4a26      	ldr	r2, [pc, #152]	@ (800b768 <TIM_Base_SetConfig+0x244>)
 800b6d0:	4293      	cmp	r3, r2
 800b6d2:	d00b      	beq.n	800b6ec <TIM_Base_SetConfig+0x1c8>
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	4a25      	ldr	r2, [pc, #148]	@ (800b76c <TIM_Base_SetConfig+0x248>)
 800b6d8:	4293      	cmp	r3, r2
 800b6da:	d007      	beq.n	800b6ec <TIM_Base_SetConfig+0x1c8>
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	4a24      	ldr	r2, [pc, #144]	@ (800b770 <TIM_Base_SetConfig+0x24c>)
 800b6e0:	4293      	cmp	r3, r2
 800b6e2:	d003      	beq.n	800b6ec <TIM_Base_SetConfig+0x1c8>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	4a23      	ldr	r2, [pc, #140]	@ (800b774 <TIM_Base_SetConfig+0x250>)
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	d103      	bne.n	800b6f4 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	691a      	ldr	r2, [r3, #16]
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2201      	movs	r2, #1
 800b6f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	691b      	ldr	r3, [r3, #16]
 800b6fe:	f003 0301 	and.w	r3, r3, #1
 800b702:	2b01      	cmp	r3, #1
 800b704:	d105      	bne.n	800b712 <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	691b      	ldr	r3, [r3, #16]
 800b70a:	f023 0201 	bic.w	r2, r3, #1
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	611a      	str	r2, [r3, #16]
  }
}
 800b712:	bf00      	nop
 800b714:	3714      	adds	r7, #20
 800b716:	46bd      	mov	sp, r7
 800b718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71c:	4770      	bx	lr
 800b71e:	bf00      	nop
 800b720:	40012c00 	.word	0x40012c00
 800b724:	50012c00 	.word	0x50012c00
 800b728:	40000400 	.word	0x40000400
 800b72c:	50000400 	.word	0x50000400
 800b730:	40000800 	.word	0x40000800
 800b734:	50000800 	.word	0x50000800
 800b738:	40000c00 	.word	0x40000c00
 800b73c:	50000c00 	.word	0x50000c00
 800b740:	40013400 	.word	0x40013400
 800b744:	50013400 	.word	0x50013400
 800b748:	40001800 	.word	0x40001800
 800b74c:	50001800 	.word	0x50001800
 800b750:	40001c00 	.word	0x40001c00
 800b754:	50001c00 	.word	0x50001c00
 800b758:	40002000 	.word	0x40002000
 800b75c:	50002000 	.word	0x50002000
 800b760:	40014000 	.word	0x40014000
 800b764:	50014000 	.word	0x50014000
 800b768:	40014400 	.word	0x40014400
 800b76c:	50014400 	.word	0x50014400
 800b770:	40014800 	.word	0x40014800
 800b774:	50014800 	.word	0x50014800

0800b778 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b778:	b480      	push	{r7}
 800b77a:	b087      	sub	sp, #28
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
 800b780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6a1b      	ldr	r3, [r3, #32]
 800b786:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	6a1b      	ldr	r3, [r3, #32]
 800b78c:	f023 0201 	bic.w	r2, r3, #1
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	685b      	ldr	r3, [r3, #4]
 800b798:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	699b      	ldr	r3, [r3, #24]
 800b79e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b7a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	f023 0303 	bic.w	r3, r3, #3
 800b7b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	68fa      	ldr	r2, [r7, #12]
 800b7ba:	4313      	orrs	r3, r2
 800b7bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b7be:	697b      	ldr	r3, [r7, #20]
 800b7c0:	f023 0302 	bic.w	r3, r3, #2
 800b7c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b7c6:	683b      	ldr	r3, [r7, #0]
 800b7c8:	689b      	ldr	r3, [r3, #8]
 800b7ca:	697a      	ldr	r2, [r7, #20]
 800b7cc:	4313      	orrs	r3, r2
 800b7ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	4a40      	ldr	r2, [pc, #256]	@ (800b8d4 <TIM_OC1_SetConfig+0x15c>)
 800b7d4:	4293      	cmp	r3, r2
 800b7d6:	d023      	beq.n	800b820 <TIM_OC1_SetConfig+0xa8>
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	4a3f      	ldr	r2, [pc, #252]	@ (800b8d8 <TIM_OC1_SetConfig+0x160>)
 800b7dc:	4293      	cmp	r3, r2
 800b7de:	d01f      	beq.n	800b820 <TIM_OC1_SetConfig+0xa8>
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	4a3e      	ldr	r2, [pc, #248]	@ (800b8dc <TIM_OC1_SetConfig+0x164>)
 800b7e4:	4293      	cmp	r3, r2
 800b7e6:	d01b      	beq.n	800b820 <TIM_OC1_SetConfig+0xa8>
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	4a3d      	ldr	r2, [pc, #244]	@ (800b8e0 <TIM_OC1_SetConfig+0x168>)
 800b7ec:	4293      	cmp	r3, r2
 800b7ee:	d017      	beq.n	800b820 <TIM_OC1_SetConfig+0xa8>
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	4a3c      	ldr	r2, [pc, #240]	@ (800b8e4 <TIM_OC1_SetConfig+0x16c>)
 800b7f4:	4293      	cmp	r3, r2
 800b7f6:	d013      	beq.n	800b820 <TIM_OC1_SetConfig+0xa8>
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	4a3b      	ldr	r2, [pc, #236]	@ (800b8e8 <TIM_OC1_SetConfig+0x170>)
 800b7fc:	4293      	cmp	r3, r2
 800b7fe:	d00f      	beq.n	800b820 <TIM_OC1_SetConfig+0xa8>
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	4a3a      	ldr	r2, [pc, #232]	@ (800b8ec <TIM_OC1_SetConfig+0x174>)
 800b804:	4293      	cmp	r3, r2
 800b806:	d00b      	beq.n	800b820 <TIM_OC1_SetConfig+0xa8>
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	4a39      	ldr	r2, [pc, #228]	@ (800b8f0 <TIM_OC1_SetConfig+0x178>)
 800b80c:	4293      	cmp	r3, r2
 800b80e:	d007      	beq.n	800b820 <TIM_OC1_SetConfig+0xa8>
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	4a38      	ldr	r2, [pc, #224]	@ (800b8f4 <TIM_OC1_SetConfig+0x17c>)
 800b814:	4293      	cmp	r3, r2
 800b816:	d003      	beq.n	800b820 <TIM_OC1_SetConfig+0xa8>
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	4a37      	ldr	r2, [pc, #220]	@ (800b8f8 <TIM_OC1_SetConfig+0x180>)
 800b81c:	4293      	cmp	r3, r2
 800b81e:	d10c      	bne.n	800b83a <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	f023 0308 	bic.w	r3, r3, #8
 800b826:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	68db      	ldr	r3, [r3, #12]
 800b82c:	697a      	ldr	r2, [r7, #20]
 800b82e:	4313      	orrs	r3, r2
 800b830:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b832:	697b      	ldr	r3, [r7, #20]
 800b834:	f023 0304 	bic.w	r3, r3, #4
 800b838:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	4a25      	ldr	r2, [pc, #148]	@ (800b8d4 <TIM_OC1_SetConfig+0x15c>)
 800b83e:	4293      	cmp	r3, r2
 800b840:	d023      	beq.n	800b88a <TIM_OC1_SetConfig+0x112>
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	4a24      	ldr	r2, [pc, #144]	@ (800b8d8 <TIM_OC1_SetConfig+0x160>)
 800b846:	4293      	cmp	r3, r2
 800b848:	d01f      	beq.n	800b88a <TIM_OC1_SetConfig+0x112>
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	4a23      	ldr	r2, [pc, #140]	@ (800b8dc <TIM_OC1_SetConfig+0x164>)
 800b84e:	4293      	cmp	r3, r2
 800b850:	d01b      	beq.n	800b88a <TIM_OC1_SetConfig+0x112>
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	4a22      	ldr	r2, [pc, #136]	@ (800b8e0 <TIM_OC1_SetConfig+0x168>)
 800b856:	4293      	cmp	r3, r2
 800b858:	d017      	beq.n	800b88a <TIM_OC1_SetConfig+0x112>
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	4a21      	ldr	r2, [pc, #132]	@ (800b8e4 <TIM_OC1_SetConfig+0x16c>)
 800b85e:	4293      	cmp	r3, r2
 800b860:	d013      	beq.n	800b88a <TIM_OC1_SetConfig+0x112>
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	4a20      	ldr	r2, [pc, #128]	@ (800b8e8 <TIM_OC1_SetConfig+0x170>)
 800b866:	4293      	cmp	r3, r2
 800b868:	d00f      	beq.n	800b88a <TIM_OC1_SetConfig+0x112>
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	4a1f      	ldr	r2, [pc, #124]	@ (800b8ec <TIM_OC1_SetConfig+0x174>)
 800b86e:	4293      	cmp	r3, r2
 800b870:	d00b      	beq.n	800b88a <TIM_OC1_SetConfig+0x112>
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	4a1e      	ldr	r2, [pc, #120]	@ (800b8f0 <TIM_OC1_SetConfig+0x178>)
 800b876:	4293      	cmp	r3, r2
 800b878:	d007      	beq.n	800b88a <TIM_OC1_SetConfig+0x112>
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	4a1d      	ldr	r2, [pc, #116]	@ (800b8f4 <TIM_OC1_SetConfig+0x17c>)
 800b87e:	4293      	cmp	r3, r2
 800b880:	d003      	beq.n	800b88a <TIM_OC1_SetConfig+0x112>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	4a1c      	ldr	r2, [pc, #112]	@ (800b8f8 <TIM_OC1_SetConfig+0x180>)
 800b886:	4293      	cmp	r3, r2
 800b888:	d111      	bne.n	800b8ae <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b88a:	693b      	ldr	r3, [r7, #16]
 800b88c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b890:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b892:	693b      	ldr	r3, [r7, #16]
 800b894:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b898:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	695b      	ldr	r3, [r3, #20]
 800b89e:	693a      	ldr	r2, [r7, #16]
 800b8a0:	4313      	orrs	r3, r2
 800b8a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	699b      	ldr	r3, [r3, #24]
 800b8a8:	693a      	ldr	r2, [r7, #16]
 800b8aa:	4313      	orrs	r3, r2
 800b8ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	693a      	ldr	r2, [r7, #16]
 800b8b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	68fa      	ldr	r2, [r7, #12]
 800b8b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b8ba:	683b      	ldr	r3, [r7, #0]
 800b8bc:	685a      	ldr	r2, [r3, #4]
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	697a      	ldr	r2, [r7, #20]
 800b8c6:	621a      	str	r2, [r3, #32]
}
 800b8c8:	bf00      	nop
 800b8ca:	371c      	adds	r7, #28
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d2:	4770      	bx	lr
 800b8d4:	40012c00 	.word	0x40012c00
 800b8d8:	50012c00 	.word	0x50012c00
 800b8dc:	40013400 	.word	0x40013400
 800b8e0:	50013400 	.word	0x50013400
 800b8e4:	40014000 	.word	0x40014000
 800b8e8:	50014000 	.word	0x50014000
 800b8ec:	40014400 	.word	0x40014400
 800b8f0:	50014400 	.word	0x50014400
 800b8f4:	40014800 	.word	0x40014800
 800b8f8:	50014800 	.word	0x50014800

0800b8fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b8fc:	b480      	push	{r7}
 800b8fe:	b087      	sub	sp, #28
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
 800b904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	6a1b      	ldr	r3, [r3, #32]
 800b90a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	6a1b      	ldr	r3, [r3, #32]
 800b910:	f023 0210 	bic.w	r2, r3, #16
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	685b      	ldr	r3, [r3, #4]
 800b91c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	699b      	ldr	r3, [r3, #24]
 800b922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b92a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b92e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b936:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b938:	683b      	ldr	r3, [r7, #0]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	021b      	lsls	r3, r3, #8
 800b93e:	68fa      	ldr	r2, [r7, #12]
 800b940:	4313      	orrs	r3, r2
 800b942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b944:	697b      	ldr	r3, [r7, #20]
 800b946:	f023 0320 	bic.w	r3, r3, #32
 800b94a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	689b      	ldr	r3, [r3, #8]
 800b950:	011b      	lsls	r3, r3, #4
 800b952:	697a      	ldr	r2, [r7, #20]
 800b954:	4313      	orrs	r3, r2
 800b956:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	4a36      	ldr	r2, [pc, #216]	@ (800ba34 <TIM_OC2_SetConfig+0x138>)
 800b95c:	4293      	cmp	r3, r2
 800b95e:	d00b      	beq.n	800b978 <TIM_OC2_SetConfig+0x7c>
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	4a35      	ldr	r2, [pc, #212]	@ (800ba38 <TIM_OC2_SetConfig+0x13c>)
 800b964:	4293      	cmp	r3, r2
 800b966:	d007      	beq.n	800b978 <TIM_OC2_SetConfig+0x7c>
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	4a34      	ldr	r2, [pc, #208]	@ (800ba3c <TIM_OC2_SetConfig+0x140>)
 800b96c:	4293      	cmp	r3, r2
 800b96e:	d003      	beq.n	800b978 <TIM_OC2_SetConfig+0x7c>
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	4a33      	ldr	r2, [pc, #204]	@ (800ba40 <TIM_OC2_SetConfig+0x144>)
 800b974:	4293      	cmp	r3, r2
 800b976:	d10d      	bne.n	800b994 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b978:	697b      	ldr	r3, [r7, #20]
 800b97a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b97e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b980:	683b      	ldr	r3, [r7, #0]
 800b982:	68db      	ldr	r3, [r3, #12]
 800b984:	011b      	lsls	r3, r3, #4
 800b986:	697a      	ldr	r2, [r7, #20]
 800b988:	4313      	orrs	r3, r2
 800b98a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b98c:	697b      	ldr	r3, [r7, #20]
 800b98e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b992:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	4a27      	ldr	r2, [pc, #156]	@ (800ba34 <TIM_OC2_SetConfig+0x138>)
 800b998:	4293      	cmp	r3, r2
 800b99a:	d023      	beq.n	800b9e4 <TIM_OC2_SetConfig+0xe8>
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	4a26      	ldr	r2, [pc, #152]	@ (800ba38 <TIM_OC2_SetConfig+0x13c>)
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d01f      	beq.n	800b9e4 <TIM_OC2_SetConfig+0xe8>
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	4a25      	ldr	r2, [pc, #148]	@ (800ba3c <TIM_OC2_SetConfig+0x140>)
 800b9a8:	4293      	cmp	r3, r2
 800b9aa:	d01b      	beq.n	800b9e4 <TIM_OC2_SetConfig+0xe8>
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	4a24      	ldr	r2, [pc, #144]	@ (800ba40 <TIM_OC2_SetConfig+0x144>)
 800b9b0:	4293      	cmp	r3, r2
 800b9b2:	d017      	beq.n	800b9e4 <TIM_OC2_SetConfig+0xe8>
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	4a23      	ldr	r2, [pc, #140]	@ (800ba44 <TIM_OC2_SetConfig+0x148>)
 800b9b8:	4293      	cmp	r3, r2
 800b9ba:	d013      	beq.n	800b9e4 <TIM_OC2_SetConfig+0xe8>
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	4a22      	ldr	r2, [pc, #136]	@ (800ba48 <TIM_OC2_SetConfig+0x14c>)
 800b9c0:	4293      	cmp	r3, r2
 800b9c2:	d00f      	beq.n	800b9e4 <TIM_OC2_SetConfig+0xe8>
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	4a21      	ldr	r2, [pc, #132]	@ (800ba4c <TIM_OC2_SetConfig+0x150>)
 800b9c8:	4293      	cmp	r3, r2
 800b9ca:	d00b      	beq.n	800b9e4 <TIM_OC2_SetConfig+0xe8>
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	4a20      	ldr	r2, [pc, #128]	@ (800ba50 <TIM_OC2_SetConfig+0x154>)
 800b9d0:	4293      	cmp	r3, r2
 800b9d2:	d007      	beq.n	800b9e4 <TIM_OC2_SetConfig+0xe8>
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	4a1f      	ldr	r2, [pc, #124]	@ (800ba54 <TIM_OC2_SetConfig+0x158>)
 800b9d8:	4293      	cmp	r3, r2
 800b9da:	d003      	beq.n	800b9e4 <TIM_OC2_SetConfig+0xe8>
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	4a1e      	ldr	r2, [pc, #120]	@ (800ba58 <TIM_OC2_SetConfig+0x15c>)
 800b9e0:	4293      	cmp	r3, r2
 800b9e2:	d113      	bne.n	800ba0c <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b9ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b9f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	695b      	ldr	r3, [r3, #20]
 800b9f8:	009b      	lsls	r3, r3, #2
 800b9fa:	693a      	ldr	r2, [r7, #16]
 800b9fc:	4313      	orrs	r3, r2
 800b9fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	699b      	ldr	r3, [r3, #24]
 800ba04:	009b      	lsls	r3, r3, #2
 800ba06:	693a      	ldr	r2, [r7, #16]
 800ba08:	4313      	orrs	r3, r2
 800ba0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	693a      	ldr	r2, [r7, #16]
 800ba10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	68fa      	ldr	r2, [r7, #12]
 800ba16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ba18:	683b      	ldr	r3, [r7, #0]
 800ba1a:	685a      	ldr	r2, [r3, #4]
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	697a      	ldr	r2, [r7, #20]
 800ba24:	621a      	str	r2, [r3, #32]
}
 800ba26:	bf00      	nop
 800ba28:	371c      	adds	r7, #28
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba30:	4770      	bx	lr
 800ba32:	bf00      	nop
 800ba34:	40012c00 	.word	0x40012c00
 800ba38:	50012c00 	.word	0x50012c00
 800ba3c:	40013400 	.word	0x40013400
 800ba40:	50013400 	.word	0x50013400
 800ba44:	40014000 	.word	0x40014000
 800ba48:	50014000 	.word	0x50014000
 800ba4c:	40014400 	.word	0x40014400
 800ba50:	50014400 	.word	0x50014400
 800ba54:	40014800 	.word	0x40014800
 800ba58:	50014800 	.word	0x50014800

0800ba5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ba5c:	b480      	push	{r7}
 800ba5e:	b087      	sub	sp, #28
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
 800ba64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	6a1b      	ldr	r3, [r3, #32]
 800ba6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	6a1b      	ldr	r3, [r3, #32]
 800ba70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	685b      	ldr	r3, [r3, #4]
 800ba7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	69db      	ldr	r3, [r3, #28]
 800ba82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	f023 0303 	bic.w	r3, r3, #3
 800ba96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ba98:	683b      	ldr	r3, [r7, #0]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	68fa      	ldr	r2, [r7, #12]
 800ba9e:	4313      	orrs	r3, r2
 800baa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800baa2:	697b      	ldr	r3, [r7, #20]
 800baa4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800baa8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800baaa:	683b      	ldr	r3, [r7, #0]
 800baac:	689b      	ldr	r3, [r3, #8]
 800baae:	021b      	lsls	r3, r3, #8
 800bab0:	697a      	ldr	r2, [r7, #20]
 800bab2:	4313      	orrs	r3, r2
 800bab4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	4a35      	ldr	r2, [pc, #212]	@ (800bb90 <TIM_OC3_SetConfig+0x134>)
 800baba:	4293      	cmp	r3, r2
 800babc:	d00b      	beq.n	800bad6 <TIM_OC3_SetConfig+0x7a>
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	4a34      	ldr	r2, [pc, #208]	@ (800bb94 <TIM_OC3_SetConfig+0x138>)
 800bac2:	4293      	cmp	r3, r2
 800bac4:	d007      	beq.n	800bad6 <TIM_OC3_SetConfig+0x7a>
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	4a33      	ldr	r2, [pc, #204]	@ (800bb98 <TIM_OC3_SetConfig+0x13c>)
 800baca:	4293      	cmp	r3, r2
 800bacc:	d003      	beq.n	800bad6 <TIM_OC3_SetConfig+0x7a>
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	4a32      	ldr	r2, [pc, #200]	@ (800bb9c <TIM_OC3_SetConfig+0x140>)
 800bad2:	4293      	cmp	r3, r2
 800bad4:	d10d      	bne.n	800baf2 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bad6:	697b      	ldr	r3, [r7, #20]
 800bad8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800badc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bade:	683b      	ldr	r3, [r7, #0]
 800bae0:	68db      	ldr	r3, [r3, #12]
 800bae2:	021b      	lsls	r3, r3, #8
 800bae4:	697a      	ldr	r2, [r7, #20]
 800bae6:	4313      	orrs	r3, r2
 800bae8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800baea:	697b      	ldr	r3, [r7, #20]
 800baec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800baf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	4a26      	ldr	r2, [pc, #152]	@ (800bb90 <TIM_OC3_SetConfig+0x134>)
 800baf6:	4293      	cmp	r3, r2
 800baf8:	d023      	beq.n	800bb42 <TIM_OC3_SetConfig+0xe6>
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	4a25      	ldr	r2, [pc, #148]	@ (800bb94 <TIM_OC3_SetConfig+0x138>)
 800bafe:	4293      	cmp	r3, r2
 800bb00:	d01f      	beq.n	800bb42 <TIM_OC3_SetConfig+0xe6>
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	4a24      	ldr	r2, [pc, #144]	@ (800bb98 <TIM_OC3_SetConfig+0x13c>)
 800bb06:	4293      	cmp	r3, r2
 800bb08:	d01b      	beq.n	800bb42 <TIM_OC3_SetConfig+0xe6>
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	4a23      	ldr	r2, [pc, #140]	@ (800bb9c <TIM_OC3_SetConfig+0x140>)
 800bb0e:	4293      	cmp	r3, r2
 800bb10:	d017      	beq.n	800bb42 <TIM_OC3_SetConfig+0xe6>
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	4a22      	ldr	r2, [pc, #136]	@ (800bba0 <TIM_OC3_SetConfig+0x144>)
 800bb16:	4293      	cmp	r3, r2
 800bb18:	d013      	beq.n	800bb42 <TIM_OC3_SetConfig+0xe6>
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	4a21      	ldr	r2, [pc, #132]	@ (800bba4 <TIM_OC3_SetConfig+0x148>)
 800bb1e:	4293      	cmp	r3, r2
 800bb20:	d00f      	beq.n	800bb42 <TIM_OC3_SetConfig+0xe6>
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	4a20      	ldr	r2, [pc, #128]	@ (800bba8 <TIM_OC3_SetConfig+0x14c>)
 800bb26:	4293      	cmp	r3, r2
 800bb28:	d00b      	beq.n	800bb42 <TIM_OC3_SetConfig+0xe6>
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	4a1f      	ldr	r2, [pc, #124]	@ (800bbac <TIM_OC3_SetConfig+0x150>)
 800bb2e:	4293      	cmp	r3, r2
 800bb30:	d007      	beq.n	800bb42 <TIM_OC3_SetConfig+0xe6>
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	4a1e      	ldr	r2, [pc, #120]	@ (800bbb0 <TIM_OC3_SetConfig+0x154>)
 800bb36:	4293      	cmp	r3, r2
 800bb38:	d003      	beq.n	800bb42 <TIM_OC3_SetConfig+0xe6>
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	4a1d      	ldr	r2, [pc, #116]	@ (800bbb4 <TIM_OC3_SetConfig+0x158>)
 800bb3e:	4293      	cmp	r3, r2
 800bb40:	d113      	bne.n	800bb6a <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bb42:	693b      	ldr	r3, [r7, #16]
 800bb44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bb48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bb4a:	693b      	ldr	r3, [r7, #16]
 800bb4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bb50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	695b      	ldr	r3, [r3, #20]
 800bb56:	011b      	lsls	r3, r3, #4
 800bb58:	693a      	ldr	r2, [r7, #16]
 800bb5a:	4313      	orrs	r3, r2
 800bb5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	699b      	ldr	r3, [r3, #24]
 800bb62:	011b      	lsls	r3, r3, #4
 800bb64:	693a      	ldr	r2, [r7, #16]
 800bb66:	4313      	orrs	r3, r2
 800bb68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	693a      	ldr	r2, [r7, #16]
 800bb6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	68fa      	ldr	r2, [r7, #12]
 800bb74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	685a      	ldr	r2, [r3, #4]
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	697a      	ldr	r2, [r7, #20]
 800bb82:	621a      	str	r2, [r3, #32]
}
 800bb84:	bf00      	nop
 800bb86:	371c      	adds	r7, #28
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8e:	4770      	bx	lr
 800bb90:	40012c00 	.word	0x40012c00
 800bb94:	50012c00 	.word	0x50012c00
 800bb98:	40013400 	.word	0x40013400
 800bb9c:	50013400 	.word	0x50013400
 800bba0:	40014000 	.word	0x40014000
 800bba4:	50014000 	.word	0x50014000
 800bba8:	40014400 	.word	0x40014400
 800bbac:	50014400 	.word	0x50014400
 800bbb0:	40014800 	.word	0x40014800
 800bbb4:	50014800 	.word	0x50014800

0800bbb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b087      	sub	sp, #28
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
 800bbc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6a1b      	ldr	r3, [r3, #32]
 800bbc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	6a1b      	ldr	r3, [r3, #32]
 800bbcc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	685b      	ldr	r3, [r3, #4]
 800bbd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	69db      	ldr	r3, [r3, #28]
 800bbde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bbe6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bbea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bbf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	021b      	lsls	r3, r3, #8
 800bbfa:	68fa      	ldr	r2, [r7, #12]
 800bbfc:	4313      	orrs	r3, r2
 800bbfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bc00:	697b      	ldr	r3, [r7, #20]
 800bc02:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bc06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bc08:	683b      	ldr	r3, [r7, #0]
 800bc0a:	689b      	ldr	r3, [r3, #8]
 800bc0c:	031b      	lsls	r3, r3, #12
 800bc0e:	697a      	ldr	r2, [r7, #20]
 800bc10:	4313      	orrs	r3, r2
 800bc12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	4a36      	ldr	r2, [pc, #216]	@ (800bcf0 <TIM_OC4_SetConfig+0x138>)
 800bc18:	4293      	cmp	r3, r2
 800bc1a:	d00b      	beq.n	800bc34 <TIM_OC4_SetConfig+0x7c>
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	4a35      	ldr	r2, [pc, #212]	@ (800bcf4 <TIM_OC4_SetConfig+0x13c>)
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d007      	beq.n	800bc34 <TIM_OC4_SetConfig+0x7c>
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	4a34      	ldr	r2, [pc, #208]	@ (800bcf8 <TIM_OC4_SetConfig+0x140>)
 800bc28:	4293      	cmp	r3, r2
 800bc2a:	d003      	beq.n	800bc34 <TIM_OC4_SetConfig+0x7c>
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	4a33      	ldr	r2, [pc, #204]	@ (800bcfc <TIM_OC4_SetConfig+0x144>)
 800bc30:	4293      	cmp	r3, r2
 800bc32:	d10d      	bne.n	800bc50 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800bc34:	697b      	ldr	r3, [r7, #20]
 800bc36:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bc3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	68db      	ldr	r3, [r3, #12]
 800bc40:	031b      	lsls	r3, r3, #12
 800bc42:	697a      	ldr	r2, [r7, #20]
 800bc44:	4313      	orrs	r3, r2
 800bc46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800bc48:	697b      	ldr	r3, [r7, #20]
 800bc4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bc4e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	4a27      	ldr	r2, [pc, #156]	@ (800bcf0 <TIM_OC4_SetConfig+0x138>)
 800bc54:	4293      	cmp	r3, r2
 800bc56:	d023      	beq.n	800bca0 <TIM_OC4_SetConfig+0xe8>
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	4a26      	ldr	r2, [pc, #152]	@ (800bcf4 <TIM_OC4_SetConfig+0x13c>)
 800bc5c:	4293      	cmp	r3, r2
 800bc5e:	d01f      	beq.n	800bca0 <TIM_OC4_SetConfig+0xe8>
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	4a25      	ldr	r2, [pc, #148]	@ (800bcf8 <TIM_OC4_SetConfig+0x140>)
 800bc64:	4293      	cmp	r3, r2
 800bc66:	d01b      	beq.n	800bca0 <TIM_OC4_SetConfig+0xe8>
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	4a24      	ldr	r2, [pc, #144]	@ (800bcfc <TIM_OC4_SetConfig+0x144>)
 800bc6c:	4293      	cmp	r3, r2
 800bc6e:	d017      	beq.n	800bca0 <TIM_OC4_SetConfig+0xe8>
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	4a23      	ldr	r2, [pc, #140]	@ (800bd00 <TIM_OC4_SetConfig+0x148>)
 800bc74:	4293      	cmp	r3, r2
 800bc76:	d013      	beq.n	800bca0 <TIM_OC4_SetConfig+0xe8>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	4a22      	ldr	r2, [pc, #136]	@ (800bd04 <TIM_OC4_SetConfig+0x14c>)
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	d00f      	beq.n	800bca0 <TIM_OC4_SetConfig+0xe8>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	4a21      	ldr	r2, [pc, #132]	@ (800bd08 <TIM_OC4_SetConfig+0x150>)
 800bc84:	4293      	cmp	r3, r2
 800bc86:	d00b      	beq.n	800bca0 <TIM_OC4_SetConfig+0xe8>
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	4a20      	ldr	r2, [pc, #128]	@ (800bd0c <TIM_OC4_SetConfig+0x154>)
 800bc8c:	4293      	cmp	r3, r2
 800bc8e:	d007      	beq.n	800bca0 <TIM_OC4_SetConfig+0xe8>
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	4a1f      	ldr	r2, [pc, #124]	@ (800bd10 <TIM_OC4_SetConfig+0x158>)
 800bc94:	4293      	cmp	r3, r2
 800bc96:	d003      	beq.n	800bca0 <TIM_OC4_SetConfig+0xe8>
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	4a1e      	ldr	r2, [pc, #120]	@ (800bd14 <TIM_OC4_SetConfig+0x15c>)
 800bc9c:	4293      	cmp	r3, r2
 800bc9e:	d113      	bne.n	800bcc8 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bca0:	693b      	ldr	r3, [r7, #16]
 800bca2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bca6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800bca8:	693b      	ldr	r3, [r7, #16]
 800bcaa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bcae:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bcb0:	683b      	ldr	r3, [r7, #0]
 800bcb2:	695b      	ldr	r3, [r3, #20]
 800bcb4:	019b      	lsls	r3, r3, #6
 800bcb6:	693a      	ldr	r2, [r7, #16]
 800bcb8:	4313      	orrs	r3, r2
 800bcba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	699b      	ldr	r3, [r3, #24]
 800bcc0:	019b      	lsls	r3, r3, #6
 800bcc2:	693a      	ldr	r2, [r7, #16]
 800bcc4:	4313      	orrs	r3, r2
 800bcc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	693a      	ldr	r2, [r7, #16]
 800bccc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	68fa      	ldr	r2, [r7, #12]
 800bcd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	685a      	ldr	r2, [r3, #4]
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	697a      	ldr	r2, [r7, #20]
 800bce0:	621a      	str	r2, [r3, #32]
}
 800bce2:	bf00      	nop
 800bce4:	371c      	adds	r7, #28
 800bce6:	46bd      	mov	sp, r7
 800bce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcec:	4770      	bx	lr
 800bcee:	bf00      	nop
 800bcf0:	40012c00 	.word	0x40012c00
 800bcf4:	50012c00 	.word	0x50012c00
 800bcf8:	40013400 	.word	0x40013400
 800bcfc:	50013400 	.word	0x50013400
 800bd00:	40014000 	.word	0x40014000
 800bd04:	50014000 	.word	0x50014000
 800bd08:	40014400 	.word	0x40014400
 800bd0c:	50014400 	.word	0x50014400
 800bd10:	40014800 	.word	0x40014800
 800bd14:	50014800 	.word	0x50014800

0800bd18 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bd18:	b480      	push	{r7}
 800bd1a:	b087      	sub	sp, #28
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
 800bd20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	6a1b      	ldr	r3, [r3, #32]
 800bd26:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	6a1b      	ldr	r3, [r3, #32]
 800bd2c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	685b      	ldr	r3, [r3, #4]
 800bd38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bd46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	68fa      	ldr	r2, [r7, #12]
 800bd52:	4313      	orrs	r3, r2
 800bd54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bd56:	693b      	ldr	r3, [r7, #16]
 800bd58:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bd5c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	689b      	ldr	r3, [r3, #8]
 800bd62:	041b      	lsls	r3, r3, #16
 800bd64:	693a      	ldr	r2, [r7, #16]
 800bd66:	4313      	orrs	r3, r2
 800bd68:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	4a21      	ldr	r2, [pc, #132]	@ (800bdf4 <TIM_OC5_SetConfig+0xdc>)
 800bd6e:	4293      	cmp	r3, r2
 800bd70:	d023      	beq.n	800bdba <TIM_OC5_SetConfig+0xa2>
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	4a20      	ldr	r2, [pc, #128]	@ (800bdf8 <TIM_OC5_SetConfig+0xe0>)
 800bd76:	4293      	cmp	r3, r2
 800bd78:	d01f      	beq.n	800bdba <TIM_OC5_SetConfig+0xa2>
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	4a1f      	ldr	r2, [pc, #124]	@ (800bdfc <TIM_OC5_SetConfig+0xe4>)
 800bd7e:	4293      	cmp	r3, r2
 800bd80:	d01b      	beq.n	800bdba <TIM_OC5_SetConfig+0xa2>
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	4a1e      	ldr	r2, [pc, #120]	@ (800be00 <TIM_OC5_SetConfig+0xe8>)
 800bd86:	4293      	cmp	r3, r2
 800bd88:	d017      	beq.n	800bdba <TIM_OC5_SetConfig+0xa2>
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	4a1d      	ldr	r2, [pc, #116]	@ (800be04 <TIM_OC5_SetConfig+0xec>)
 800bd8e:	4293      	cmp	r3, r2
 800bd90:	d013      	beq.n	800bdba <TIM_OC5_SetConfig+0xa2>
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	4a1c      	ldr	r2, [pc, #112]	@ (800be08 <TIM_OC5_SetConfig+0xf0>)
 800bd96:	4293      	cmp	r3, r2
 800bd98:	d00f      	beq.n	800bdba <TIM_OC5_SetConfig+0xa2>
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	4a1b      	ldr	r2, [pc, #108]	@ (800be0c <TIM_OC5_SetConfig+0xf4>)
 800bd9e:	4293      	cmp	r3, r2
 800bda0:	d00b      	beq.n	800bdba <TIM_OC5_SetConfig+0xa2>
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	4a1a      	ldr	r2, [pc, #104]	@ (800be10 <TIM_OC5_SetConfig+0xf8>)
 800bda6:	4293      	cmp	r3, r2
 800bda8:	d007      	beq.n	800bdba <TIM_OC5_SetConfig+0xa2>
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	4a19      	ldr	r2, [pc, #100]	@ (800be14 <TIM_OC5_SetConfig+0xfc>)
 800bdae:	4293      	cmp	r3, r2
 800bdb0:	d003      	beq.n	800bdba <TIM_OC5_SetConfig+0xa2>
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	4a18      	ldr	r2, [pc, #96]	@ (800be18 <TIM_OC5_SetConfig+0x100>)
 800bdb6:	4293      	cmp	r3, r2
 800bdb8:	d109      	bne.n	800bdce <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bdba:	697b      	ldr	r3, [r7, #20]
 800bdbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bdc0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	695b      	ldr	r3, [r3, #20]
 800bdc6:	021b      	lsls	r3, r3, #8
 800bdc8:	697a      	ldr	r2, [r7, #20]
 800bdca:	4313      	orrs	r3, r2
 800bdcc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	697a      	ldr	r2, [r7, #20]
 800bdd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	68fa      	ldr	r2, [r7, #12]
 800bdd8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	685a      	ldr	r2, [r3, #4]
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	693a      	ldr	r2, [r7, #16]
 800bde6:	621a      	str	r2, [r3, #32]
}
 800bde8:	bf00      	nop
 800bdea:	371c      	adds	r7, #28
 800bdec:	46bd      	mov	sp, r7
 800bdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf2:	4770      	bx	lr
 800bdf4:	40012c00 	.word	0x40012c00
 800bdf8:	50012c00 	.word	0x50012c00
 800bdfc:	40013400 	.word	0x40013400
 800be00:	50013400 	.word	0x50013400
 800be04:	40014000 	.word	0x40014000
 800be08:	50014000 	.word	0x50014000
 800be0c:	40014400 	.word	0x40014400
 800be10:	50014400 	.word	0x50014400
 800be14:	40014800 	.word	0x40014800
 800be18:	50014800 	.word	0x50014800

0800be1c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800be1c:	b480      	push	{r7}
 800be1e:	b087      	sub	sp, #28
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
 800be24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	6a1b      	ldr	r3, [r3, #32]
 800be2a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	6a1b      	ldr	r3, [r3, #32]
 800be30:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	685b      	ldr	r3, [r3, #4]
 800be3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800be42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800be4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800be4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	021b      	lsls	r3, r3, #8
 800be56:	68fa      	ldr	r2, [r7, #12]
 800be58:	4313      	orrs	r3, r2
 800be5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800be5c:	693b      	ldr	r3, [r7, #16]
 800be5e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800be62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	689b      	ldr	r3, [r3, #8]
 800be68:	051b      	lsls	r3, r3, #20
 800be6a:	693a      	ldr	r2, [r7, #16]
 800be6c:	4313      	orrs	r3, r2
 800be6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	4a22      	ldr	r2, [pc, #136]	@ (800befc <TIM_OC6_SetConfig+0xe0>)
 800be74:	4293      	cmp	r3, r2
 800be76:	d023      	beq.n	800bec0 <TIM_OC6_SetConfig+0xa4>
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	4a21      	ldr	r2, [pc, #132]	@ (800bf00 <TIM_OC6_SetConfig+0xe4>)
 800be7c:	4293      	cmp	r3, r2
 800be7e:	d01f      	beq.n	800bec0 <TIM_OC6_SetConfig+0xa4>
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	4a20      	ldr	r2, [pc, #128]	@ (800bf04 <TIM_OC6_SetConfig+0xe8>)
 800be84:	4293      	cmp	r3, r2
 800be86:	d01b      	beq.n	800bec0 <TIM_OC6_SetConfig+0xa4>
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	4a1f      	ldr	r2, [pc, #124]	@ (800bf08 <TIM_OC6_SetConfig+0xec>)
 800be8c:	4293      	cmp	r3, r2
 800be8e:	d017      	beq.n	800bec0 <TIM_OC6_SetConfig+0xa4>
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	4a1e      	ldr	r2, [pc, #120]	@ (800bf0c <TIM_OC6_SetConfig+0xf0>)
 800be94:	4293      	cmp	r3, r2
 800be96:	d013      	beq.n	800bec0 <TIM_OC6_SetConfig+0xa4>
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	4a1d      	ldr	r2, [pc, #116]	@ (800bf10 <TIM_OC6_SetConfig+0xf4>)
 800be9c:	4293      	cmp	r3, r2
 800be9e:	d00f      	beq.n	800bec0 <TIM_OC6_SetConfig+0xa4>
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	4a1c      	ldr	r2, [pc, #112]	@ (800bf14 <TIM_OC6_SetConfig+0xf8>)
 800bea4:	4293      	cmp	r3, r2
 800bea6:	d00b      	beq.n	800bec0 <TIM_OC6_SetConfig+0xa4>
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	4a1b      	ldr	r2, [pc, #108]	@ (800bf18 <TIM_OC6_SetConfig+0xfc>)
 800beac:	4293      	cmp	r3, r2
 800beae:	d007      	beq.n	800bec0 <TIM_OC6_SetConfig+0xa4>
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	4a1a      	ldr	r2, [pc, #104]	@ (800bf1c <TIM_OC6_SetConfig+0x100>)
 800beb4:	4293      	cmp	r3, r2
 800beb6:	d003      	beq.n	800bec0 <TIM_OC6_SetConfig+0xa4>
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	4a19      	ldr	r2, [pc, #100]	@ (800bf20 <TIM_OC6_SetConfig+0x104>)
 800bebc:	4293      	cmp	r3, r2
 800bebe:	d109      	bne.n	800bed4 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bec0:	697b      	ldr	r3, [r7, #20]
 800bec2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bec6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	695b      	ldr	r3, [r3, #20]
 800becc:	029b      	lsls	r3, r3, #10
 800bece:	697a      	ldr	r2, [r7, #20]
 800bed0:	4313      	orrs	r3, r2
 800bed2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	697a      	ldr	r2, [r7, #20]
 800bed8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	68fa      	ldr	r2, [r7, #12]
 800bede:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	685a      	ldr	r2, [r3, #4]
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	693a      	ldr	r2, [r7, #16]
 800beec:	621a      	str	r2, [r3, #32]
}
 800beee:	bf00      	nop
 800bef0:	371c      	adds	r7, #28
 800bef2:	46bd      	mov	sp, r7
 800bef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef8:	4770      	bx	lr
 800befa:	bf00      	nop
 800befc:	40012c00 	.word	0x40012c00
 800bf00:	50012c00 	.word	0x50012c00
 800bf04:	40013400 	.word	0x40013400
 800bf08:	50013400 	.word	0x50013400
 800bf0c:	40014000 	.word	0x40014000
 800bf10:	50014000 	.word	0x50014000
 800bf14:	40014400 	.word	0x40014400
 800bf18:	50014400 	.word	0x50014400
 800bf1c:	40014800 	.word	0x40014800
 800bf20:	50014800 	.word	0x50014800

0800bf24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bf24:	b480      	push	{r7}
 800bf26:	b085      	sub	sp, #20
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
 800bf2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bf34:	2b01      	cmp	r3, #1
 800bf36:	d101      	bne.n	800bf3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bf38:	2302      	movs	r3, #2
 800bf3a:	e0a1      	b.n	800c080 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2201      	movs	r2, #1
 800bf40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2202      	movs	r2, #2
 800bf48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	685b      	ldr	r3, [r3, #4]
 800bf52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	689b      	ldr	r3, [r3, #8]
 800bf5a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	4a4a      	ldr	r2, [pc, #296]	@ (800c08c <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800bf62:	4293      	cmp	r3, r2
 800bf64:	d00e      	beq.n	800bf84 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	4a49      	ldr	r2, [pc, #292]	@ (800c090 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800bf6c:	4293      	cmp	r3, r2
 800bf6e:	d009      	beq.n	800bf84 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	4a47      	ldr	r2, [pc, #284]	@ (800c094 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800bf76:	4293      	cmp	r3, r2
 800bf78:	d004      	beq.n	800bf84 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	4a46      	ldr	r2, [pc, #280]	@ (800c098 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800bf80:	4293      	cmp	r3, r2
 800bf82:	d108      	bne.n	800bf96 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800bf8a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bf8c:	683b      	ldr	r3, [r7, #0]
 800bf8e:	685b      	ldr	r3, [r3, #4]
 800bf90:	68fa      	ldr	r2, [r7, #12]
 800bf92:	4313      	orrs	r3, r2
 800bf94:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800bf9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bfa0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bfa2:	683b      	ldr	r3, [r7, #0]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	68fa      	ldr	r2, [r7, #12]
 800bfa8:	4313      	orrs	r3, r2
 800bfaa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	68fa      	ldr	r2, [r7, #12]
 800bfb2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	4a34      	ldr	r2, [pc, #208]	@ (800c08c <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800bfba:	4293      	cmp	r3, r2
 800bfbc:	d04a      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	4a33      	ldr	r2, [pc, #204]	@ (800c090 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800bfc4:	4293      	cmp	r3, r2
 800bfc6:	d045      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bfd0:	d040      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bfda:	d03b      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	4a2e      	ldr	r2, [pc, #184]	@ (800c09c <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800bfe2:	4293      	cmp	r3, r2
 800bfe4:	d036      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	4a2d      	ldr	r2, [pc, #180]	@ (800c0a0 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800bfec:	4293      	cmp	r3, r2
 800bfee:	d031      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	4a2b      	ldr	r2, [pc, #172]	@ (800c0a4 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800bff6:	4293      	cmp	r3, r2
 800bff8:	d02c      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	4a2a      	ldr	r2, [pc, #168]	@ (800c0a8 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800c000:	4293      	cmp	r3, r2
 800c002:	d027      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	4a28      	ldr	r2, [pc, #160]	@ (800c0ac <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800c00a:	4293      	cmp	r3, r2
 800c00c:	d022      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	4a27      	ldr	r2, [pc, #156]	@ (800c0b0 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800c014:	4293      	cmp	r3, r2
 800c016:	d01d      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	4a1d      	ldr	r2, [pc, #116]	@ (800c094 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800c01e:	4293      	cmp	r3, r2
 800c020:	d018      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	4a1c      	ldr	r2, [pc, #112]	@ (800c098 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800c028:	4293      	cmp	r3, r2
 800c02a:	d013      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	4a20      	ldr	r2, [pc, #128]	@ (800c0b4 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800c032:	4293      	cmp	r3, r2
 800c034:	d00e      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	4a1f      	ldr	r2, [pc, #124]	@ (800c0b8 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800c03c:	4293      	cmp	r3, r2
 800c03e:	d009      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	4a1d      	ldr	r2, [pc, #116]	@ (800c0bc <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800c046:	4293      	cmp	r3, r2
 800c048:	d004      	beq.n	800c054 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	4a1c      	ldr	r2, [pc, #112]	@ (800c0c0 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800c050:	4293      	cmp	r3, r2
 800c052:	d10c      	bne.n	800c06e <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c05a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c05c:	683b      	ldr	r3, [r7, #0]
 800c05e:	689b      	ldr	r3, [r3, #8]
 800c060:	68ba      	ldr	r2, [r7, #8]
 800c062:	4313      	orrs	r3, r2
 800c064:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	68ba      	ldr	r2, [r7, #8]
 800c06c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	2201      	movs	r2, #1
 800c072:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	2200      	movs	r2, #0
 800c07a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c07e:	2300      	movs	r3, #0
}
 800c080:	4618      	mov	r0, r3
 800c082:	3714      	adds	r7, #20
 800c084:	46bd      	mov	sp, r7
 800c086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08a:	4770      	bx	lr
 800c08c:	40012c00 	.word	0x40012c00
 800c090:	50012c00 	.word	0x50012c00
 800c094:	40013400 	.word	0x40013400
 800c098:	50013400 	.word	0x50013400
 800c09c:	40000400 	.word	0x40000400
 800c0a0:	50000400 	.word	0x50000400
 800c0a4:	40000800 	.word	0x40000800
 800c0a8:	50000800 	.word	0x50000800
 800c0ac:	40000c00 	.word	0x40000c00
 800c0b0:	50000c00 	.word	0x50000c00
 800c0b4:	40001800 	.word	0x40001800
 800c0b8:	50001800 	.word	0x50001800
 800c0bc:	40014000 	.word	0x40014000
 800c0c0:	50014000 	.word	0x50014000

0800c0c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b085      	sub	sp, #20
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
 800c0cc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c0d8:	2b01      	cmp	r3, #1
 800c0da:	d101      	bne.n	800c0e0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c0dc:	2302      	movs	r3, #2
 800c0de:	e07d      	b.n	800c1dc <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2201      	movs	r2, #1
 800c0e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	68db      	ldr	r3, [r3, #12]
 800c0f2:	4313      	orrs	r3, r2
 800c0f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	689b      	ldr	r3, [r3, #8]
 800c100:	4313      	orrs	r3, r2
 800c102:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	685b      	ldr	r3, [r3, #4]
 800c10e:	4313      	orrs	r3, r2
 800c110:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c118:	683b      	ldr	r3, [r7, #0]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	4313      	orrs	r3, r2
 800c11e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c126:	683b      	ldr	r3, [r7, #0]
 800c128:	691b      	ldr	r3, [r3, #16]
 800c12a:	4313      	orrs	r3, r2
 800c12c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	695b      	ldr	r3, [r3, #20]
 800c138:	4313      	orrs	r3, r2
 800c13a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c142:	683b      	ldr	r3, [r7, #0]
 800c144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c146:	4313      	orrs	r3, r2
 800c148:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c150:	683b      	ldr	r3, [r7, #0]
 800c152:	699b      	ldr	r3, [r3, #24]
 800c154:	041b      	lsls	r3, r3, #16
 800c156:	4313      	orrs	r3, r2
 800c158:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	69db      	ldr	r3, [r3, #28]
 800c164:	4313      	orrs	r3, r2
 800c166:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	4a1e      	ldr	r2, [pc, #120]	@ (800c1e8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800c16e:	4293      	cmp	r3, r2
 800c170:	d00e      	beq.n	800c190 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	4a1d      	ldr	r2, [pc, #116]	@ (800c1ec <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800c178:	4293      	cmp	r3, r2
 800c17a:	d009      	beq.n	800c190 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	4a1b      	ldr	r2, [pc, #108]	@ (800c1f0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800c182:	4293      	cmp	r3, r2
 800c184:	d004      	beq.n	800c190 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	4a1a      	ldr	r2, [pc, #104]	@ (800c1f4 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800c18c:	4293      	cmp	r3, r2
 800c18e:	d11c      	bne.n	800c1ca <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c196:	683b      	ldr	r3, [r7, #0]
 800c198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c19a:	051b      	lsls	r3, r3, #20
 800c19c:	4313      	orrs	r3, r2
 800c19e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	6a1b      	ldr	r3, [r3, #32]
 800c1aa:	4313      	orrs	r3, r2
 800c1ac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1b8:	4313      	orrs	r3, r2
 800c1ba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1c6:	4313      	orrs	r3, r2
 800c1c8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	68fa      	ldr	r2, [r7, #12]
 800c1d0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c1da:	2300      	movs	r3, #0
}
 800c1dc:	4618      	mov	r0, r3
 800c1de:	3714      	adds	r7, #20
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e6:	4770      	bx	lr
 800c1e8:	40012c00 	.word	0x40012c00
 800c1ec:	50012c00 	.word	0x50012c00
 800c1f0:	40013400 	.word	0x40013400
 800c1f4:	50013400 	.word	0x50013400

0800c1f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b082      	sub	sp, #8
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d101      	bne.n	800c20a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c206:	2301      	movs	r3, #1
 800c208:	e042      	b.n	800c290 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c210:	2b00      	cmp	r3, #0
 800c212:	d106      	bne.n	800c222 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	2200      	movs	r2, #0
 800c218:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c21c:	6878      	ldr	r0, [r7, #4]
 800c21e:	f7f7 fa77 	bl	8003710 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	2224      	movs	r2, #36	@ 0x24
 800c226:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	681a      	ldr	r2, [r3, #0]
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	f022 0201 	bic.w	r2, r2, #1
 800c238:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d002      	beq.n	800c248 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c242:	6878      	ldr	r0, [r7, #4]
 800c244:	f000 fe24 	bl	800ce90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c248:	6878      	ldr	r0, [r7, #4]
 800c24a:	f000 fc33 	bl	800cab4 <UART_SetConfig>
 800c24e:	4603      	mov	r3, r0
 800c250:	2b01      	cmp	r3, #1
 800c252:	d101      	bne.n	800c258 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c254:	2301      	movs	r3, #1
 800c256:	e01b      	b.n	800c290 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	685a      	ldr	r2, [r3, #4]
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c266:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	689a      	ldr	r2, [r3, #8]
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c276:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	681a      	ldr	r2, [r3, #0]
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	f042 0201 	orr.w	r2, r2, #1
 800c286:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c288:	6878      	ldr	r0, [r7, #4]
 800c28a:	f000 fea3 	bl	800cfd4 <UART_CheckIdleState>
 800c28e:	4603      	mov	r3, r0
}
 800c290:	4618      	mov	r0, r3
 800c292:	3708      	adds	r7, #8
 800c294:	46bd      	mov	sp, r7
 800c296:	bd80      	pop	{r7, pc}

0800c298 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b08a      	sub	sp, #40	@ 0x28
 800c29c:	af02      	add	r7, sp, #8
 800c29e:	60f8      	str	r0, [r7, #12]
 800c2a0:	60b9      	str	r1, [r7, #8]
 800c2a2:	603b      	str	r3, [r7, #0]
 800c2a4:	4613      	mov	r3, r2
 800c2a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2ae:	2b20      	cmp	r3, #32
 800c2b0:	f040 808b 	bne.w	800c3ca <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800c2b4:	68bb      	ldr	r3, [r7, #8]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d002      	beq.n	800c2c0 <HAL_UART_Transmit+0x28>
 800c2ba:	88fb      	ldrh	r3, [r7, #6]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d101      	bne.n	800c2c4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	e083      	b.n	800c3cc <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	689b      	ldr	r3, [r3, #8]
 800c2ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2ce:	2b80      	cmp	r3, #128	@ 0x80
 800c2d0:	d107      	bne.n	800c2e2 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	689a      	ldr	r2, [r3, #8]
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c2e0:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	2221      	movs	r2, #33	@ 0x21
 800c2ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c2f2:	f7f7 fcfb 	bl	8003cec <HAL_GetTick>
 800c2f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	88fa      	ldrh	r2, [r7, #6]
 800c2fc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	88fa      	ldrh	r2, [r7, #6]
 800c304:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	689b      	ldr	r3, [r3, #8]
 800c30c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c310:	d108      	bne.n	800c324 <HAL_UART_Transmit+0x8c>
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	691b      	ldr	r3, [r3, #16]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d104      	bne.n	800c324 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800c31a:	2300      	movs	r3, #0
 800c31c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c31e:	68bb      	ldr	r3, [r7, #8]
 800c320:	61bb      	str	r3, [r7, #24]
 800c322:	e003      	b.n	800c32c <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800c324:	68bb      	ldr	r3, [r7, #8]
 800c326:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c328:	2300      	movs	r3, #0
 800c32a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c32c:	e030      	b.n	800c390 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c32e:	683b      	ldr	r3, [r7, #0]
 800c330:	9300      	str	r3, [sp, #0]
 800c332:	697b      	ldr	r3, [r7, #20]
 800c334:	2200      	movs	r2, #0
 800c336:	2180      	movs	r1, #128	@ 0x80
 800c338:	68f8      	ldr	r0, [r7, #12]
 800c33a:	f000 fef5 	bl	800d128 <UART_WaitOnFlagUntilTimeout>
 800c33e:	4603      	mov	r3, r0
 800c340:	2b00      	cmp	r3, #0
 800c342:	d005      	beq.n	800c350 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	2220      	movs	r2, #32
 800c348:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800c34c:	2303      	movs	r3, #3
 800c34e:	e03d      	b.n	800c3cc <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800c350:	69fb      	ldr	r3, [r7, #28]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d10b      	bne.n	800c36e <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c356:	69bb      	ldr	r3, [r7, #24]
 800c358:	881b      	ldrh	r3, [r3, #0]
 800c35a:	461a      	mov	r2, r3
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c364:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c366:	69bb      	ldr	r3, [r7, #24]
 800c368:	3302      	adds	r3, #2
 800c36a:	61bb      	str	r3, [r7, #24]
 800c36c:	e007      	b.n	800c37e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c36e:	69fb      	ldr	r3, [r7, #28]
 800c370:	781a      	ldrb	r2, [r3, #0]
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c378:	69fb      	ldr	r3, [r7, #28]
 800c37a:	3301      	adds	r3, #1
 800c37c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c384:	b29b      	uxth	r3, r3
 800c386:	3b01      	subs	r3, #1
 800c388:	b29a      	uxth	r2, r3
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c396:	b29b      	uxth	r3, r3
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d1c8      	bne.n	800c32e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	9300      	str	r3, [sp, #0]
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	2140      	movs	r1, #64	@ 0x40
 800c3a6:	68f8      	ldr	r0, [r7, #12]
 800c3a8:	f000 febe 	bl	800d128 <UART_WaitOnFlagUntilTimeout>
 800c3ac:	4603      	mov	r3, r0
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d005      	beq.n	800c3be <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	2220      	movs	r2, #32
 800c3b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800c3ba:	2303      	movs	r3, #3
 800c3bc:	e006      	b.n	800c3cc <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	2220      	movs	r2, #32
 800c3c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	e000      	b.n	800c3cc <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800c3ca:	2302      	movs	r3, #2
  }
}
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	3720      	adds	r7, #32
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	bd80      	pop	{r7, pc}

0800c3d4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c3d4:	b580      	push	{r7, lr}
 800c3d6:	b08a      	sub	sp, #40	@ 0x28
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	60f8      	str	r0, [r7, #12]
 800c3dc:	60b9      	str	r1, [r7, #8]
 800c3de:	4613      	mov	r3, r2
 800c3e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c3e8:	2b20      	cmp	r3, #32
 800c3ea:	d14b      	bne.n	800c484 <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d002      	beq.n	800c3f8 <HAL_UART_Receive_IT+0x24>
 800c3f2:	88fb      	ldrh	r3, [r7, #6]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d101      	bne.n	800c3fc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c3f8:	2301      	movs	r3, #1
 800c3fa:	e044      	b.n	800c486 <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	2200      	movs	r2, #0
 800c400:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	689b      	ldr	r3, [r3, #8]
 800c408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c40c:	2b40      	cmp	r3, #64	@ 0x40
 800c40e:	d107      	bne.n	800c420 <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	689a      	ldr	r2, [r3, #8]
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c41e:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	4a1a      	ldr	r2, [pc, #104]	@ (800c490 <HAL_UART_Receive_IT+0xbc>)
 800c426:	4293      	cmp	r3, r2
 800c428:	d024      	beq.n	800c474 <HAL_UART_Receive_IT+0xa0>
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	4a19      	ldr	r2, [pc, #100]	@ (800c494 <HAL_UART_Receive_IT+0xc0>)
 800c430:	4293      	cmp	r3, r2
 800c432:	d01f      	beq.n	800c474 <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	685b      	ldr	r3, [r3, #4]
 800c43a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d018      	beq.n	800c474 <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c448:	697b      	ldr	r3, [r7, #20]
 800c44a:	e853 3f00 	ldrex	r3, [r3]
 800c44e:	613b      	str	r3, [r7, #16]
   return(result);
 800c450:	693b      	ldr	r3, [r7, #16]
 800c452:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c456:	627b      	str	r3, [r7, #36]	@ 0x24
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	461a      	mov	r2, r3
 800c45e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c460:	623b      	str	r3, [r7, #32]
 800c462:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c464:	69f9      	ldr	r1, [r7, #28]
 800c466:	6a3a      	ldr	r2, [r7, #32]
 800c468:	e841 2300 	strex	r3, r2, [r1]
 800c46c:	61bb      	str	r3, [r7, #24]
   return(result);
 800c46e:	69bb      	ldr	r3, [r7, #24]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d1e6      	bne.n	800c442 <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c474:	88fb      	ldrh	r3, [r7, #6]
 800c476:	461a      	mov	r2, r3
 800c478:	68b9      	ldr	r1, [r7, #8]
 800c47a:	68f8      	ldr	r0, [r7, #12]
 800c47c:	f000 fec2 	bl	800d204 <UART_Start_Receive_IT>
 800c480:	4603      	mov	r3, r0
 800c482:	e000      	b.n	800c486 <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800c484:	2302      	movs	r3, #2
  }
}
 800c486:	4618      	mov	r0, r3
 800c488:	3728      	adds	r7, #40	@ 0x28
 800c48a:	46bd      	mov	sp, r7
 800c48c:	bd80      	pop	{r7, pc}
 800c48e:	bf00      	nop
 800c490:	44002400 	.word	0x44002400
 800c494:	54002400 	.word	0x54002400

0800c498 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b0ae      	sub	sp, #184	@ 0xb8
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	69db      	ldr	r3, [r3, #28]
 800c4a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	689b      	ldr	r3, [r3, #8]
 800c4ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c4be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c4c2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c4c6:	4013      	ands	r3, r2
 800c4c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800c4cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d11b      	bne.n	800c50c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c4d4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c4d8:	f003 0320 	and.w	r3, r3, #32
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d015      	beq.n	800c50c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c4e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c4e4:	f003 0320 	and.w	r3, r3, #32
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d105      	bne.n	800c4f8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c4ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c4f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d009      	beq.n	800c50c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	f000 82ac 	beq.w	800ca5a <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c506:	6878      	ldr	r0, [r7, #4]
 800c508:	4798      	blx	r3
      }
      return;
 800c50a:	e2a6      	b.n	800ca5a <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c50c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c510:	2b00      	cmp	r3, #0
 800c512:	f000 80fd 	beq.w	800c710 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c516:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800c51a:	4b7a      	ldr	r3, [pc, #488]	@ (800c704 <HAL_UART_IRQHandler+0x26c>)
 800c51c:	4013      	ands	r3, r2
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d106      	bne.n	800c530 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c522:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c526:	4b78      	ldr	r3, [pc, #480]	@ (800c708 <HAL_UART_IRQHandler+0x270>)
 800c528:	4013      	ands	r3, r2
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	f000 80f0 	beq.w	800c710 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c530:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c534:	f003 0301 	and.w	r3, r3, #1
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d011      	beq.n	800c560 <HAL_UART_IRQHandler+0xc8>
 800c53c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c540:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c544:	2b00      	cmp	r3, #0
 800c546:	d00b      	beq.n	800c560 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	2201      	movs	r2, #1
 800c54e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c556:	f043 0201 	orr.w	r2, r3, #1
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c560:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c564:	f003 0302 	and.w	r3, r3, #2
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d011      	beq.n	800c590 <HAL_UART_IRQHandler+0xf8>
 800c56c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c570:	f003 0301 	and.w	r3, r3, #1
 800c574:	2b00      	cmp	r3, #0
 800c576:	d00b      	beq.n	800c590 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	2202      	movs	r2, #2
 800c57e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c586:	f043 0204 	orr.w	r2, r3, #4
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c590:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c594:	f003 0304 	and.w	r3, r3, #4
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d011      	beq.n	800c5c0 <HAL_UART_IRQHandler+0x128>
 800c59c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c5a0:	f003 0301 	and.w	r3, r3, #1
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d00b      	beq.n	800c5c0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	2204      	movs	r2, #4
 800c5ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5b6:	f043 0202 	orr.w	r2, r3, #2
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c5c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c5c4:	f003 0308 	and.w	r3, r3, #8
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d017      	beq.n	800c5fc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c5cc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c5d0:	f003 0320 	and.w	r3, r3, #32
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d105      	bne.n	800c5e4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c5d8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800c5dc:	4b49      	ldr	r3, [pc, #292]	@ (800c704 <HAL_UART_IRQHandler+0x26c>)
 800c5de:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d00b      	beq.n	800c5fc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	2208      	movs	r2, #8
 800c5ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5f2:	f043 0208 	orr.w	r2, r3, #8
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c5fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c600:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c604:	2b00      	cmp	r3, #0
 800c606:	d012      	beq.n	800c62e <HAL_UART_IRQHandler+0x196>
 800c608:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c60c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c610:	2b00      	cmp	r3, #0
 800c612:	d00c      	beq.n	800c62e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c61c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c624:	f043 0220 	orr.w	r2, r3, #32
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c634:	2b00      	cmp	r3, #0
 800c636:	f000 8212 	beq.w	800ca5e <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c63a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c63e:	f003 0320 	and.w	r3, r3, #32
 800c642:	2b00      	cmp	r3, #0
 800c644:	d013      	beq.n	800c66e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c646:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c64a:	f003 0320 	and.w	r3, r3, #32
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d105      	bne.n	800c65e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c652:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c656:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d007      	beq.n	800c66e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c662:	2b00      	cmp	r3, #0
 800c664:	d003      	beq.n	800c66e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c66a:	6878      	ldr	r0, [r7, #4]
 800c66c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c674:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	689b      	ldr	r3, [r3, #8]
 800c67e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c682:	2b40      	cmp	r3, #64	@ 0x40
 800c684:	d005      	beq.n	800c692 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c686:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c68a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d02e      	beq.n	800c6f0 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c692:	6878      	ldr	r0, [r7, #4]
 800c694:	f000 fed8 	bl	800d448 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	689b      	ldr	r3, [r3, #8]
 800c69e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6a2:	2b40      	cmp	r3, #64	@ 0x40
 800c6a4:	d120      	bne.n	800c6e8 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d017      	beq.n	800c6e0 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c6b6:	4a15      	ldr	r2, [pc, #84]	@ (800c70c <HAL_UART_IRQHandler+0x274>)
 800c6b8:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	f7f7 fd4f 	bl	8004164 <HAL_DMA_Abort_IT>
 800c6c6:	4603      	mov	r3, r0
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d019      	beq.n	800c700 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c6d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c6d4:	687a      	ldr	r2, [r7, #4]
 800c6d6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c6da:	4610      	mov	r0, r2
 800c6dc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6de:	e00f      	b.n	800c700 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c6e0:	6878      	ldr	r0, [r7, #4]
 800c6e2:	f000 f9d1 	bl	800ca88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6e6:	e00b      	b.n	800c700 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c6e8:	6878      	ldr	r0, [r7, #4]
 800c6ea:	f000 f9cd 	bl	800ca88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6ee:	e007      	b.n	800c700 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c6f0:	6878      	ldr	r0, [r7, #4]
 800c6f2:	f000 f9c9 	bl	800ca88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	2200      	movs	r2, #0
 800c6fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c6fe:	e1ae      	b.n	800ca5e <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c700:	bf00      	nop
    return;
 800c702:	e1ac      	b.n	800ca5e <HAL_UART_IRQHandler+0x5c6>
 800c704:	10000001 	.word	0x10000001
 800c708:	04000120 	.word	0x04000120
 800c70c:	0800d515 	.word	0x0800d515

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c714:	2b01      	cmp	r3, #1
 800c716:	f040 8142 	bne.w	800c99e <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c71a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c71e:	f003 0310 	and.w	r3, r3, #16
 800c722:	2b00      	cmp	r3, #0
 800c724:	f000 813b 	beq.w	800c99e <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c728:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c72c:	f003 0310 	and.w	r3, r3, #16
 800c730:	2b00      	cmp	r3, #0
 800c732:	f000 8134 	beq.w	800c99e <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	2210      	movs	r2, #16
 800c73c:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	689b      	ldr	r3, [r3, #8]
 800c744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c748:	2b40      	cmp	r3, #64	@ 0x40
 800c74a:	f040 80aa 	bne.w	800c8a2 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c758:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800c75c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c760:	2b00      	cmp	r3, #0
 800c762:	f000 8084 	beq.w	800c86e <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c76c:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800c770:	429a      	cmp	r2, r3
 800c772:	d27c      	bcs.n	800c86e <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800c77a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c784:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c786:	2b81      	cmp	r3, #129	@ 0x81
 800c788:	d060      	beq.n	800c84c <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c790:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c792:	e853 3f00 	ldrex	r3, [r3]
 800c796:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c798:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c79a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c79e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	461a      	mov	r2, r3
 800c7a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c7ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c7b0:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7b2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c7b4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c7b8:	e841 2300 	strex	r3, r2, [r1]
 800c7bc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c7be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d1e2      	bne.n	800c78a <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	3308      	adds	r3, #8
 800c7ca:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c7ce:	e853 3f00 	ldrex	r3, [r3]
 800c7d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c7d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c7d6:	f023 0301 	bic.w	r3, r3, #1
 800c7da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	3308      	adds	r3, #8
 800c7e4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c7e8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c7ea:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7ec:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c7ee:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c7f0:	e841 2300 	strex	r3, r2, [r1]
 800c7f4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c7f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d1e3      	bne.n	800c7c4 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	2220      	movs	r2, #32
 800c800:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	2200      	movs	r2, #0
 800c808:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c810:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c812:	e853 3f00 	ldrex	r3, [r3]
 800c816:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c818:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c81a:	f023 0310 	bic.w	r3, r3, #16
 800c81e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	461a      	mov	r2, r3
 800c828:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c82c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c82e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c830:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c832:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c834:	e841 2300 	strex	r3, r2, [r1]
 800c838:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c83a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d1e4      	bne.n	800c80a <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c846:	4618      	mov	r0, r3
 800c848:	f7f7 fc10 	bl	800406c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	2202      	movs	r2, #2
 800c850:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c85e:	b29b      	uxth	r3, r3
 800c860:	1ad3      	subs	r3, r2, r3
 800c862:	b29b      	uxth	r3, r3
 800c864:	4619      	mov	r1, r3
 800c866:	6878      	ldr	r0, [r7, #4]
 800c868:	f000 f918 	bl	800ca9c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c86c:	e0f9      	b.n	800ca62 <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c874:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800c878:	429a      	cmp	r2, r3
 800c87a:	f040 80f2 	bne.w	800ca62 <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c886:	2b81      	cmp	r3, #129	@ 0x81
 800c888:	f040 80eb 	bne.w	800ca62 <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2202      	movs	r2, #2
 800c890:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c898:	4619      	mov	r1, r3
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f000 f8fe 	bl	800ca9c <HAL_UARTEx_RxEventCallback>
      return;
 800c8a0:	e0df      	b.n	800ca62 <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c8ae:	b29b      	uxth	r3, r3
 800c8b0:	1ad3      	subs	r3, r2, r3
 800c8b2:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c8bc:	b29b      	uxth	r3, r3
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	f000 80d1 	beq.w	800ca66 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800c8c4:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	f000 80cc 	beq.w	800ca66 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8d6:	e853 3f00 	ldrex	r3, [r3]
 800c8da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c8dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c8e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	461a      	mov	r2, r3
 800c8ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c8f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800c8f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c8f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c8f8:	e841 2300 	strex	r3, r2, [r1]
 800c8fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c8fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c900:	2b00      	cmp	r3, #0
 800c902:	d1e4      	bne.n	800c8ce <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	3308      	adds	r3, #8
 800c90a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c90c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c90e:	e853 3f00 	ldrex	r3, [r3]
 800c912:	623b      	str	r3, [r7, #32]
   return(result);
 800c914:	6a3b      	ldr	r3, [r7, #32]
 800c916:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c91a:	f023 0301 	bic.w	r3, r3, #1
 800c91e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	3308      	adds	r3, #8
 800c928:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c92c:	633a      	str	r2, [r7, #48]	@ 0x30
 800c92e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c930:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c932:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c934:	e841 2300 	strex	r3, r2, [r1]
 800c938:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c93a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d1e1      	bne.n	800c904 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	2220      	movs	r2, #32
 800c944:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	2200      	movs	r2, #0
 800c94c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2200      	movs	r2, #0
 800c952:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c95a:	693b      	ldr	r3, [r7, #16]
 800c95c:	e853 3f00 	ldrex	r3, [r3]
 800c960:	60fb      	str	r3, [r7, #12]
   return(result);
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	f023 0310 	bic.w	r3, r3, #16
 800c968:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	461a      	mov	r2, r3
 800c972:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c976:	61fb      	str	r3, [r7, #28]
 800c978:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c97a:	69b9      	ldr	r1, [r7, #24]
 800c97c:	69fa      	ldr	r2, [r7, #28]
 800c97e:	e841 2300 	strex	r3, r2, [r1]
 800c982:	617b      	str	r3, [r7, #20]
   return(result);
 800c984:	697b      	ldr	r3, [r7, #20]
 800c986:	2b00      	cmp	r3, #0
 800c988:	d1e4      	bne.n	800c954 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	2202      	movs	r2, #2
 800c98e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c990:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800c994:	4619      	mov	r1, r3
 800c996:	6878      	ldr	r0, [r7, #4]
 800c998:	f000 f880 	bl	800ca9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c99c:	e063      	b.n	800ca66 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c99e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c9a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d00e      	beq.n	800c9c8 <HAL_UART_IRQHandler+0x530>
 800c9aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c9ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d008      	beq.n	800c9c8 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c9be:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f001 fb1d 	bl	800e000 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c9c6:	e051      	b.n	800ca6c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c9c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c9cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d014      	beq.n	800c9fe <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c9d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c9d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d105      	bne.n	800c9ec <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c9e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c9e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d008      	beq.n	800c9fe <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d03a      	beq.n	800ca6a <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c9f8:	6878      	ldr	r0, [r7, #4]
 800c9fa:	4798      	blx	r3
    }
    return;
 800c9fc:	e035      	b.n	800ca6a <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c9fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ca02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d009      	beq.n	800ca1e <HAL_UART_IRQHandler+0x586>
 800ca0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ca0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d003      	beq.n	800ca1e <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800ca16:	6878      	ldr	r0, [r7, #4]
 800ca18:	f000 fd8e 	bl	800d538 <UART_EndTransmit_IT>
    return;
 800ca1c:	e026      	b.n	800ca6c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ca1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ca22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d009      	beq.n	800ca3e <HAL_UART_IRQHandler+0x5a6>
 800ca2a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ca2e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d003      	beq.n	800ca3e <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ca36:	6878      	ldr	r0, [r7, #4]
 800ca38:	f001 faf6 	bl	800e028 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ca3c:	e016      	b.n	800ca6c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ca3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ca42:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d010      	beq.n	800ca6c <HAL_UART_IRQHandler+0x5d4>
 800ca4a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	da0c      	bge.n	800ca6c <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ca52:	6878      	ldr	r0, [r7, #4]
 800ca54:	f001 fade 	bl	800e014 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ca58:	e008      	b.n	800ca6c <HAL_UART_IRQHandler+0x5d4>
      return;
 800ca5a:	bf00      	nop
 800ca5c:	e006      	b.n	800ca6c <HAL_UART_IRQHandler+0x5d4>
    return;
 800ca5e:	bf00      	nop
 800ca60:	e004      	b.n	800ca6c <HAL_UART_IRQHandler+0x5d4>
      return;
 800ca62:	bf00      	nop
 800ca64:	e002      	b.n	800ca6c <HAL_UART_IRQHandler+0x5d4>
      return;
 800ca66:	bf00      	nop
 800ca68:	e000      	b.n	800ca6c <HAL_UART_IRQHandler+0x5d4>
    return;
 800ca6a:	bf00      	nop
  }
}
 800ca6c:	37b8      	adds	r7, #184	@ 0xb8
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	bd80      	pop	{r7, pc}
 800ca72:	bf00      	nop

0800ca74 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ca74:	b480      	push	{r7}
 800ca76:	b083      	sub	sp, #12
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ca7c:	bf00      	nop
 800ca7e:	370c      	adds	r7, #12
 800ca80:	46bd      	mov	sp, r7
 800ca82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca86:	4770      	bx	lr

0800ca88 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ca88:	b480      	push	{r7}
 800ca8a:	b083      	sub	sp, #12
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ca90:	bf00      	nop
 800ca92:	370c      	adds	r7, #12
 800ca94:	46bd      	mov	sp, r7
 800ca96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9a:	4770      	bx	lr

0800ca9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ca9c:	b480      	push	{r7}
 800ca9e:	b083      	sub	sp, #12
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	6078      	str	r0, [r7, #4]
 800caa4:	460b      	mov	r3, r1
 800caa6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800caa8:	bf00      	nop
 800caaa:	370c      	adds	r7, #12
 800caac:	46bd      	mov	sp, r7
 800caae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab2:	4770      	bx	lr

0800cab4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cab4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cab8:	b094      	sub	sp, #80	@ 0x50
 800caba:	af00      	add	r7, sp, #0
 800cabc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cabe:	2300      	movs	r3, #0
 800cac0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800cac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cac6:	681a      	ldr	r2, [r3, #0]
 800cac8:	4b78      	ldr	r3, [pc, #480]	@ (800ccac <UART_SetConfig+0x1f8>)
 800caca:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cacc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cace:	689a      	ldr	r2, [r3, #8]
 800cad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cad2:	691b      	ldr	r3, [r3, #16]
 800cad4:	431a      	orrs	r2, r3
 800cad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cad8:	695b      	ldr	r3, [r3, #20]
 800cada:	431a      	orrs	r2, r3
 800cadc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cade:	69db      	ldr	r3, [r3, #28]
 800cae0:	4313      	orrs	r3, r2
 800cae2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	4971      	ldr	r1, [pc, #452]	@ (800ccb0 <UART_SetConfig+0x1fc>)
 800caec:	4019      	ands	r1, r3
 800caee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800caf0:	681a      	ldr	r2, [r3, #0]
 800caf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800caf4:	430b      	orrs	r3, r1
 800caf6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800caf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	685b      	ldr	r3, [r3, #4]
 800cafe:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800cb02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb04:	68d9      	ldr	r1, [r3, #12]
 800cb06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb08:	681a      	ldr	r2, [r3, #0]
 800cb0a:	ea40 0301 	orr.w	r3, r0, r1
 800cb0e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cb10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb12:	699b      	ldr	r3, [r3, #24]
 800cb14:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cb16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb18:	681a      	ldr	r2, [r3, #0]
 800cb1a:	4b64      	ldr	r3, [pc, #400]	@ (800ccac <UART_SetConfig+0x1f8>)
 800cb1c:	429a      	cmp	r2, r3
 800cb1e:	d009      	beq.n	800cb34 <UART_SetConfig+0x80>
 800cb20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb22:	681a      	ldr	r2, [r3, #0]
 800cb24:	4b63      	ldr	r3, [pc, #396]	@ (800ccb4 <UART_SetConfig+0x200>)
 800cb26:	429a      	cmp	r2, r3
 800cb28:	d004      	beq.n	800cb34 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cb2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb2c:	6a1a      	ldr	r2, [r3, #32]
 800cb2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb30:	4313      	orrs	r3, r2
 800cb32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cb34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	689b      	ldr	r3, [r3, #8]
 800cb3a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800cb3e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800cb42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb44:	681a      	ldr	r2, [r3, #0]
 800cb46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb48:	430b      	orrs	r3, r1
 800cb4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cb4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb52:	f023 000f 	bic.w	r0, r3, #15
 800cb56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb58:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800cb5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb5c:	681a      	ldr	r2, [r3, #0]
 800cb5e:	ea40 0301 	orr.w	r3, r0, r1
 800cb62:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cb64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb66:	681a      	ldr	r2, [r3, #0]
 800cb68:	4b53      	ldr	r3, [pc, #332]	@ (800ccb8 <UART_SetConfig+0x204>)
 800cb6a:	429a      	cmp	r2, r3
 800cb6c:	d102      	bne.n	800cb74 <UART_SetConfig+0xc0>
 800cb6e:	2301      	movs	r3, #1
 800cb70:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cb72:	e066      	b.n	800cc42 <UART_SetConfig+0x18e>
 800cb74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb76:	681a      	ldr	r2, [r3, #0]
 800cb78:	4b50      	ldr	r3, [pc, #320]	@ (800ccbc <UART_SetConfig+0x208>)
 800cb7a:	429a      	cmp	r2, r3
 800cb7c:	d102      	bne.n	800cb84 <UART_SetConfig+0xd0>
 800cb7e:	2302      	movs	r3, #2
 800cb80:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cb82:	e05e      	b.n	800cc42 <UART_SetConfig+0x18e>
 800cb84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb86:	681a      	ldr	r2, [r3, #0]
 800cb88:	4b4d      	ldr	r3, [pc, #308]	@ (800ccc0 <UART_SetConfig+0x20c>)
 800cb8a:	429a      	cmp	r2, r3
 800cb8c:	d102      	bne.n	800cb94 <UART_SetConfig+0xe0>
 800cb8e:	2304      	movs	r3, #4
 800cb90:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cb92:	e056      	b.n	800cc42 <UART_SetConfig+0x18e>
 800cb94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb96:	681a      	ldr	r2, [r3, #0]
 800cb98:	4b4a      	ldr	r3, [pc, #296]	@ (800ccc4 <UART_SetConfig+0x210>)
 800cb9a:	429a      	cmp	r2, r3
 800cb9c:	d102      	bne.n	800cba4 <UART_SetConfig+0xf0>
 800cb9e:	2308      	movs	r3, #8
 800cba0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cba2:	e04e      	b.n	800cc42 <UART_SetConfig+0x18e>
 800cba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cba6:	681a      	ldr	r2, [r3, #0]
 800cba8:	4b47      	ldr	r3, [pc, #284]	@ (800ccc8 <UART_SetConfig+0x214>)
 800cbaa:	429a      	cmp	r2, r3
 800cbac:	d102      	bne.n	800cbb4 <UART_SetConfig+0x100>
 800cbae:	2310      	movs	r3, #16
 800cbb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cbb2:	e046      	b.n	800cc42 <UART_SetConfig+0x18e>
 800cbb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbb6:	681a      	ldr	r2, [r3, #0]
 800cbb8:	4b44      	ldr	r3, [pc, #272]	@ (800cccc <UART_SetConfig+0x218>)
 800cbba:	429a      	cmp	r2, r3
 800cbbc:	d102      	bne.n	800cbc4 <UART_SetConfig+0x110>
 800cbbe:	2320      	movs	r3, #32
 800cbc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cbc2:	e03e      	b.n	800cc42 <UART_SetConfig+0x18e>
 800cbc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbc6:	681a      	ldr	r2, [r3, #0]
 800cbc8:	4b41      	ldr	r3, [pc, #260]	@ (800ccd0 <UART_SetConfig+0x21c>)
 800cbca:	429a      	cmp	r2, r3
 800cbcc:	d102      	bne.n	800cbd4 <UART_SetConfig+0x120>
 800cbce:	2340      	movs	r3, #64	@ 0x40
 800cbd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cbd2:	e036      	b.n	800cc42 <UART_SetConfig+0x18e>
 800cbd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbd6:	681a      	ldr	r2, [r3, #0]
 800cbd8:	4b3e      	ldr	r3, [pc, #248]	@ (800ccd4 <UART_SetConfig+0x220>)
 800cbda:	429a      	cmp	r2, r3
 800cbdc:	d102      	bne.n	800cbe4 <UART_SetConfig+0x130>
 800cbde:	2380      	movs	r3, #128	@ 0x80
 800cbe0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cbe2:	e02e      	b.n	800cc42 <UART_SetConfig+0x18e>
 800cbe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbe6:	681a      	ldr	r2, [r3, #0]
 800cbe8:	4b3b      	ldr	r3, [pc, #236]	@ (800ccd8 <UART_SetConfig+0x224>)
 800cbea:	429a      	cmp	r2, r3
 800cbec:	d103      	bne.n	800cbf6 <UART_SetConfig+0x142>
 800cbee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800cbf2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cbf4:	e025      	b.n	800cc42 <UART_SetConfig+0x18e>
 800cbf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbf8:	681a      	ldr	r2, [r3, #0]
 800cbfa:	4b38      	ldr	r3, [pc, #224]	@ (800ccdc <UART_SetConfig+0x228>)
 800cbfc:	429a      	cmp	r2, r3
 800cbfe:	d103      	bne.n	800cc08 <UART_SetConfig+0x154>
 800cc00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cc04:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cc06:	e01c      	b.n	800cc42 <UART_SetConfig+0x18e>
 800cc08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc0a:	681a      	ldr	r2, [r3, #0]
 800cc0c:	4b34      	ldr	r3, [pc, #208]	@ (800cce0 <UART_SetConfig+0x22c>)
 800cc0e:	429a      	cmp	r2, r3
 800cc10:	d103      	bne.n	800cc1a <UART_SetConfig+0x166>
 800cc12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cc16:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cc18:	e013      	b.n	800cc42 <UART_SetConfig+0x18e>
 800cc1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc1c:	681a      	ldr	r2, [r3, #0]
 800cc1e:	4b31      	ldr	r3, [pc, #196]	@ (800cce4 <UART_SetConfig+0x230>)
 800cc20:	429a      	cmp	r2, r3
 800cc22:	d103      	bne.n	800cc2c <UART_SetConfig+0x178>
 800cc24:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800cc28:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cc2a:	e00a      	b.n	800cc42 <UART_SetConfig+0x18e>
 800cc2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc2e:	681a      	ldr	r2, [r3, #0]
 800cc30:	4b1e      	ldr	r3, [pc, #120]	@ (800ccac <UART_SetConfig+0x1f8>)
 800cc32:	429a      	cmp	r2, r3
 800cc34:	d103      	bne.n	800cc3e <UART_SetConfig+0x18a>
 800cc36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800cc3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cc3c:	e001      	b.n	800cc42 <UART_SetConfig+0x18e>
 800cc3e:	2300      	movs	r3, #0
 800cc40:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cc42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc44:	681a      	ldr	r2, [r3, #0]
 800cc46:	4b19      	ldr	r3, [pc, #100]	@ (800ccac <UART_SetConfig+0x1f8>)
 800cc48:	429a      	cmp	r2, r3
 800cc4a:	d005      	beq.n	800cc58 <UART_SetConfig+0x1a4>
 800cc4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc4e:	681a      	ldr	r2, [r3, #0]
 800cc50:	4b18      	ldr	r3, [pc, #96]	@ (800ccb4 <UART_SetConfig+0x200>)
 800cc52:	429a      	cmp	r2, r3
 800cc54:	f040 8094 	bne.w	800cd80 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800cc58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	623b      	str	r3, [r7, #32]
 800cc5e:	627a      	str	r2, [r7, #36]	@ 0x24
 800cc60:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800cc64:	f7fb fe68 	bl	8008938 <HAL_RCCEx_GetPeriphCLKFreq>
 800cc68:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800cc6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	f000 80f7 	beq.w	800ce60 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cc72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc76:	4a1c      	ldr	r2, [pc, #112]	@ (800cce8 <UART_SetConfig+0x234>)
 800cc78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cc7c:	461a      	mov	r2, r3
 800cc7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc80:	fbb3 f3f2 	udiv	r3, r3, r2
 800cc84:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cc86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc88:	685a      	ldr	r2, [r3, #4]
 800cc8a:	4613      	mov	r3, r2
 800cc8c:	005b      	lsls	r3, r3, #1
 800cc8e:	4413      	add	r3, r2
 800cc90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cc92:	429a      	cmp	r2, r3
 800cc94:	d305      	bcc.n	800cca2 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cc96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc98:	685b      	ldr	r3, [r3, #4]
 800cc9a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cc9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cc9e:	429a      	cmp	r2, r3
 800cca0:	d924      	bls.n	800ccec <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800cca2:	2301      	movs	r3, #1
 800cca4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800cca8:	e069      	b.n	800cd7e <UART_SetConfig+0x2ca>
 800ccaa:	bf00      	nop
 800ccac:	44002400 	.word	0x44002400
 800ccb0:	cfff69f3 	.word	0xcfff69f3
 800ccb4:	54002400 	.word	0x54002400
 800ccb8:	40013800 	.word	0x40013800
 800ccbc:	40004400 	.word	0x40004400
 800ccc0:	40004800 	.word	0x40004800
 800ccc4:	40004c00 	.word	0x40004c00
 800ccc8:	40005000 	.word	0x40005000
 800cccc:	40006400 	.word	0x40006400
 800ccd0:	40007800 	.word	0x40007800
 800ccd4:	40007c00 	.word	0x40007c00
 800ccd8:	40008000 	.word	0x40008000
 800ccdc:	40006800 	.word	0x40006800
 800cce0:	40006c00 	.word	0x40006c00
 800cce4:	40008400 	.word	0x40008400
 800cce8:	08010fac 	.word	0x08010fac
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ccec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccee:	2200      	movs	r2, #0
 800ccf0:	61bb      	str	r3, [r7, #24]
 800ccf2:	61fa      	str	r2, [r7, #28]
 800ccf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ccf8:	4a64      	ldr	r2, [pc, #400]	@ (800ce8c <UART_SetConfig+0x3d8>)
 800ccfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ccfe:	b29b      	uxth	r3, r3
 800cd00:	2200      	movs	r2, #0
 800cd02:	613b      	str	r3, [r7, #16]
 800cd04:	617a      	str	r2, [r7, #20]
 800cd06:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800cd0a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800cd0e:	f7f3 ff7b 	bl	8000c08 <__aeabi_uldivmod>
 800cd12:	4602      	mov	r2, r0
 800cd14:	460b      	mov	r3, r1
 800cd16:	4610      	mov	r0, r2
 800cd18:	4619      	mov	r1, r3
 800cd1a:	f04f 0200 	mov.w	r2, #0
 800cd1e:	f04f 0300 	mov.w	r3, #0
 800cd22:	020b      	lsls	r3, r1, #8
 800cd24:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800cd28:	0202      	lsls	r2, r0, #8
 800cd2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cd2c:	6849      	ldr	r1, [r1, #4]
 800cd2e:	0849      	lsrs	r1, r1, #1
 800cd30:	2000      	movs	r0, #0
 800cd32:	460c      	mov	r4, r1
 800cd34:	4605      	mov	r5, r0
 800cd36:	eb12 0804 	adds.w	r8, r2, r4
 800cd3a:	eb43 0905 	adc.w	r9, r3, r5
 800cd3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd40:	685b      	ldr	r3, [r3, #4]
 800cd42:	2200      	movs	r2, #0
 800cd44:	60bb      	str	r3, [r7, #8]
 800cd46:	60fa      	str	r2, [r7, #12]
 800cd48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800cd4c:	4640      	mov	r0, r8
 800cd4e:	4649      	mov	r1, r9
 800cd50:	f7f3 ff5a 	bl	8000c08 <__aeabi_uldivmod>
 800cd54:	4602      	mov	r2, r0
 800cd56:	460b      	mov	r3, r1
 800cd58:	4613      	mov	r3, r2
 800cd5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cd5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cd62:	d308      	bcc.n	800cd76 <UART_SetConfig+0x2c2>
 800cd64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cd6a:	d204      	bcs.n	800cd76 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800cd6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cd72:	60da      	str	r2, [r3, #12]
 800cd74:	e003      	b.n	800cd7e <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800cd76:	2301      	movs	r3, #1
 800cd78:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800cd7c:	e070      	b.n	800ce60 <UART_SetConfig+0x3ac>
 800cd7e:	e06f      	b.n	800ce60 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cd80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd82:	69db      	ldr	r3, [r3, #28]
 800cd84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cd88:	d13c      	bne.n	800ce04 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800cd8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	603b      	str	r3, [r7, #0]
 800cd90:	607a      	str	r2, [r7, #4]
 800cd92:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cd96:	f7fb fdcf 	bl	8008938 <HAL_RCCEx_GetPeriphCLKFreq>
 800cd9a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cd9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d05e      	beq.n	800ce60 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cda2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cda4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cda6:	4a39      	ldr	r2, [pc, #228]	@ (800ce8c <UART_SetConfig+0x3d8>)
 800cda8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cdac:	461a      	mov	r2, r3
 800cdae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdb0:	fbb3 f3f2 	udiv	r3, r3, r2
 800cdb4:	005a      	lsls	r2, r3, #1
 800cdb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdb8:	685b      	ldr	r3, [r3, #4]
 800cdba:	085b      	lsrs	r3, r3, #1
 800cdbc:	441a      	add	r2, r3
 800cdbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdc0:	685b      	ldr	r3, [r3, #4]
 800cdc2:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cdc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdca:	2b0f      	cmp	r3, #15
 800cdcc:	d916      	bls.n	800cdfc <UART_SetConfig+0x348>
 800cdce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cdd4:	d212      	bcs.n	800cdfc <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cdd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdd8:	b29b      	uxth	r3, r3
 800cdda:	f023 030f 	bic.w	r3, r3, #15
 800cdde:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cde0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cde2:	085b      	lsrs	r3, r3, #1
 800cde4:	b29b      	uxth	r3, r3
 800cde6:	f003 0307 	and.w	r3, r3, #7
 800cdea:	b29a      	uxth	r2, r3
 800cdec:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cdee:	4313      	orrs	r3, r2
 800cdf0:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800cdf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800cdf8:	60da      	str	r2, [r3, #12]
 800cdfa:	e031      	b.n	800ce60 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800cdfc:	2301      	movs	r3, #1
 800cdfe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800ce02:	e02d      	b.n	800ce60 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800ce04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce06:	2200      	movs	r2, #0
 800ce08:	469a      	mov	sl, r3
 800ce0a:	4693      	mov	fp, r2
 800ce0c:	4650      	mov	r0, sl
 800ce0e:	4659      	mov	r1, fp
 800ce10:	f7fb fd92 	bl	8008938 <HAL_RCCEx_GetPeriphCLKFreq>
 800ce14:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800ce16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d021      	beq.n	800ce60 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ce1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce20:	4a1a      	ldr	r2, [pc, #104]	@ (800ce8c <UART_SetConfig+0x3d8>)
 800ce22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce26:	461a      	mov	r2, r3
 800ce28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce2a:	fbb3 f2f2 	udiv	r2, r3, r2
 800ce2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce30:	685b      	ldr	r3, [r3, #4]
 800ce32:	085b      	lsrs	r3, r3, #1
 800ce34:	441a      	add	r2, r3
 800ce36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce38:	685b      	ldr	r3, [r3, #4]
 800ce3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ce40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce42:	2b0f      	cmp	r3, #15
 800ce44:	d909      	bls.n	800ce5a <UART_SetConfig+0x3a6>
 800ce46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce4c:	d205      	bcs.n	800ce5a <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ce4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce50:	b29a      	uxth	r2, r3
 800ce52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	60da      	str	r2, [r3, #12]
 800ce58:	e002      	b.n	800ce60 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800ce5a:	2301      	movs	r3, #1
 800ce5c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ce60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce62:	2201      	movs	r2, #1
 800ce64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ce68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce6a:	2201      	movs	r2, #1
 800ce6c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ce70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce72:	2200      	movs	r2, #0
 800ce74:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ce76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce78:	2200      	movs	r2, #0
 800ce7a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ce7c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800ce80:	4618      	mov	r0, r3
 800ce82:	3750      	adds	r7, #80	@ 0x50
 800ce84:	46bd      	mov	sp, r7
 800ce86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ce8a:	bf00      	nop
 800ce8c:	08010fac 	.word	0x08010fac

0800ce90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ce90:	b480      	push	{r7}
 800ce92:	b083      	sub	sp, #12
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce9c:	f003 0308 	and.w	r3, r3, #8
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d00a      	beq.n	800ceba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	685b      	ldr	r3, [r3, #4]
 800ceaa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	430a      	orrs	r2, r1
 800ceb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cebe:	f003 0301 	and.w	r3, r3, #1
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d00a      	beq.n	800cedc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	685b      	ldr	r3, [r3, #4]
 800cecc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	430a      	orrs	r2, r1
 800ceda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cee0:	f003 0302 	and.w	r3, r3, #2
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d00a      	beq.n	800cefe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	685b      	ldr	r3, [r3, #4]
 800ceee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	430a      	orrs	r2, r1
 800cefc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf02:	f003 0304 	and.w	r3, r3, #4
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d00a      	beq.n	800cf20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	685b      	ldr	r3, [r3, #4]
 800cf10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	430a      	orrs	r2, r1
 800cf1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf24:	f003 0310 	and.w	r3, r3, #16
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d00a      	beq.n	800cf42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	689b      	ldr	r3, [r3, #8]
 800cf32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	430a      	orrs	r2, r1
 800cf40:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf46:	f003 0320 	and.w	r3, r3, #32
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d00a      	beq.n	800cf64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	689b      	ldr	r3, [r3, #8]
 800cf54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	430a      	orrs	r2, r1
 800cf62:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d01a      	beq.n	800cfa6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	685b      	ldr	r3, [r3, #4]
 800cf76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	430a      	orrs	r2, r1
 800cf84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cf8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cf8e:	d10a      	bne.n	800cfa6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	685b      	ldr	r3, [r3, #4]
 800cf96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	430a      	orrs	r2, r1
 800cfa4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d00a      	beq.n	800cfc8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	685b      	ldr	r3, [r3, #4]
 800cfb8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	430a      	orrs	r2, r1
 800cfc6:	605a      	str	r2, [r3, #4]
  }
}
 800cfc8:	bf00      	nop
 800cfca:	370c      	adds	r7, #12
 800cfcc:	46bd      	mov	sp, r7
 800cfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd2:	4770      	bx	lr

0800cfd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cfd4:	b580      	push	{r7, lr}
 800cfd6:	b098      	sub	sp, #96	@ 0x60
 800cfd8:	af02      	add	r7, sp, #8
 800cfda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2200      	movs	r2, #0
 800cfe0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cfe4:	f7f6 fe82 	bl	8003cec <HAL_GetTick>
 800cfe8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	f003 0308 	and.w	r3, r3, #8
 800cff4:	2b08      	cmp	r3, #8
 800cff6:	d12f      	bne.n	800d058 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cff8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cffc:	9300      	str	r3, [sp, #0]
 800cffe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d000:	2200      	movs	r2, #0
 800d002:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	f000 f88e 	bl	800d128 <UART_WaitOnFlagUntilTimeout>
 800d00c:	4603      	mov	r3, r0
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d022      	beq.n	800d058 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d01a:	e853 3f00 	ldrex	r3, [r3]
 800d01e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d020:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d022:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d026:	653b      	str	r3, [r7, #80]	@ 0x50
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	461a      	mov	r2, r3
 800d02e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d030:	647b      	str	r3, [r7, #68]	@ 0x44
 800d032:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d034:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d036:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d038:	e841 2300 	strex	r3, r2, [r1]
 800d03c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d03e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d040:	2b00      	cmp	r3, #0
 800d042:	d1e6      	bne.n	800d012 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2220      	movs	r2, #32
 800d048:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	2200      	movs	r2, #0
 800d050:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d054:	2303      	movs	r3, #3
 800d056:	e063      	b.n	800d120 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	f003 0304 	and.w	r3, r3, #4
 800d062:	2b04      	cmp	r3, #4
 800d064:	d149      	bne.n	800d0fa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d066:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d06a:	9300      	str	r3, [sp, #0]
 800d06c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d06e:	2200      	movs	r2, #0
 800d070:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d074:	6878      	ldr	r0, [r7, #4]
 800d076:	f000 f857 	bl	800d128 <UART_WaitOnFlagUntilTimeout>
 800d07a:	4603      	mov	r3, r0
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d03c      	beq.n	800d0fa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d088:	e853 3f00 	ldrex	r3, [r3]
 800d08c:	623b      	str	r3, [r7, #32]
   return(result);
 800d08e:	6a3b      	ldr	r3, [r7, #32]
 800d090:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d094:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	461a      	mov	r2, r3
 800d09c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d09e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d0a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d0a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d0a6:	e841 2300 	strex	r3, r2, [r1]
 800d0aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d0ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d1e6      	bne.n	800d080 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	3308      	adds	r3, #8
 800d0b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0ba:	693b      	ldr	r3, [r7, #16]
 800d0bc:	e853 3f00 	ldrex	r3, [r3]
 800d0c0:	60fb      	str	r3, [r7, #12]
   return(result);
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	f023 0301 	bic.w	r3, r3, #1
 800d0c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	3308      	adds	r3, #8
 800d0d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d0d2:	61fa      	str	r2, [r7, #28]
 800d0d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0d6:	69b9      	ldr	r1, [r7, #24]
 800d0d8:	69fa      	ldr	r2, [r7, #28]
 800d0da:	e841 2300 	strex	r3, r2, [r1]
 800d0de:	617b      	str	r3, [r7, #20]
   return(result);
 800d0e0:	697b      	ldr	r3, [r7, #20]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d1e5      	bne.n	800d0b2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	2220      	movs	r2, #32
 800d0ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d0f6:	2303      	movs	r3, #3
 800d0f8:	e012      	b.n	800d120 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	2220      	movs	r2, #32
 800d0fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	2220      	movs	r2, #32
 800d106:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	2200      	movs	r2, #0
 800d10e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	2200      	movs	r2, #0
 800d114:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	2200      	movs	r2, #0
 800d11a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d11e:	2300      	movs	r3, #0
}
 800d120:	4618      	mov	r0, r3
 800d122:	3758      	adds	r7, #88	@ 0x58
 800d124:	46bd      	mov	sp, r7
 800d126:	bd80      	pop	{r7, pc}

0800d128 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b084      	sub	sp, #16
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	60f8      	str	r0, [r7, #12]
 800d130:	60b9      	str	r1, [r7, #8]
 800d132:	603b      	str	r3, [r7, #0]
 800d134:	4613      	mov	r3, r2
 800d136:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d138:	e04f      	b.n	800d1da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d13a:	69bb      	ldr	r3, [r7, #24]
 800d13c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d140:	d04b      	beq.n	800d1da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d142:	f7f6 fdd3 	bl	8003cec <HAL_GetTick>
 800d146:	4602      	mov	r2, r0
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	1ad3      	subs	r3, r2, r3
 800d14c:	69ba      	ldr	r2, [r7, #24]
 800d14e:	429a      	cmp	r2, r3
 800d150:	d302      	bcc.n	800d158 <UART_WaitOnFlagUntilTimeout+0x30>
 800d152:	69bb      	ldr	r3, [r7, #24]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d101      	bne.n	800d15c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d158:	2303      	movs	r3, #3
 800d15a:	e04e      	b.n	800d1fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	f003 0304 	and.w	r3, r3, #4
 800d166:	2b00      	cmp	r3, #0
 800d168:	d037      	beq.n	800d1da <UART_WaitOnFlagUntilTimeout+0xb2>
 800d16a:	68bb      	ldr	r3, [r7, #8]
 800d16c:	2b80      	cmp	r3, #128	@ 0x80
 800d16e:	d034      	beq.n	800d1da <UART_WaitOnFlagUntilTimeout+0xb2>
 800d170:	68bb      	ldr	r3, [r7, #8]
 800d172:	2b40      	cmp	r3, #64	@ 0x40
 800d174:	d031      	beq.n	800d1da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	69db      	ldr	r3, [r3, #28]
 800d17c:	f003 0308 	and.w	r3, r3, #8
 800d180:	2b08      	cmp	r3, #8
 800d182:	d110      	bne.n	800d1a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	2208      	movs	r2, #8
 800d18a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d18c:	68f8      	ldr	r0, [r7, #12]
 800d18e:	f000 f95b 	bl	800d448 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	2208      	movs	r2, #8
 800d196:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	2200      	movs	r2, #0
 800d19e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	e029      	b.n	800d1fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	69db      	ldr	r3, [r3, #28]
 800d1ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d1b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d1b4:	d111      	bne.n	800d1da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d1be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d1c0:	68f8      	ldr	r0, [r7, #12]
 800d1c2:	f000 f941 	bl	800d448 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	2220      	movs	r2, #32
 800d1ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d1d6:	2303      	movs	r3, #3
 800d1d8:	e00f      	b.n	800d1fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	69da      	ldr	r2, [r3, #28]
 800d1e0:	68bb      	ldr	r3, [r7, #8]
 800d1e2:	4013      	ands	r3, r2
 800d1e4:	68ba      	ldr	r2, [r7, #8]
 800d1e6:	429a      	cmp	r2, r3
 800d1e8:	bf0c      	ite	eq
 800d1ea:	2301      	moveq	r3, #1
 800d1ec:	2300      	movne	r3, #0
 800d1ee:	b2db      	uxtb	r3, r3
 800d1f0:	461a      	mov	r2, r3
 800d1f2:	79fb      	ldrb	r3, [r7, #7]
 800d1f4:	429a      	cmp	r2, r3
 800d1f6:	d0a0      	beq.n	800d13a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d1f8:	2300      	movs	r3, #0
}
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	3710      	adds	r7, #16
 800d1fe:	46bd      	mov	sp, r7
 800d200:	bd80      	pop	{r7, pc}
	...

0800d204 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d204:	b480      	push	{r7}
 800d206:	b0a3      	sub	sp, #140	@ 0x8c
 800d208:	af00      	add	r7, sp, #0
 800d20a:	60f8      	str	r0, [r7, #12]
 800d20c:	60b9      	str	r1, [r7, #8]
 800d20e:	4613      	mov	r3, r2
 800d210:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	68ba      	ldr	r2, [r7, #8]
 800d216:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	88fa      	ldrh	r2, [r7, #6]
 800d21c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	88fa      	ldrh	r2, [r7, #6]
 800d224:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	2200      	movs	r2, #0
 800d22c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	689b      	ldr	r3, [r3, #8]
 800d232:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d236:	d10e      	bne.n	800d256 <UART_Start_Receive_IT+0x52>
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	691b      	ldr	r3, [r3, #16]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d105      	bne.n	800d24c <UART_Start_Receive_IT+0x48>
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800d246:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d24a:	e02d      	b.n	800d2a8 <UART_Start_Receive_IT+0xa4>
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	22ff      	movs	r2, #255	@ 0xff
 800d250:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d254:	e028      	b.n	800d2a8 <UART_Start_Receive_IT+0xa4>
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	689b      	ldr	r3, [r3, #8]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d10d      	bne.n	800d27a <UART_Start_Receive_IT+0x76>
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	691b      	ldr	r3, [r3, #16]
 800d262:	2b00      	cmp	r3, #0
 800d264:	d104      	bne.n	800d270 <UART_Start_Receive_IT+0x6c>
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	22ff      	movs	r2, #255	@ 0xff
 800d26a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d26e:	e01b      	b.n	800d2a8 <UART_Start_Receive_IT+0xa4>
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	227f      	movs	r2, #127	@ 0x7f
 800d274:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d278:	e016      	b.n	800d2a8 <UART_Start_Receive_IT+0xa4>
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	689b      	ldr	r3, [r3, #8]
 800d27e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d282:	d10d      	bne.n	800d2a0 <UART_Start_Receive_IT+0x9c>
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	691b      	ldr	r3, [r3, #16]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d104      	bne.n	800d296 <UART_Start_Receive_IT+0x92>
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	227f      	movs	r2, #127	@ 0x7f
 800d290:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d294:	e008      	b.n	800d2a8 <UART_Start_Receive_IT+0xa4>
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	223f      	movs	r2, #63	@ 0x3f
 800d29a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d29e:	e003      	b.n	800d2a8 <UART_Start_Receive_IT+0xa4>
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	2200      	movs	r2, #0
 800d2ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	2222      	movs	r2, #34	@ 0x22
 800d2b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	3308      	adds	r3, #8
 800d2be:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d2c2:	e853 3f00 	ldrex	r3, [r3]
 800d2c6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800d2c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d2ca:	f043 0301 	orr.w	r3, r3, #1
 800d2ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	3308      	adds	r3, #8
 800d2d8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d2dc:	673a      	str	r2, [r7, #112]	@ 0x70
 800d2de:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2e0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800d2e2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d2e4:	e841 2300 	strex	r3, r2, [r1]
 800d2e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800d2ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d1e3      	bne.n	800d2b8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d2f8:	d14f      	bne.n	800d39a <UART_Start_Receive_IT+0x196>
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d300:	88fa      	ldrh	r2, [r7, #6]
 800d302:	429a      	cmp	r2, r3
 800d304:	d349      	bcc.n	800d39a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	689b      	ldr	r3, [r3, #8]
 800d30a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d30e:	d107      	bne.n	800d320 <UART_Start_Receive_IT+0x11c>
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	691b      	ldr	r3, [r3, #16]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d103      	bne.n	800d320 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	4a47      	ldr	r2, [pc, #284]	@ (800d438 <UART_Start_Receive_IT+0x234>)
 800d31c:	675a      	str	r2, [r3, #116]	@ 0x74
 800d31e:	e002      	b.n	800d326 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	4a46      	ldr	r2, [pc, #280]	@ (800d43c <UART_Start_Receive_IT+0x238>)
 800d324:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	691b      	ldr	r3, [r3, #16]
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d01a      	beq.n	800d364 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d334:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d336:	e853 3f00 	ldrex	r3, [r3]
 800d33a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d33c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d33e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d342:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	461a      	mov	r2, r3
 800d34c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d350:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d352:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d354:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d356:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d358:	e841 2300 	strex	r3, r2, [r1]
 800d35c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800d35e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d360:	2b00      	cmp	r3, #0
 800d362:	d1e4      	bne.n	800d32e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	3308      	adds	r3, #8
 800d36a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d36c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d36e:	e853 3f00 	ldrex	r3, [r3]
 800d372:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d376:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d37a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	3308      	adds	r3, #8
 800d382:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d384:	64ba      	str	r2, [r7, #72]	@ 0x48
 800d386:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d388:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d38a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d38c:	e841 2300 	strex	r3, r2, [r1]
 800d390:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d392:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d394:	2b00      	cmp	r3, #0
 800d396:	d1e5      	bne.n	800d364 <UART_Start_Receive_IT+0x160>
 800d398:	e046      	b.n	800d428 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	689b      	ldr	r3, [r3, #8]
 800d39e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d3a2:	d107      	bne.n	800d3b4 <UART_Start_Receive_IT+0x1b0>
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	691b      	ldr	r3, [r3, #16]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d103      	bne.n	800d3b4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	4a24      	ldr	r2, [pc, #144]	@ (800d440 <UART_Start_Receive_IT+0x23c>)
 800d3b0:	675a      	str	r2, [r3, #116]	@ 0x74
 800d3b2:	e002      	b.n	800d3ba <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	4a23      	ldr	r2, [pc, #140]	@ (800d444 <UART_Start_Receive_IT+0x240>)
 800d3b8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	691b      	ldr	r3, [r3, #16]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d019      	beq.n	800d3f6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3ca:	e853 3f00 	ldrex	r3, [r3]
 800d3ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800d3d6:	677b      	str	r3, [r7, #116]	@ 0x74
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	461a      	mov	r2, r3
 800d3de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d3e0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d3e2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d3e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d3e8:	e841 2300 	strex	r3, r2, [r1]
 800d3ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d3ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d1e6      	bne.n	800d3c2 <UART_Start_Receive_IT+0x1be>
 800d3f4:	e018      	b.n	800d428 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3fc:	697b      	ldr	r3, [r7, #20]
 800d3fe:	e853 3f00 	ldrex	r3, [r3]
 800d402:	613b      	str	r3, [r7, #16]
   return(result);
 800d404:	693b      	ldr	r3, [r7, #16]
 800d406:	f043 0320 	orr.w	r3, r3, #32
 800d40a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	461a      	mov	r2, r3
 800d412:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d414:	623b      	str	r3, [r7, #32]
 800d416:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d418:	69f9      	ldr	r1, [r7, #28]
 800d41a:	6a3a      	ldr	r2, [r7, #32]
 800d41c:	e841 2300 	strex	r3, r2, [r1]
 800d420:	61bb      	str	r3, [r7, #24]
   return(result);
 800d422:	69bb      	ldr	r3, [r7, #24]
 800d424:	2b00      	cmp	r3, #0
 800d426:	d1e6      	bne.n	800d3f6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800d428:	2300      	movs	r3, #0
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	378c      	adds	r7, #140	@ 0x8c
 800d42e:	46bd      	mov	sp, r7
 800d430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d434:	4770      	bx	lr
 800d436:	bf00      	nop
 800d438:	0800dc89 	.word	0x0800dc89
 800d43c:	0800d919 	.word	0x0800d919
 800d440:	0800d755 	.word	0x0800d755
 800d444:	0800d591 	.word	0x0800d591

0800d448 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d448:	b480      	push	{r7}
 800d44a:	b095      	sub	sp, #84	@ 0x54
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d458:	e853 3f00 	ldrex	r3, [r3]
 800d45c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d460:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d464:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	461a      	mov	r2, r3
 800d46c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d46e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d470:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d472:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d474:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d476:	e841 2300 	strex	r3, r2, [r1]
 800d47a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d47c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d1e6      	bne.n	800d450 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	3308      	adds	r3, #8
 800d488:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d48a:	6a3b      	ldr	r3, [r7, #32]
 800d48c:	e853 3f00 	ldrex	r3, [r3]
 800d490:	61fb      	str	r3, [r7, #28]
   return(result);
 800d492:	69fb      	ldr	r3, [r7, #28]
 800d494:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d498:	f023 0301 	bic.w	r3, r3, #1
 800d49c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	3308      	adds	r3, #8
 800d4a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d4a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d4a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d4ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d4ae:	e841 2300 	strex	r3, r2, [r1]
 800d4b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d1e3      	bne.n	800d482 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d4be:	2b01      	cmp	r3, #1
 800d4c0:	d118      	bne.n	800d4f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	e853 3f00 	ldrex	r3, [r3]
 800d4ce:	60bb      	str	r3, [r7, #8]
   return(result);
 800d4d0:	68bb      	ldr	r3, [r7, #8]
 800d4d2:	f023 0310 	bic.w	r3, r3, #16
 800d4d6:	647b      	str	r3, [r7, #68]	@ 0x44
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	461a      	mov	r2, r3
 800d4de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d4e0:	61bb      	str	r3, [r7, #24]
 800d4e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4e4:	6979      	ldr	r1, [r7, #20]
 800d4e6:	69ba      	ldr	r2, [r7, #24]
 800d4e8:	e841 2300 	strex	r3, r2, [r1]
 800d4ec:	613b      	str	r3, [r7, #16]
   return(result);
 800d4ee:	693b      	ldr	r3, [r7, #16]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d1e6      	bne.n	800d4c2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	2220      	movs	r2, #32
 800d4f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	2200      	movs	r2, #0
 800d500:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	2200      	movs	r2, #0
 800d506:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d508:	bf00      	nop
 800d50a:	3754      	adds	r7, #84	@ 0x54
 800d50c:	46bd      	mov	sp, r7
 800d50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d512:	4770      	bx	lr

0800d514 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d514:	b580      	push	{r7, lr}
 800d516:	b084      	sub	sp, #16
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d520:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	2200      	movs	r2, #0
 800d526:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d52a:	68f8      	ldr	r0, [r7, #12]
 800d52c:	f7ff faac 	bl	800ca88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d530:	bf00      	nop
 800d532:	3710      	adds	r7, #16
 800d534:	46bd      	mov	sp, r7
 800d536:	bd80      	pop	{r7, pc}

0800d538 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d538:	b580      	push	{r7, lr}
 800d53a:	b088      	sub	sp, #32
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	e853 3f00 	ldrex	r3, [r3]
 800d54c:	60bb      	str	r3, [r7, #8]
   return(result);
 800d54e:	68bb      	ldr	r3, [r7, #8]
 800d550:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d554:	61fb      	str	r3, [r7, #28]
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	461a      	mov	r2, r3
 800d55c:	69fb      	ldr	r3, [r7, #28]
 800d55e:	61bb      	str	r3, [r7, #24]
 800d560:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d562:	6979      	ldr	r1, [r7, #20]
 800d564:	69ba      	ldr	r2, [r7, #24]
 800d566:	e841 2300 	strex	r3, r2, [r1]
 800d56a:	613b      	str	r3, [r7, #16]
   return(result);
 800d56c:	693b      	ldr	r3, [r7, #16]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d1e6      	bne.n	800d540 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2220      	movs	r2, #32
 800d576:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	2200      	movs	r2, #0
 800d57e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d580:	6878      	ldr	r0, [r7, #4]
 800d582:	f7ff fa77 	bl	800ca74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d586:	bf00      	nop
 800d588:	3720      	adds	r7, #32
 800d58a:	46bd      	mov	sp, r7
 800d58c:	bd80      	pop	{r7, pc}
	...

0800d590 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d590:	b580      	push	{r7, lr}
 800d592:	b09c      	sub	sp, #112	@ 0x70
 800d594:	af00      	add	r7, sp, #0
 800d596:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d59e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d5a8:	2b22      	cmp	r3, #34	@ 0x22
 800d5aa:	f040 80c3 	bne.w	800d734 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5b4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d5b8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d5bc:	b2d9      	uxtb	r1, r3
 800d5be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d5c2:	b2da      	uxtb	r2, r3
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5c8:	400a      	ands	r2, r1
 800d5ca:	b2d2      	uxtb	r2, r2
 800d5cc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5d2:	1c5a      	adds	r2, r3, #1
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d5de:	b29b      	uxth	r3, r3
 800d5e0:	3b01      	subs	r3, #1
 800d5e2:	b29a      	uxth	r2, r3
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d5f0:	b29b      	uxth	r3, r3
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	f040 80a6 	bne.w	800d744 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d600:	e853 3f00 	ldrex	r3, [r3]
 800d604:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d606:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d608:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d60c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	461a      	mov	r2, r3
 800d614:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d616:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d618:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d61a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d61c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d61e:	e841 2300 	strex	r3, r2, [r1]
 800d622:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d626:	2b00      	cmp	r3, #0
 800d628:	d1e6      	bne.n	800d5f8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	3308      	adds	r3, #8
 800d630:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d634:	e853 3f00 	ldrex	r3, [r3]
 800d638:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d63a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d63c:	f023 0301 	bic.w	r3, r3, #1
 800d640:	667b      	str	r3, [r7, #100]	@ 0x64
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	3308      	adds	r3, #8
 800d648:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d64a:	647a      	str	r2, [r7, #68]	@ 0x44
 800d64c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d64e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d650:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d652:	e841 2300 	strex	r3, r2, [r1]
 800d656:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d658:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d1e5      	bne.n	800d62a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	2220      	movs	r2, #32
 800d662:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	2200      	movs	r2, #0
 800d66a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2200      	movs	r2, #0
 800d670:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	4a35      	ldr	r2, [pc, #212]	@ (800d74c <UART_RxISR_8BIT+0x1bc>)
 800d678:	4293      	cmp	r3, r2
 800d67a:	d024      	beq.n	800d6c6 <UART_RxISR_8BIT+0x136>
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	4a33      	ldr	r2, [pc, #204]	@ (800d750 <UART_RxISR_8BIT+0x1c0>)
 800d682:	4293      	cmp	r3, r2
 800d684:	d01f      	beq.n	800d6c6 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	685b      	ldr	r3, [r3, #4]
 800d68c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d690:	2b00      	cmp	r3, #0
 800d692:	d018      	beq.n	800d6c6 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d69c:	e853 3f00 	ldrex	r3, [r3]
 800d6a0:	623b      	str	r3, [r7, #32]
   return(result);
 800d6a2:	6a3b      	ldr	r3, [r7, #32]
 800d6a4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d6a8:	663b      	str	r3, [r7, #96]	@ 0x60
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	461a      	mov	r2, r3
 800d6b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d6b2:	633b      	str	r3, [r7, #48]	@ 0x30
 800d6b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d6b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d6ba:	e841 2300 	strex	r3, r2, [r1]
 800d6be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d6c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d1e6      	bne.n	800d694 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d6ca:	2b01      	cmp	r3, #1
 800d6cc:	d12e      	bne.n	800d72c <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6da:	693b      	ldr	r3, [r7, #16]
 800d6dc:	e853 3f00 	ldrex	r3, [r3]
 800d6e0:	60fb      	str	r3, [r7, #12]
   return(result);
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	f023 0310 	bic.w	r3, r3, #16
 800d6e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	461a      	mov	r2, r3
 800d6f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d6f2:	61fb      	str	r3, [r7, #28]
 800d6f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6f6:	69b9      	ldr	r1, [r7, #24]
 800d6f8:	69fa      	ldr	r2, [r7, #28]
 800d6fa:	e841 2300 	strex	r3, r2, [r1]
 800d6fe:	617b      	str	r3, [r7, #20]
   return(result);
 800d700:	697b      	ldr	r3, [r7, #20]
 800d702:	2b00      	cmp	r3, #0
 800d704:	d1e6      	bne.n	800d6d4 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	69db      	ldr	r3, [r3, #28]
 800d70c:	f003 0310 	and.w	r3, r3, #16
 800d710:	2b10      	cmp	r3, #16
 800d712:	d103      	bne.n	800d71c <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	2210      	movs	r2, #16
 800d71a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d722:	4619      	mov	r1, r3
 800d724:	6878      	ldr	r0, [r7, #4]
 800d726:	f7ff f9b9 	bl	800ca9c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d72a:	e00b      	b.n	800d744 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800d72c:	6878      	ldr	r0, [r7, #4]
 800d72e:	f7f4 f8a5 	bl	800187c <HAL_UART_RxCpltCallback>
}
 800d732:	e007      	b.n	800d744 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	699a      	ldr	r2, [r3, #24]
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	f042 0208 	orr.w	r2, r2, #8
 800d742:	619a      	str	r2, [r3, #24]
}
 800d744:	bf00      	nop
 800d746:	3770      	adds	r7, #112	@ 0x70
 800d748:	46bd      	mov	sp, r7
 800d74a:	bd80      	pop	{r7, pc}
 800d74c:	44002400 	.word	0x44002400
 800d750:	54002400 	.word	0x54002400

0800d754 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b09c      	sub	sp, #112	@ 0x70
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d762:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d76c:	2b22      	cmp	r3, #34	@ 0x22
 800d76e:	f040 80c3 	bne.w	800d8f8 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d778:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d780:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800d782:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800d786:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d78a:	4013      	ands	r3, r2
 800d78c:	b29a      	uxth	r2, r3
 800d78e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d790:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d796:	1c9a      	adds	r2, r3, #2
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d7a2:	b29b      	uxth	r3, r3
 800d7a4:	3b01      	subs	r3, #1
 800d7a6:	b29a      	uxth	r2, r3
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d7b4:	b29b      	uxth	r3, r3
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	f040 80a6 	bne.w	800d908 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7c4:	e853 3f00 	ldrex	r3, [r3]
 800d7c8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d7ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d7d0:	667b      	str	r3, [r7, #100]	@ 0x64
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	461a      	mov	r2, r3
 800d7d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d7da:	657b      	str	r3, [r7, #84]	@ 0x54
 800d7dc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d7e0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d7e2:	e841 2300 	strex	r3, r2, [r1]
 800d7e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d7e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d1e6      	bne.n	800d7bc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	3308      	adds	r3, #8
 800d7f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7f8:	e853 3f00 	ldrex	r3, [r3]
 800d7fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d7fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d800:	f023 0301 	bic.w	r3, r3, #1
 800d804:	663b      	str	r3, [r7, #96]	@ 0x60
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	3308      	adds	r3, #8
 800d80c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d80e:	643a      	str	r2, [r7, #64]	@ 0x40
 800d810:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d812:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d814:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d816:	e841 2300 	strex	r3, r2, [r1]
 800d81a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d81c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d1e5      	bne.n	800d7ee <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	2220      	movs	r2, #32
 800d826:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	2200      	movs	r2, #0
 800d82e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	2200      	movs	r2, #0
 800d834:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	4a35      	ldr	r2, [pc, #212]	@ (800d910 <UART_RxISR_16BIT+0x1bc>)
 800d83c:	4293      	cmp	r3, r2
 800d83e:	d024      	beq.n	800d88a <UART_RxISR_16BIT+0x136>
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	4a33      	ldr	r2, [pc, #204]	@ (800d914 <UART_RxISR_16BIT+0x1c0>)
 800d846:	4293      	cmp	r3, r2
 800d848:	d01f      	beq.n	800d88a <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	685b      	ldr	r3, [r3, #4]
 800d850:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d854:	2b00      	cmp	r3, #0
 800d856:	d018      	beq.n	800d88a <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d85e:	6a3b      	ldr	r3, [r7, #32]
 800d860:	e853 3f00 	ldrex	r3, [r3]
 800d864:	61fb      	str	r3, [r7, #28]
   return(result);
 800d866:	69fb      	ldr	r3, [r7, #28]
 800d868:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d86c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	461a      	mov	r2, r3
 800d874:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d876:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d878:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d87a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d87c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d87e:	e841 2300 	strex	r3, r2, [r1]
 800d882:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d886:	2b00      	cmp	r3, #0
 800d888:	d1e6      	bne.n	800d858 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d88e:	2b01      	cmp	r3, #1
 800d890:	d12e      	bne.n	800d8f0 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	2200      	movs	r2, #0
 800d896:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	e853 3f00 	ldrex	r3, [r3]
 800d8a4:	60bb      	str	r3, [r7, #8]
   return(result);
 800d8a6:	68bb      	ldr	r3, [r7, #8]
 800d8a8:	f023 0310 	bic.w	r3, r3, #16
 800d8ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	461a      	mov	r2, r3
 800d8b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d8b6:	61bb      	str	r3, [r7, #24]
 800d8b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8ba:	6979      	ldr	r1, [r7, #20]
 800d8bc:	69ba      	ldr	r2, [r7, #24]
 800d8be:	e841 2300 	strex	r3, r2, [r1]
 800d8c2:	613b      	str	r3, [r7, #16]
   return(result);
 800d8c4:	693b      	ldr	r3, [r7, #16]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d1e6      	bne.n	800d898 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	69db      	ldr	r3, [r3, #28]
 800d8d0:	f003 0310 	and.w	r3, r3, #16
 800d8d4:	2b10      	cmp	r3, #16
 800d8d6:	d103      	bne.n	800d8e0 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	2210      	movs	r2, #16
 800d8de:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d8e6:	4619      	mov	r1, r3
 800d8e8:	6878      	ldr	r0, [r7, #4]
 800d8ea:	f7ff f8d7 	bl	800ca9c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d8ee:	e00b      	b.n	800d908 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800d8f0:	6878      	ldr	r0, [r7, #4]
 800d8f2:	f7f3 ffc3 	bl	800187c <HAL_UART_RxCpltCallback>
}
 800d8f6:	e007      	b.n	800d908 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	699a      	ldr	r2, [r3, #24]
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	f042 0208 	orr.w	r2, r2, #8
 800d906:	619a      	str	r2, [r3, #24]
}
 800d908:	bf00      	nop
 800d90a:	3770      	adds	r7, #112	@ 0x70
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bd80      	pop	{r7, pc}
 800d910:	44002400 	.word	0x44002400
 800d914:	54002400 	.word	0x54002400

0800d918 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	b0ac      	sub	sp, #176	@ 0xb0
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d926:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	69db      	ldr	r3, [r3, #28]
 800d930:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	689b      	ldr	r3, [r3, #8]
 800d944:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d94e:	2b22      	cmp	r3, #34	@ 0x22
 800d950:	f040 8188 	bne.w	800dc64 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d95a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d95e:	e12b      	b.n	800dbb8 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d966:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d96a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800d96e:	b2d9      	uxtb	r1, r3
 800d970:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800d974:	b2da      	uxtb	r2, r3
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d97a:	400a      	ands	r2, r1
 800d97c:	b2d2      	uxtb	r2, r2
 800d97e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d984:	1c5a      	adds	r2, r3, #1
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d990:	b29b      	uxth	r3, r3
 800d992:	3b01      	subs	r3, #1
 800d994:	b29a      	uxth	r2, r3
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	69db      	ldr	r3, [r3, #28]
 800d9a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d9a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9aa:	f003 0307 	and.w	r3, r3, #7
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d053      	beq.n	800da5a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d9b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9b6:	f003 0301 	and.w	r3, r3, #1
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d011      	beq.n	800d9e2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800d9be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d9c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d00b      	beq.n	800d9e2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	2201      	movs	r2, #1
 800d9d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d9d8:	f043 0201 	orr.w	r2, r3, #1
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d9e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9e6:	f003 0302 	and.w	r3, r3, #2
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d011      	beq.n	800da12 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800d9ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d9f2:	f003 0301 	and.w	r3, r3, #1
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d00b      	beq.n	800da12 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	2202      	movs	r2, #2
 800da00:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da08:	f043 0204 	orr.w	r2, r3, #4
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800da12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da16:	f003 0304 	and.w	r3, r3, #4
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d011      	beq.n	800da42 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800da1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da22:	f003 0301 	and.w	r3, r3, #1
 800da26:	2b00      	cmp	r3, #0
 800da28:	d00b      	beq.n	800da42 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	2204      	movs	r2, #4
 800da30:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da38:	f043 0202 	orr.w	r2, r3, #2
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d006      	beq.n	800da5a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800da4c:	6878      	ldr	r0, [r7, #4]
 800da4e:	f7ff f81b 	bl	800ca88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	2200      	movs	r2, #0
 800da56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800da60:	b29b      	uxth	r3, r3
 800da62:	2b00      	cmp	r3, #0
 800da64:	f040 80a8 	bne.w	800dbb8 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800da70:	e853 3f00 	ldrex	r3, [r3]
 800da74:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800da76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800da7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	461a      	mov	r2, r3
 800da86:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800da8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800da8c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da8e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800da90:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800da92:	e841 2300 	strex	r3, r2, [r1]
 800da96:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800da98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d1e4      	bne.n	800da68 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	3308      	adds	r3, #8
 800daa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daa6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800daa8:	e853 3f00 	ldrex	r3, [r3]
 800daac:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800daae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dab0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dab4:	f023 0301 	bic.w	r3, r3, #1
 800dab8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	3308      	adds	r3, #8
 800dac2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800dac6:	66ba      	str	r2, [r7, #104]	@ 0x68
 800dac8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daca:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800dacc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800dace:	e841 2300 	strex	r3, r2, [r1]
 800dad2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800dad4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d1e1      	bne.n	800da9e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	2220      	movs	r2, #32
 800dade:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	2200      	movs	r2, #0
 800dae6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	2200      	movs	r2, #0
 800daec:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	4a62      	ldr	r2, [pc, #392]	@ (800dc7c <UART_RxISR_8BIT_FIFOEN+0x364>)
 800daf4:	4293      	cmp	r3, r2
 800daf6:	d026      	beq.n	800db46 <UART_RxISR_8BIT_FIFOEN+0x22e>
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	4a60      	ldr	r2, [pc, #384]	@ (800dc80 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800dafe:	4293      	cmp	r3, r2
 800db00:	d021      	beq.n	800db46 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	685b      	ldr	r3, [r3, #4]
 800db08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d01a      	beq.n	800db46 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800db18:	e853 3f00 	ldrex	r3, [r3]
 800db1c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800db1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db20:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800db24:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	461a      	mov	r2, r3
 800db2e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800db32:	657b      	str	r3, [r7, #84]	@ 0x54
 800db34:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db36:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800db38:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800db3a:	e841 2300 	strex	r3, r2, [r1]
 800db3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800db40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db42:	2b00      	cmp	r3, #0
 800db44:	d1e4      	bne.n	800db10 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800db4a:	2b01      	cmp	r3, #1
 800db4c:	d130      	bne.n	800dbb0 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	2200      	movs	r2, #0
 800db52:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db5c:	e853 3f00 	ldrex	r3, [r3]
 800db60:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800db62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db64:	f023 0310 	bic.w	r3, r3, #16
 800db68:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	461a      	mov	r2, r3
 800db72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800db76:	643b      	str	r3, [r7, #64]	@ 0x40
 800db78:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db7a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800db7c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800db7e:	e841 2300 	strex	r3, r2, [r1]
 800db82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800db84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db86:	2b00      	cmp	r3, #0
 800db88:	d1e4      	bne.n	800db54 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	69db      	ldr	r3, [r3, #28]
 800db90:	f003 0310 	and.w	r3, r3, #16
 800db94:	2b10      	cmp	r3, #16
 800db96:	d103      	bne.n	800dba0 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	2210      	movs	r2, #16
 800db9e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dba6:	4619      	mov	r1, r3
 800dba8:	6878      	ldr	r0, [r7, #4]
 800dbaa:	f7fe ff77 	bl	800ca9c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800dbae:	e00e      	b.n	800dbce <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800dbb0:	6878      	ldr	r0, [r7, #4]
 800dbb2:	f7f3 fe63 	bl	800187c <HAL_UART_RxCpltCallback>
        break;
 800dbb6:	e00a      	b.n	800dbce <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800dbb8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d006      	beq.n	800dbce <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800dbc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbc4:	f003 0320 	and.w	r3, r3, #32
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	f47f aec9 	bne.w	800d960 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dbd4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800dbd8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d049      	beq.n	800dc74 <UART_RxISR_8BIT_FIFOEN+0x35c>
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800dbe6:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800dbea:	429a      	cmp	r2, r3
 800dbec:	d242      	bcs.n	800dc74 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	3308      	adds	r3, #8
 800dbf4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbf6:	6a3b      	ldr	r3, [r7, #32]
 800dbf8:	e853 3f00 	ldrex	r3, [r3]
 800dbfc:	61fb      	str	r3, [r7, #28]
   return(result);
 800dbfe:	69fb      	ldr	r3, [r7, #28]
 800dc00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dc04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	3308      	adds	r3, #8
 800dc0e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800dc12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dc14:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dc18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dc1a:	e841 2300 	strex	r3, r2, [r1]
 800dc1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dc20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d1e3      	bne.n	800dbee <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	4a16      	ldr	r2, [pc, #88]	@ (800dc84 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800dc2a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	e853 3f00 	ldrex	r3, [r3]
 800dc38:	60bb      	str	r3, [r7, #8]
   return(result);
 800dc3a:	68bb      	ldr	r3, [r7, #8]
 800dc3c:	f043 0320 	orr.w	r3, r3, #32
 800dc40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	461a      	mov	r2, r3
 800dc4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dc4e:	61bb      	str	r3, [r7, #24]
 800dc50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc52:	6979      	ldr	r1, [r7, #20]
 800dc54:	69ba      	ldr	r2, [r7, #24]
 800dc56:	e841 2300 	strex	r3, r2, [r1]
 800dc5a:	613b      	str	r3, [r7, #16]
   return(result);
 800dc5c:	693b      	ldr	r3, [r7, #16]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d1e4      	bne.n	800dc2c <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dc62:	e007      	b.n	800dc74 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	699a      	ldr	r2, [r3, #24]
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	f042 0208 	orr.w	r2, r2, #8
 800dc72:	619a      	str	r2, [r3, #24]
}
 800dc74:	bf00      	nop
 800dc76:	37b0      	adds	r7, #176	@ 0xb0
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bd80      	pop	{r7, pc}
 800dc7c:	44002400 	.word	0x44002400
 800dc80:	54002400 	.word	0x54002400
 800dc84:	0800d591 	.word	0x0800d591

0800dc88 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800dc88:	b580      	push	{r7, lr}
 800dc8a:	b0ae      	sub	sp, #184	@ 0xb8
 800dc8c:	af00      	add	r7, sp, #0
 800dc8e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800dc96:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	69db      	ldr	r3, [r3, #28]
 800dca0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	689b      	ldr	r3, [r3, #8]
 800dcb4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dcbe:	2b22      	cmp	r3, #34	@ 0x22
 800dcc0:	f040 818c 	bne.w	800dfdc <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800dcca:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800dcce:	e12f      	b.n	800df30 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcd6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dcde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800dce2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800dce6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800dcea:	4013      	ands	r3, r2
 800dcec:	b29a      	uxth	r2, r3
 800dcee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dcf2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dcf8:	1c9a      	adds	r2, r3, #2
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dd04:	b29b      	uxth	r3, r3
 800dd06:	3b01      	subs	r3, #1
 800dd08:	b29a      	uxth	r2, r3
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	69db      	ldr	r3, [r3, #28]
 800dd16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800dd1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800dd1e:	f003 0307 	and.w	r3, r3, #7
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d053      	beq.n	800ddce <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800dd26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800dd2a:	f003 0301 	and.w	r3, r3, #1
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d011      	beq.n	800dd56 <UART_RxISR_16BIT_FIFOEN+0xce>
 800dd32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d00b      	beq.n	800dd56 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	2201      	movs	r2, #1
 800dd44:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dd4c:	f043 0201 	orr.w	r2, r3, #1
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dd56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800dd5a:	f003 0302 	and.w	r3, r3, #2
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d011      	beq.n	800dd86 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800dd62:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dd66:	f003 0301 	and.w	r3, r3, #1
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d00b      	beq.n	800dd86 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	2202      	movs	r2, #2
 800dd74:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dd7c:	f043 0204 	orr.w	r2, r3, #4
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dd86:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800dd8a:	f003 0304 	and.w	r3, r3, #4
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d011      	beq.n	800ddb6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800dd92:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dd96:	f003 0301 	and.w	r3, r3, #1
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d00b      	beq.n	800ddb6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	2204      	movs	r2, #4
 800dda4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ddac:	f043 0202 	orr.w	r2, r3, #2
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d006      	beq.n	800ddce <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ddc0:	6878      	ldr	r0, [r7, #4]
 800ddc2:	f7fe fe61 	bl	800ca88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2200      	movs	r2, #0
 800ddca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ddd4:	b29b      	uxth	r3, r3
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	f040 80aa 	bne.w	800df30 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dde2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dde4:	e853 3f00 	ldrex	r3, [r3]
 800dde8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ddea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ddec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ddf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	461a      	mov	r2, r3
 800ddfa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ddfe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800de02:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de04:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800de06:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800de0a:	e841 2300 	strex	r3, r2, [r1]
 800de0e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800de10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de12:	2b00      	cmp	r3, #0
 800de14:	d1e2      	bne.n	800dddc <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	3308      	adds	r3, #8
 800de1c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800de20:	e853 3f00 	ldrex	r3, [r3]
 800de24:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800de26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800de28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800de2c:	f023 0301 	bic.w	r3, r3, #1
 800de30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	3308      	adds	r3, #8
 800de3a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800de3e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800de40:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de42:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800de44:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800de46:	e841 2300 	strex	r3, r2, [r1]
 800de4a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800de4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d1e1      	bne.n	800de16 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	2220      	movs	r2, #32
 800de56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	2200      	movs	r2, #0
 800de5e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	2200      	movs	r2, #0
 800de64:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	4a62      	ldr	r2, [pc, #392]	@ (800dff4 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800de6c:	4293      	cmp	r3, r2
 800de6e:	d026      	beq.n	800debe <UART_RxISR_16BIT_FIFOEN+0x236>
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	4a60      	ldr	r2, [pc, #384]	@ (800dff8 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800de76:	4293      	cmp	r3, r2
 800de78:	d021      	beq.n	800debe <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	685b      	ldr	r3, [r3, #4]
 800de80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800de84:	2b00      	cmp	r3, #0
 800de86:	d01a      	beq.n	800debe <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800de90:	e853 3f00 	ldrex	r3, [r3]
 800de94:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800de96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de98:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800de9c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	461a      	mov	r2, r3
 800dea6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800deaa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800deac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800deb0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800deb2:	e841 2300 	strex	r3, r2, [r1]
 800deb6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800deb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800deba:	2b00      	cmp	r3, #0
 800debc:	d1e4      	bne.n	800de88 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dec2:	2b01      	cmp	r3, #1
 800dec4:	d130      	bne.n	800df28 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	2200      	movs	r2, #0
 800deca:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ded2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ded4:	e853 3f00 	ldrex	r3, [r3]
 800ded8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800deda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dedc:	f023 0310 	bic.w	r3, r3, #16
 800dee0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	461a      	mov	r2, r3
 800deea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800deee:	647b      	str	r3, [r7, #68]	@ 0x44
 800def0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800def2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800def4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800def6:	e841 2300 	strex	r3, r2, [r1]
 800defa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800defc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800defe:	2b00      	cmp	r3, #0
 800df00:	d1e4      	bne.n	800decc <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	69db      	ldr	r3, [r3, #28]
 800df08:	f003 0310 	and.w	r3, r3, #16
 800df0c:	2b10      	cmp	r3, #16
 800df0e:	d103      	bne.n	800df18 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	2210      	movs	r2, #16
 800df16:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800df1e:	4619      	mov	r1, r3
 800df20:	6878      	ldr	r0, [r7, #4]
 800df22:	f7fe fdbb 	bl	800ca9c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800df26:	e00e      	b.n	800df46 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800df28:	6878      	ldr	r0, [r7, #4]
 800df2a:	f7f3 fca7 	bl	800187c <HAL_UART_RxCpltCallback>
        break;
 800df2e:	e00a      	b.n	800df46 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800df30:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800df34:	2b00      	cmp	r3, #0
 800df36:	d006      	beq.n	800df46 <UART_RxISR_16BIT_FIFOEN+0x2be>
 800df38:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800df3c:	f003 0320 	and.w	r3, r3, #32
 800df40:	2b00      	cmp	r3, #0
 800df42:	f47f aec5 	bne.w	800dcd0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df4c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800df50:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800df54:	2b00      	cmp	r3, #0
 800df56:	d049      	beq.n	800dfec <UART_RxISR_16BIT_FIFOEN+0x364>
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800df5e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800df62:	429a      	cmp	r2, r3
 800df64:	d242      	bcs.n	800dfec <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	3308      	adds	r3, #8
 800df6c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df70:	e853 3f00 	ldrex	r3, [r3]
 800df74:	623b      	str	r3, [r7, #32]
   return(result);
 800df76:	6a3b      	ldr	r3, [r7, #32]
 800df78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800df7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	3308      	adds	r3, #8
 800df86:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800df8a:	633a      	str	r2, [r7, #48]	@ 0x30
 800df8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800df90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800df92:	e841 2300 	strex	r3, r2, [r1]
 800df96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800df98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d1e3      	bne.n	800df66 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	4a16      	ldr	r2, [pc, #88]	@ (800dffc <UART_RxISR_16BIT_FIFOEN+0x374>)
 800dfa2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfaa:	693b      	ldr	r3, [r7, #16]
 800dfac:	e853 3f00 	ldrex	r3, [r3]
 800dfb0:	60fb      	str	r3, [r7, #12]
   return(result);
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	f043 0320 	orr.w	r3, r3, #32
 800dfb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	461a      	mov	r2, r3
 800dfc2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dfc6:	61fb      	str	r3, [r7, #28]
 800dfc8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfca:	69b9      	ldr	r1, [r7, #24]
 800dfcc:	69fa      	ldr	r2, [r7, #28]
 800dfce:	e841 2300 	strex	r3, r2, [r1]
 800dfd2:	617b      	str	r3, [r7, #20]
   return(result);
 800dfd4:	697b      	ldr	r3, [r7, #20]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d1e4      	bne.n	800dfa4 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dfda:	e007      	b.n	800dfec <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	699a      	ldr	r2, [r3, #24]
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	f042 0208 	orr.w	r2, r2, #8
 800dfea:	619a      	str	r2, [r3, #24]
}
 800dfec:	bf00      	nop
 800dfee:	37b8      	adds	r7, #184	@ 0xb8
 800dff0:	46bd      	mov	sp, r7
 800dff2:	bd80      	pop	{r7, pc}
 800dff4:	44002400 	.word	0x44002400
 800dff8:	54002400 	.word	0x54002400
 800dffc:	0800d755 	.word	0x0800d755

0800e000 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e000:	b480      	push	{r7}
 800e002:	b083      	sub	sp, #12
 800e004:	af00      	add	r7, sp, #0
 800e006:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e008:	bf00      	nop
 800e00a:	370c      	adds	r7, #12
 800e00c:	46bd      	mov	sp, r7
 800e00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e012:	4770      	bx	lr

0800e014 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e014:	b480      	push	{r7}
 800e016:	b083      	sub	sp, #12
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e01c:	bf00      	nop
 800e01e:	370c      	adds	r7, #12
 800e020:	46bd      	mov	sp, r7
 800e022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e026:	4770      	bx	lr

0800e028 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e028:	b480      	push	{r7}
 800e02a:	b083      	sub	sp, #12
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e030:	bf00      	nop
 800e032:	370c      	adds	r7, #12
 800e034:	46bd      	mov	sp, r7
 800e036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e03a:	4770      	bx	lr

0800e03c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e03c:	b480      	push	{r7}
 800e03e:	b085      	sub	sp, #20
 800e040:	af00      	add	r7, sp, #0
 800e042:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e04a:	2b01      	cmp	r3, #1
 800e04c:	d101      	bne.n	800e052 <HAL_UARTEx_DisableFifoMode+0x16>
 800e04e:	2302      	movs	r3, #2
 800e050:	e027      	b.n	800e0a2 <HAL_UARTEx_DisableFifoMode+0x66>
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	2201      	movs	r2, #1
 800e056:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	2224      	movs	r2, #36	@ 0x24
 800e05e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	681a      	ldr	r2, [r3, #0]
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	f022 0201 	bic.w	r2, r2, #1
 800e078:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e080:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	2200      	movs	r2, #0
 800e086:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	68fa      	ldr	r2, [r7, #12]
 800e08e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	2220      	movs	r2, #32
 800e094:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	2200      	movs	r2, #0
 800e09c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e0a0:	2300      	movs	r3, #0
}
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	3714      	adds	r7, #20
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ac:	4770      	bx	lr

0800e0ae <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e0ae:	b580      	push	{r7, lr}
 800e0b0:	b084      	sub	sp, #16
 800e0b2:	af00      	add	r7, sp, #0
 800e0b4:	6078      	str	r0, [r7, #4]
 800e0b6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e0be:	2b01      	cmp	r3, #1
 800e0c0:	d101      	bne.n	800e0c6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e0c2:	2302      	movs	r3, #2
 800e0c4:	e02d      	b.n	800e122 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	2201      	movs	r2, #1
 800e0ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	2224      	movs	r2, #36	@ 0x24
 800e0d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	681a      	ldr	r2, [r3, #0]
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	f022 0201 	bic.w	r2, r2, #1
 800e0ec:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	689b      	ldr	r3, [r3, #8]
 800e0f4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	683a      	ldr	r2, [r7, #0]
 800e0fe:	430a      	orrs	r2, r1
 800e100:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e102:	6878      	ldr	r0, [r7, #4]
 800e104:	f000 f850 	bl	800e1a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	68fa      	ldr	r2, [r7, #12]
 800e10e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	2220      	movs	r2, #32
 800e114:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	2200      	movs	r2, #0
 800e11c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e120:	2300      	movs	r3, #0
}
 800e122:	4618      	mov	r0, r3
 800e124:	3710      	adds	r7, #16
 800e126:	46bd      	mov	sp, r7
 800e128:	bd80      	pop	{r7, pc}

0800e12a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e12a:	b580      	push	{r7, lr}
 800e12c:	b084      	sub	sp, #16
 800e12e:	af00      	add	r7, sp, #0
 800e130:	6078      	str	r0, [r7, #4]
 800e132:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e13a:	2b01      	cmp	r3, #1
 800e13c:	d101      	bne.n	800e142 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e13e:	2302      	movs	r3, #2
 800e140:	e02d      	b.n	800e19e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	2201      	movs	r2, #1
 800e146:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	2224      	movs	r2, #36	@ 0x24
 800e14e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	681a      	ldr	r2, [r3, #0]
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	f022 0201 	bic.w	r2, r2, #1
 800e168:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	689b      	ldr	r3, [r3, #8]
 800e170:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	683a      	ldr	r2, [r7, #0]
 800e17a:	430a      	orrs	r2, r1
 800e17c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e17e:	6878      	ldr	r0, [r7, #4]
 800e180:	f000 f812 	bl	800e1a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	681b      	ldr	r3, [r3, #0]
 800e188:	68fa      	ldr	r2, [r7, #12]
 800e18a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	2220      	movs	r2, #32
 800e190:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	2200      	movs	r2, #0
 800e198:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e19c:	2300      	movs	r3, #0
}
 800e19e:	4618      	mov	r0, r3
 800e1a0:	3710      	adds	r7, #16
 800e1a2:	46bd      	mov	sp, r7
 800e1a4:	bd80      	pop	{r7, pc}
	...

0800e1a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e1a8:	b480      	push	{r7}
 800e1aa:	b085      	sub	sp, #20
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d108      	bne.n	800e1ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	2201      	movs	r2, #1
 800e1bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	2201      	movs	r2, #1
 800e1c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e1c8:	e031      	b.n	800e22e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e1ca:	2308      	movs	r3, #8
 800e1cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e1ce:	2308      	movs	r3, #8
 800e1d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	689b      	ldr	r3, [r3, #8]
 800e1d8:	0e5b      	lsrs	r3, r3, #25
 800e1da:	b2db      	uxtb	r3, r3
 800e1dc:	f003 0307 	and.w	r3, r3, #7
 800e1e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	689b      	ldr	r3, [r3, #8]
 800e1e8:	0f5b      	lsrs	r3, r3, #29
 800e1ea:	b2db      	uxtb	r3, r3
 800e1ec:	f003 0307 	and.w	r3, r3, #7
 800e1f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e1f2:	7bbb      	ldrb	r3, [r7, #14]
 800e1f4:	7b3a      	ldrb	r2, [r7, #12]
 800e1f6:	4911      	ldr	r1, [pc, #68]	@ (800e23c <UARTEx_SetNbDataToProcess+0x94>)
 800e1f8:	5c8a      	ldrb	r2, [r1, r2]
 800e1fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e1fe:	7b3a      	ldrb	r2, [r7, #12]
 800e200:	490f      	ldr	r1, [pc, #60]	@ (800e240 <UARTEx_SetNbDataToProcess+0x98>)
 800e202:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e204:	fb93 f3f2 	sdiv	r3, r3, r2
 800e208:	b29a      	uxth	r2, r3
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e210:	7bfb      	ldrb	r3, [r7, #15]
 800e212:	7b7a      	ldrb	r2, [r7, #13]
 800e214:	4909      	ldr	r1, [pc, #36]	@ (800e23c <UARTEx_SetNbDataToProcess+0x94>)
 800e216:	5c8a      	ldrb	r2, [r1, r2]
 800e218:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e21c:	7b7a      	ldrb	r2, [r7, #13]
 800e21e:	4908      	ldr	r1, [pc, #32]	@ (800e240 <UARTEx_SetNbDataToProcess+0x98>)
 800e220:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e222:	fb93 f3f2 	sdiv	r3, r3, r2
 800e226:	b29a      	uxth	r2, r3
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e22e:	bf00      	nop
 800e230:	3714      	adds	r7, #20
 800e232:	46bd      	mov	sp, r7
 800e234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e238:	4770      	bx	lr
 800e23a:	bf00      	nop
 800e23c:	08010fc4 	.word	0x08010fc4
 800e240:	08010fcc 	.word	0x08010fcc

0800e244 <_ZdlPv>:
 800e244:	f000 b842 	b.w	800e2cc <free>

0800e248 <_ZdlPvj>:
 800e248:	f7ff bffc 	b.w	800e244 <_ZdlPv>

0800e24c <_ZdaPv>:
 800e24c:	f7ff bffa 	b.w	800e244 <_ZdlPv>

0800e250 <_Znwj>:
 800e250:	2801      	cmp	r0, #1
 800e252:	bf38      	it	cc
 800e254:	2001      	movcc	r0, #1
 800e256:	b510      	push	{r4, lr}
 800e258:	4604      	mov	r4, r0
 800e25a:	4620      	mov	r0, r4
 800e25c:	f000 f82e 	bl	800e2bc <malloc>
 800e260:	b100      	cbz	r0, 800e264 <_Znwj+0x14>
 800e262:	bd10      	pop	{r4, pc}
 800e264:	f000 f818 	bl	800e298 <_ZSt15get_new_handlerv>
 800e268:	b908      	cbnz	r0, 800e26e <_Znwj+0x1e>
 800e26a:	f000 f81b 	bl	800e2a4 <abort>
 800e26e:	4780      	blx	r0
 800e270:	e7f3      	b.n	800e25a <_Znwj+0xa>

0800e272 <_Znaj>:
 800e272:	f7ff bfed 	b.w	800e250 <_Znwj>

0800e276 <_ZNSaIcEC1Ev>:
 800e276:	4770      	bx	lr

0800e278 <_ZNSaIcEC1ERKS_>:
 800e278:	4770      	bx	lr

0800e27a <_ZNSaIcED1Ev>:
 800e27a:	4770      	bx	lr

0800e27c <_ZSt17__throw_bad_allocv>:
 800e27c:	b508      	push	{r3, lr}
 800e27e:	f000 f811 	bl	800e2a4 <abort>

0800e282 <_ZSt28__throw_bad_array_new_lengthv>:
 800e282:	b508      	push	{r3, lr}
 800e284:	f000 f80e 	bl	800e2a4 <abort>

0800e288 <_ZSt20__throw_length_errorPKc>:
 800e288:	b508      	push	{r3, lr}
 800e28a:	f000 f80b 	bl	800e2a4 <abort>

0800e28e <_ZSt24__throw_out_of_range_fmtPKcz>:
 800e28e:	b40f      	push	{r0, r1, r2, r3}
 800e290:	b508      	push	{r3, lr}
 800e292:	f000 f807 	bl	800e2a4 <abort>
	...

0800e298 <_ZSt15get_new_handlerv>:
 800e298:	4b01      	ldr	r3, [pc, #4]	@ (800e2a0 <_ZSt15get_new_handlerv+0x8>)
 800e29a:	e8d3 0faf 	lda	r0, [r3]
 800e29e:	4770      	bx	lr
 800e2a0:	20000370 	.word	0x20000370

0800e2a4 <abort>:
 800e2a4:	2006      	movs	r0, #6
 800e2a6:	b508      	push	{r3, lr}
 800e2a8:	f000 fef4 	bl	800f094 <raise>
 800e2ac:	2001      	movs	r0, #1
 800e2ae:	f7f5 fb17 	bl	80038e0 <_exit>

0800e2b2 <atoi>:
 800e2b2:	220a      	movs	r2, #10
 800e2b4:	2100      	movs	r1, #0
 800e2b6:	f000 b939 	b.w	800e52c <strtol>
	...

0800e2bc <malloc>:
 800e2bc:	4b02      	ldr	r3, [pc, #8]	@ (800e2c8 <malloc+0xc>)
 800e2be:	4601      	mov	r1, r0
 800e2c0:	6818      	ldr	r0, [r3, #0]
 800e2c2:	f000 b82d 	b.w	800e320 <_malloc_r>
 800e2c6:	bf00      	nop
 800e2c8:	20000018 	.word	0x20000018

0800e2cc <free>:
 800e2cc:	4b02      	ldr	r3, [pc, #8]	@ (800e2d8 <free+0xc>)
 800e2ce:	4601      	mov	r1, r0
 800e2d0:	6818      	ldr	r0, [r3, #0]
 800e2d2:	f001 bdf1 	b.w	800feb8 <_free_r>
 800e2d6:	bf00      	nop
 800e2d8:	20000018 	.word	0x20000018

0800e2dc <sbrk_aligned>:
 800e2dc:	b570      	push	{r4, r5, r6, lr}
 800e2de:	4e0f      	ldr	r6, [pc, #60]	@ (800e31c <sbrk_aligned+0x40>)
 800e2e0:	460c      	mov	r4, r1
 800e2e2:	4605      	mov	r5, r0
 800e2e4:	6831      	ldr	r1, [r6, #0]
 800e2e6:	b911      	cbnz	r1, 800e2ee <sbrk_aligned+0x12>
 800e2e8:	f000 ff28 	bl	800f13c <_sbrk_r>
 800e2ec:	6030      	str	r0, [r6, #0]
 800e2ee:	4621      	mov	r1, r4
 800e2f0:	4628      	mov	r0, r5
 800e2f2:	f000 ff23 	bl	800f13c <_sbrk_r>
 800e2f6:	1c43      	adds	r3, r0, #1
 800e2f8:	d103      	bne.n	800e302 <sbrk_aligned+0x26>
 800e2fa:	f04f 34ff 	mov.w	r4, #4294967295
 800e2fe:	4620      	mov	r0, r4
 800e300:	bd70      	pop	{r4, r5, r6, pc}
 800e302:	1cc4      	adds	r4, r0, #3
 800e304:	f024 0403 	bic.w	r4, r4, #3
 800e308:	42a0      	cmp	r0, r4
 800e30a:	d0f8      	beq.n	800e2fe <sbrk_aligned+0x22>
 800e30c:	1a21      	subs	r1, r4, r0
 800e30e:	4628      	mov	r0, r5
 800e310:	f000 ff14 	bl	800f13c <_sbrk_r>
 800e314:	3001      	adds	r0, #1
 800e316:	d1f2      	bne.n	800e2fe <sbrk_aligned+0x22>
 800e318:	e7ef      	b.n	800e2fa <sbrk_aligned+0x1e>
 800e31a:	bf00      	nop
 800e31c:	20000374 	.word	0x20000374

0800e320 <_malloc_r>:
 800e320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e324:	1ccd      	adds	r5, r1, #3
 800e326:	4606      	mov	r6, r0
 800e328:	f025 0503 	bic.w	r5, r5, #3
 800e32c:	3508      	adds	r5, #8
 800e32e:	2d0c      	cmp	r5, #12
 800e330:	bf38      	it	cc
 800e332:	250c      	movcc	r5, #12
 800e334:	2d00      	cmp	r5, #0
 800e336:	db01      	blt.n	800e33c <_malloc_r+0x1c>
 800e338:	42a9      	cmp	r1, r5
 800e33a:	d904      	bls.n	800e346 <_malloc_r+0x26>
 800e33c:	230c      	movs	r3, #12
 800e33e:	6033      	str	r3, [r6, #0]
 800e340:	2000      	movs	r0, #0
 800e342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e346:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e41c <_malloc_r+0xfc>
 800e34a:	f000 f869 	bl	800e420 <__malloc_lock>
 800e34e:	f8d8 3000 	ldr.w	r3, [r8]
 800e352:	461c      	mov	r4, r3
 800e354:	bb44      	cbnz	r4, 800e3a8 <_malloc_r+0x88>
 800e356:	4629      	mov	r1, r5
 800e358:	4630      	mov	r0, r6
 800e35a:	f7ff ffbf 	bl	800e2dc <sbrk_aligned>
 800e35e:	1c43      	adds	r3, r0, #1
 800e360:	4604      	mov	r4, r0
 800e362:	d158      	bne.n	800e416 <_malloc_r+0xf6>
 800e364:	f8d8 4000 	ldr.w	r4, [r8]
 800e368:	4627      	mov	r7, r4
 800e36a:	2f00      	cmp	r7, #0
 800e36c:	d143      	bne.n	800e3f6 <_malloc_r+0xd6>
 800e36e:	2c00      	cmp	r4, #0
 800e370:	d04b      	beq.n	800e40a <_malloc_r+0xea>
 800e372:	6823      	ldr	r3, [r4, #0]
 800e374:	4639      	mov	r1, r7
 800e376:	4630      	mov	r0, r6
 800e378:	eb04 0903 	add.w	r9, r4, r3
 800e37c:	f000 fede 	bl	800f13c <_sbrk_r>
 800e380:	4581      	cmp	r9, r0
 800e382:	d142      	bne.n	800e40a <_malloc_r+0xea>
 800e384:	6821      	ldr	r1, [r4, #0]
 800e386:	4630      	mov	r0, r6
 800e388:	1a6d      	subs	r5, r5, r1
 800e38a:	4629      	mov	r1, r5
 800e38c:	f7ff ffa6 	bl	800e2dc <sbrk_aligned>
 800e390:	3001      	adds	r0, #1
 800e392:	d03a      	beq.n	800e40a <_malloc_r+0xea>
 800e394:	6823      	ldr	r3, [r4, #0]
 800e396:	442b      	add	r3, r5
 800e398:	6023      	str	r3, [r4, #0]
 800e39a:	f8d8 3000 	ldr.w	r3, [r8]
 800e39e:	685a      	ldr	r2, [r3, #4]
 800e3a0:	bb62      	cbnz	r2, 800e3fc <_malloc_r+0xdc>
 800e3a2:	f8c8 7000 	str.w	r7, [r8]
 800e3a6:	e00f      	b.n	800e3c8 <_malloc_r+0xa8>
 800e3a8:	6822      	ldr	r2, [r4, #0]
 800e3aa:	1b52      	subs	r2, r2, r5
 800e3ac:	d420      	bmi.n	800e3f0 <_malloc_r+0xd0>
 800e3ae:	2a0b      	cmp	r2, #11
 800e3b0:	d917      	bls.n	800e3e2 <_malloc_r+0xc2>
 800e3b2:	1961      	adds	r1, r4, r5
 800e3b4:	42a3      	cmp	r3, r4
 800e3b6:	6025      	str	r5, [r4, #0]
 800e3b8:	bf18      	it	ne
 800e3ba:	6059      	strne	r1, [r3, #4]
 800e3bc:	6863      	ldr	r3, [r4, #4]
 800e3be:	bf08      	it	eq
 800e3c0:	f8c8 1000 	streq.w	r1, [r8]
 800e3c4:	5162      	str	r2, [r4, r5]
 800e3c6:	604b      	str	r3, [r1, #4]
 800e3c8:	4630      	mov	r0, r6
 800e3ca:	f000 f82f 	bl	800e42c <__malloc_unlock>
 800e3ce:	f104 000b 	add.w	r0, r4, #11
 800e3d2:	1d23      	adds	r3, r4, #4
 800e3d4:	f020 0007 	bic.w	r0, r0, #7
 800e3d8:	1ac2      	subs	r2, r0, r3
 800e3da:	bf1c      	itt	ne
 800e3dc:	1a1b      	subne	r3, r3, r0
 800e3de:	50a3      	strne	r3, [r4, r2]
 800e3e0:	e7af      	b.n	800e342 <_malloc_r+0x22>
 800e3e2:	6862      	ldr	r2, [r4, #4]
 800e3e4:	42a3      	cmp	r3, r4
 800e3e6:	bf0c      	ite	eq
 800e3e8:	f8c8 2000 	streq.w	r2, [r8]
 800e3ec:	605a      	strne	r2, [r3, #4]
 800e3ee:	e7eb      	b.n	800e3c8 <_malloc_r+0xa8>
 800e3f0:	4623      	mov	r3, r4
 800e3f2:	6864      	ldr	r4, [r4, #4]
 800e3f4:	e7ae      	b.n	800e354 <_malloc_r+0x34>
 800e3f6:	463c      	mov	r4, r7
 800e3f8:	687f      	ldr	r7, [r7, #4]
 800e3fa:	e7b6      	b.n	800e36a <_malloc_r+0x4a>
 800e3fc:	461a      	mov	r2, r3
 800e3fe:	685b      	ldr	r3, [r3, #4]
 800e400:	42a3      	cmp	r3, r4
 800e402:	d1fb      	bne.n	800e3fc <_malloc_r+0xdc>
 800e404:	2300      	movs	r3, #0
 800e406:	6053      	str	r3, [r2, #4]
 800e408:	e7de      	b.n	800e3c8 <_malloc_r+0xa8>
 800e40a:	230c      	movs	r3, #12
 800e40c:	4630      	mov	r0, r6
 800e40e:	6033      	str	r3, [r6, #0]
 800e410:	f000 f80c 	bl	800e42c <__malloc_unlock>
 800e414:	e794      	b.n	800e340 <_malloc_r+0x20>
 800e416:	6005      	str	r5, [r0, #0]
 800e418:	e7d6      	b.n	800e3c8 <_malloc_r+0xa8>
 800e41a:	bf00      	nop
 800e41c:	20000378 	.word	0x20000378

0800e420 <__malloc_lock>:
 800e420:	4801      	ldr	r0, [pc, #4]	@ (800e428 <__malloc_lock+0x8>)
 800e422:	f000 bed8 	b.w	800f1d6 <__retarget_lock_acquire_recursive>
 800e426:	bf00      	nop
 800e428:	200004bc 	.word	0x200004bc

0800e42c <__malloc_unlock>:
 800e42c:	4801      	ldr	r0, [pc, #4]	@ (800e434 <__malloc_unlock+0x8>)
 800e42e:	f000 bed3 	b.w	800f1d8 <__retarget_lock_release_recursive>
 800e432:	bf00      	nop
 800e434:	200004bc 	.word	0x200004bc

0800e438 <_strtol_l.constprop.0>:
 800e438:	2b24      	cmp	r3, #36	@ 0x24
 800e43a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e43e:	4686      	mov	lr, r0
 800e440:	4690      	mov	r8, r2
 800e442:	d801      	bhi.n	800e448 <_strtol_l.constprop.0+0x10>
 800e444:	2b01      	cmp	r3, #1
 800e446:	d106      	bne.n	800e456 <_strtol_l.constprop.0+0x1e>
 800e448:	f000 fe9a 	bl	800f180 <__errno>
 800e44c:	2316      	movs	r3, #22
 800e44e:	6003      	str	r3, [r0, #0]
 800e450:	2000      	movs	r0, #0
 800e452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e456:	460d      	mov	r5, r1
 800e458:	4833      	ldr	r0, [pc, #204]	@ (800e528 <_strtol_l.constprop.0+0xf0>)
 800e45a:	462a      	mov	r2, r5
 800e45c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e460:	5d06      	ldrb	r6, [r0, r4]
 800e462:	f016 0608 	ands.w	r6, r6, #8
 800e466:	d1f8      	bne.n	800e45a <_strtol_l.constprop.0+0x22>
 800e468:	2c2d      	cmp	r4, #45	@ 0x2d
 800e46a:	d12d      	bne.n	800e4c8 <_strtol_l.constprop.0+0x90>
 800e46c:	782c      	ldrb	r4, [r5, #0]
 800e46e:	2601      	movs	r6, #1
 800e470:	1c95      	adds	r5, r2, #2
 800e472:	f033 0210 	bics.w	r2, r3, #16
 800e476:	d109      	bne.n	800e48c <_strtol_l.constprop.0+0x54>
 800e478:	2c30      	cmp	r4, #48	@ 0x30
 800e47a:	d12a      	bne.n	800e4d2 <_strtol_l.constprop.0+0x9a>
 800e47c:	782a      	ldrb	r2, [r5, #0]
 800e47e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e482:	2a58      	cmp	r2, #88	@ 0x58
 800e484:	d125      	bne.n	800e4d2 <_strtol_l.constprop.0+0x9a>
 800e486:	786c      	ldrb	r4, [r5, #1]
 800e488:	2310      	movs	r3, #16
 800e48a:	3502      	adds	r5, #2
 800e48c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e490:	2200      	movs	r2, #0
 800e492:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e496:	4610      	mov	r0, r2
 800e498:	fbbc f9f3 	udiv	r9, ip, r3
 800e49c:	fb03 ca19 	mls	sl, r3, r9, ip
 800e4a0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e4a4:	2f09      	cmp	r7, #9
 800e4a6:	d81b      	bhi.n	800e4e0 <_strtol_l.constprop.0+0xa8>
 800e4a8:	463c      	mov	r4, r7
 800e4aa:	42a3      	cmp	r3, r4
 800e4ac:	dd27      	ble.n	800e4fe <_strtol_l.constprop.0+0xc6>
 800e4ae:	1c57      	adds	r7, r2, #1
 800e4b0:	d007      	beq.n	800e4c2 <_strtol_l.constprop.0+0x8a>
 800e4b2:	4581      	cmp	r9, r0
 800e4b4:	d320      	bcc.n	800e4f8 <_strtol_l.constprop.0+0xc0>
 800e4b6:	d101      	bne.n	800e4bc <_strtol_l.constprop.0+0x84>
 800e4b8:	45a2      	cmp	sl, r4
 800e4ba:	db1d      	blt.n	800e4f8 <_strtol_l.constprop.0+0xc0>
 800e4bc:	fb00 4003 	mla	r0, r0, r3, r4
 800e4c0:	2201      	movs	r2, #1
 800e4c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e4c6:	e7eb      	b.n	800e4a0 <_strtol_l.constprop.0+0x68>
 800e4c8:	2c2b      	cmp	r4, #43	@ 0x2b
 800e4ca:	bf04      	itt	eq
 800e4cc:	782c      	ldrbeq	r4, [r5, #0]
 800e4ce:	1c95      	addeq	r5, r2, #2
 800e4d0:	e7cf      	b.n	800e472 <_strtol_l.constprop.0+0x3a>
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d1da      	bne.n	800e48c <_strtol_l.constprop.0+0x54>
 800e4d6:	2c30      	cmp	r4, #48	@ 0x30
 800e4d8:	bf0c      	ite	eq
 800e4da:	2308      	moveq	r3, #8
 800e4dc:	230a      	movne	r3, #10
 800e4de:	e7d5      	b.n	800e48c <_strtol_l.constprop.0+0x54>
 800e4e0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e4e4:	2f19      	cmp	r7, #25
 800e4e6:	d801      	bhi.n	800e4ec <_strtol_l.constprop.0+0xb4>
 800e4e8:	3c37      	subs	r4, #55	@ 0x37
 800e4ea:	e7de      	b.n	800e4aa <_strtol_l.constprop.0+0x72>
 800e4ec:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e4f0:	2f19      	cmp	r7, #25
 800e4f2:	d804      	bhi.n	800e4fe <_strtol_l.constprop.0+0xc6>
 800e4f4:	3c57      	subs	r4, #87	@ 0x57
 800e4f6:	e7d8      	b.n	800e4aa <_strtol_l.constprop.0+0x72>
 800e4f8:	f04f 32ff 	mov.w	r2, #4294967295
 800e4fc:	e7e1      	b.n	800e4c2 <_strtol_l.constprop.0+0x8a>
 800e4fe:	1c53      	adds	r3, r2, #1
 800e500:	d108      	bne.n	800e514 <_strtol_l.constprop.0+0xdc>
 800e502:	2322      	movs	r3, #34	@ 0x22
 800e504:	4660      	mov	r0, ip
 800e506:	f8ce 3000 	str.w	r3, [lr]
 800e50a:	f1b8 0f00 	cmp.w	r8, #0
 800e50e:	d0a0      	beq.n	800e452 <_strtol_l.constprop.0+0x1a>
 800e510:	1e69      	subs	r1, r5, #1
 800e512:	e006      	b.n	800e522 <_strtol_l.constprop.0+0xea>
 800e514:	b106      	cbz	r6, 800e518 <_strtol_l.constprop.0+0xe0>
 800e516:	4240      	negs	r0, r0
 800e518:	f1b8 0f00 	cmp.w	r8, #0
 800e51c:	d099      	beq.n	800e452 <_strtol_l.constprop.0+0x1a>
 800e51e:	2a00      	cmp	r2, #0
 800e520:	d1f6      	bne.n	800e510 <_strtol_l.constprop.0+0xd8>
 800e522:	f8c8 1000 	str.w	r1, [r8]
 800e526:	e794      	b.n	800e452 <_strtol_l.constprop.0+0x1a>
 800e528:	08010fd5 	.word	0x08010fd5

0800e52c <strtol>:
 800e52c:	4613      	mov	r3, r2
 800e52e:	460a      	mov	r2, r1
 800e530:	4601      	mov	r1, r0
 800e532:	4802      	ldr	r0, [pc, #8]	@ (800e53c <strtol+0x10>)
 800e534:	6800      	ldr	r0, [r0, #0]
 800e536:	f7ff bf7f 	b.w	800e438 <_strtol_l.constprop.0>
 800e53a:	bf00      	nop
 800e53c:	20000018 	.word	0x20000018

0800e540 <__cvt>:
 800e540:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e544:	ec57 6b10 	vmov	r6, r7, d0
 800e548:	2f00      	cmp	r7, #0
 800e54a:	460c      	mov	r4, r1
 800e54c:	4619      	mov	r1, r3
 800e54e:	463b      	mov	r3, r7
 800e550:	bfb4      	ite	lt
 800e552:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e556:	2300      	movge	r3, #0
 800e558:	4691      	mov	r9, r2
 800e55a:	bfbf      	itttt	lt
 800e55c:	4632      	movlt	r2, r6
 800e55e:	461f      	movlt	r7, r3
 800e560:	232d      	movlt	r3, #45	@ 0x2d
 800e562:	4616      	movlt	r6, r2
 800e564:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e568:	700b      	strb	r3, [r1, #0]
 800e56a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e56c:	f023 0820 	bic.w	r8, r3, #32
 800e570:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e574:	d005      	beq.n	800e582 <__cvt+0x42>
 800e576:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e57a:	d100      	bne.n	800e57e <__cvt+0x3e>
 800e57c:	3401      	adds	r4, #1
 800e57e:	2102      	movs	r1, #2
 800e580:	e000      	b.n	800e584 <__cvt+0x44>
 800e582:	2103      	movs	r1, #3
 800e584:	ab03      	add	r3, sp, #12
 800e586:	4622      	mov	r2, r4
 800e588:	9301      	str	r3, [sp, #4]
 800e58a:	ab02      	add	r3, sp, #8
 800e58c:	ec47 6b10 	vmov	d0, r6, r7
 800e590:	9300      	str	r3, [sp, #0]
 800e592:	4653      	mov	r3, sl
 800e594:	f000 fecc 	bl	800f330 <_dtoa_r>
 800e598:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e59c:	4605      	mov	r5, r0
 800e59e:	d119      	bne.n	800e5d4 <__cvt+0x94>
 800e5a0:	f019 0f01 	tst.w	r9, #1
 800e5a4:	d00e      	beq.n	800e5c4 <__cvt+0x84>
 800e5a6:	eb00 0904 	add.w	r9, r0, r4
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	2300      	movs	r3, #0
 800e5ae:	4630      	mov	r0, r6
 800e5b0:	4639      	mov	r1, r7
 800e5b2:	f7f2 fa99 	bl	8000ae8 <__aeabi_dcmpeq>
 800e5b6:	b108      	cbz	r0, 800e5bc <__cvt+0x7c>
 800e5b8:	f8cd 900c 	str.w	r9, [sp, #12]
 800e5bc:	2230      	movs	r2, #48	@ 0x30
 800e5be:	9b03      	ldr	r3, [sp, #12]
 800e5c0:	454b      	cmp	r3, r9
 800e5c2:	d31e      	bcc.n	800e602 <__cvt+0xc2>
 800e5c4:	9b03      	ldr	r3, [sp, #12]
 800e5c6:	4628      	mov	r0, r5
 800e5c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e5ca:	1b5b      	subs	r3, r3, r5
 800e5cc:	6013      	str	r3, [r2, #0]
 800e5ce:	b004      	add	sp, #16
 800e5d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e5d8:	eb00 0904 	add.w	r9, r0, r4
 800e5dc:	d1e5      	bne.n	800e5aa <__cvt+0x6a>
 800e5de:	7803      	ldrb	r3, [r0, #0]
 800e5e0:	2b30      	cmp	r3, #48	@ 0x30
 800e5e2:	d10a      	bne.n	800e5fa <__cvt+0xba>
 800e5e4:	2200      	movs	r2, #0
 800e5e6:	2300      	movs	r3, #0
 800e5e8:	4630      	mov	r0, r6
 800e5ea:	4639      	mov	r1, r7
 800e5ec:	f7f2 fa7c 	bl	8000ae8 <__aeabi_dcmpeq>
 800e5f0:	b918      	cbnz	r0, 800e5fa <__cvt+0xba>
 800e5f2:	f1c4 0401 	rsb	r4, r4, #1
 800e5f6:	f8ca 4000 	str.w	r4, [sl]
 800e5fa:	f8da 3000 	ldr.w	r3, [sl]
 800e5fe:	4499      	add	r9, r3
 800e600:	e7d3      	b.n	800e5aa <__cvt+0x6a>
 800e602:	1c59      	adds	r1, r3, #1
 800e604:	9103      	str	r1, [sp, #12]
 800e606:	701a      	strb	r2, [r3, #0]
 800e608:	e7d9      	b.n	800e5be <__cvt+0x7e>

0800e60a <__exponent>:
 800e60a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e60c:	2900      	cmp	r1, #0
 800e60e:	7002      	strb	r2, [r0, #0]
 800e610:	bfba      	itte	lt
 800e612:	4249      	neglt	r1, r1
 800e614:	232d      	movlt	r3, #45	@ 0x2d
 800e616:	232b      	movge	r3, #43	@ 0x2b
 800e618:	2909      	cmp	r1, #9
 800e61a:	7043      	strb	r3, [r0, #1]
 800e61c:	dd28      	ble.n	800e670 <__exponent+0x66>
 800e61e:	f10d 0307 	add.w	r3, sp, #7
 800e622:	270a      	movs	r7, #10
 800e624:	461d      	mov	r5, r3
 800e626:	461a      	mov	r2, r3
 800e628:	3b01      	subs	r3, #1
 800e62a:	fbb1 f6f7 	udiv	r6, r1, r7
 800e62e:	fb07 1416 	mls	r4, r7, r6, r1
 800e632:	3430      	adds	r4, #48	@ 0x30
 800e634:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e638:	460c      	mov	r4, r1
 800e63a:	4631      	mov	r1, r6
 800e63c:	2c63      	cmp	r4, #99	@ 0x63
 800e63e:	dcf2      	bgt.n	800e626 <__exponent+0x1c>
 800e640:	3130      	adds	r1, #48	@ 0x30
 800e642:	1e94      	subs	r4, r2, #2
 800e644:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e648:	1c41      	adds	r1, r0, #1
 800e64a:	4623      	mov	r3, r4
 800e64c:	42ab      	cmp	r3, r5
 800e64e:	d30a      	bcc.n	800e666 <__exponent+0x5c>
 800e650:	f10d 0309 	add.w	r3, sp, #9
 800e654:	1a9b      	subs	r3, r3, r2
 800e656:	42ac      	cmp	r4, r5
 800e658:	bf88      	it	hi
 800e65a:	2300      	movhi	r3, #0
 800e65c:	3302      	adds	r3, #2
 800e65e:	4403      	add	r3, r0
 800e660:	1a18      	subs	r0, r3, r0
 800e662:	b003      	add	sp, #12
 800e664:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e666:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e66a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e66e:	e7ed      	b.n	800e64c <__exponent+0x42>
 800e670:	2330      	movs	r3, #48	@ 0x30
 800e672:	3130      	adds	r1, #48	@ 0x30
 800e674:	7083      	strb	r3, [r0, #2]
 800e676:	1d03      	adds	r3, r0, #4
 800e678:	70c1      	strb	r1, [r0, #3]
 800e67a:	e7f1      	b.n	800e660 <__exponent+0x56>

0800e67c <_printf_float>:
 800e67c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e680:	b08d      	sub	sp, #52	@ 0x34
 800e682:	460c      	mov	r4, r1
 800e684:	4616      	mov	r6, r2
 800e686:	461f      	mov	r7, r3
 800e688:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e68c:	4605      	mov	r5, r0
 800e68e:	f000 fd09 	bl	800f0a4 <_localeconv_r>
 800e692:	6803      	ldr	r3, [r0, #0]
 800e694:	4618      	mov	r0, r3
 800e696:	9304      	str	r3, [sp, #16]
 800e698:	f7f1 fdfa 	bl	8000290 <strlen>
 800e69c:	2300      	movs	r3, #0
 800e69e:	9005      	str	r0, [sp, #20]
 800e6a0:	930a      	str	r3, [sp, #40]	@ 0x28
 800e6a2:	f8d8 3000 	ldr.w	r3, [r8]
 800e6a6:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e6aa:	3307      	adds	r3, #7
 800e6ac:	f8d4 b000 	ldr.w	fp, [r4]
 800e6b0:	f023 0307 	bic.w	r3, r3, #7
 800e6b4:	f103 0208 	add.w	r2, r3, #8
 800e6b8:	f8c8 2000 	str.w	r2, [r8]
 800e6bc:	f04f 32ff 	mov.w	r2, #4294967295
 800e6c0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e6c4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e6c8:	f8cd 8018 	str.w	r8, [sp, #24]
 800e6cc:	9307      	str	r3, [sp, #28]
 800e6ce:	4b9d      	ldr	r3, [pc, #628]	@ (800e944 <_printf_float+0x2c8>)
 800e6d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6d4:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e6d8:	f7f2 fa38 	bl	8000b4c <__aeabi_dcmpun>
 800e6dc:	bb70      	cbnz	r0, 800e73c <_printf_float+0xc0>
 800e6de:	f04f 32ff 	mov.w	r2, #4294967295
 800e6e2:	4b98      	ldr	r3, [pc, #608]	@ (800e944 <_printf_float+0x2c8>)
 800e6e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6e8:	f7f2 fa12 	bl	8000b10 <__aeabi_dcmple>
 800e6ec:	bb30      	cbnz	r0, 800e73c <_printf_float+0xc0>
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	2300      	movs	r3, #0
 800e6f2:	4640      	mov	r0, r8
 800e6f4:	4649      	mov	r1, r9
 800e6f6:	f7f2 fa01 	bl	8000afc <__aeabi_dcmplt>
 800e6fa:	b110      	cbz	r0, 800e702 <_printf_float+0x86>
 800e6fc:	232d      	movs	r3, #45	@ 0x2d
 800e6fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e702:	4a91      	ldr	r2, [pc, #580]	@ (800e948 <_printf_float+0x2cc>)
 800e704:	4b91      	ldr	r3, [pc, #580]	@ (800e94c <_printf_float+0x2d0>)
 800e706:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e70a:	bf94      	ite	ls
 800e70c:	4690      	movls	r8, r2
 800e70e:	4698      	movhi	r8, r3
 800e710:	2303      	movs	r3, #3
 800e712:	f04f 0900 	mov.w	r9, #0
 800e716:	6123      	str	r3, [r4, #16]
 800e718:	f02b 0304 	bic.w	r3, fp, #4
 800e71c:	6023      	str	r3, [r4, #0]
 800e71e:	4633      	mov	r3, r6
 800e720:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e722:	4621      	mov	r1, r4
 800e724:	4628      	mov	r0, r5
 800e726:	9700      	str	r7, [sp, #0]
 800e728:	f000 f9d2 	bl	800ead0 <_printf_common>
 800e72c:	3001      	adds	r0, #1
 800e72e:	f040 808d 	bne.w	800e84c <_printf_float+0x1d0>
 800e732:	f04f 30ff 	mov.w	r0, #4294967295
 800e736:	b00d      	add	sp, #52	@ 0x34
 800e738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e73c:	4642      	mov	r2, r8
 800e73e:	464b      	mov	r3, r9
 800e740:	4640      	mov	r0, r8
 800e742:	4649      	mov	r1, r9
 800e744:	f7f2 fa02 	bl	8000b4c <__aeabi_dcmpun>
 800e748:	b140      	cbz	r0, 800e75c <_printf_float+0xe0>
 800e74a:	464b      	mov	r3, r9
 800e74c:	4a80      	ldr	r2, [pc, #512]	@ (800e950 <_printf_float+0x2d4>)
 800e74e:	2b00      	cmp	r3, #0
 800e750:	bfbc      	itt	lt
 800e752:	232d      	movlt	r3, #45	@ 0x2d
 800e754:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e758:	4b7e      	ldr	r3, [pc, #504]	@ (800e954 <_printf_float+0x2d8>)
 800e75a:	e7d4      	b.n	800e706 <_printf_float+0x8a>
 800e75c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e760:	6863      	ldr	r3, [r4, #4]
 800e762:	9206      	str	r2, [sp, #24]
 800e764:	1c5a      	adds	r2, r3, #1
 800e766:	d13b      	bne.n	800e7e0 <_printf_float+0x164>
 800e768:	2306      	movs	r3, #6
 800e76a:	6063      	str	r3, [r4, #4]
 800e76c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e770:	2300      	movs	r3, #0
 800e772:	4628      	mov	r0, r5
 800e774:	6022      	str	r2, [r4, #0]
 800e776:	9303      	str	r3, [sp, #12]
 800e778:	ab0a      	add	r3, sp, #40	@ 0x28
 800e77a:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e77e:	ab09      	add	r3, sp, #36	@ 0x24
 800e780:	ec49 8b10 	vmov	d0, r8, r9
 800e784:	9300      	str	r3, [sp, #0]
 800e786:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e78a:	6861      	ldr	r1, [r4, #4]
 800e78c:	f7ff fed8 	bl	800e540 <__cvt>
 800e790:	9b06      	ldr	r3, [sp, #24]
 800e792:	4680      	mov	r8, r0
 800e794:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e796:	2b47      	cmp	r3, #71	@ 0x47
 800e798:	d129      	bne.n	800e7ee <_printf_float+0x172>
 800e79a:	1cc8      	adds	r0, r1, #3
 800e79c:	db02      	blt.n	800e7a4 <_printf_float+0x128>
 800e79e:	6863      	ldr	r3, [r4, #4]
 800e7a0:	4299      	cmp	r1, r3
 800e7a2:	dd41      	ble.n	800e828 <_printf_float+0x1ac>
 800e7a4:	f1aa 0a02 	sub.w	sl, sl, #2
 800e7a8:	fa5f fa8a 	uxtb.w	sl, sl
 800e7ac:	3901      	subs	r1, #1
 800e7ae:	4652      	mov	r2, sl
 800e7b0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e7b4:	9109      	str	r1, [sp, #36]	@ 0x24
 800e7b6:	f7ff ff28 	bl	800e60a <__exponent>
 800e7ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e7bc:	4681      	mov	r9, r0
 800e7be:	1813      	adds	r3, r2, r0
 800e7c0:	2a01      	cmp	r2, #1
 800e7c2:	6123      	str	r3, [r4, #16]
 800e7c4:	dc02      	bgt.n	800e7cc <_printf_float+0x150>
 800e7c6:	6822      	ldr	r2, [r4, #0]
 800e7c8:	07d2      	lsls	r2, r2, #31
 800e7ca:	d501      	bpl.n	800e7d0 <_printf_float+0x154>
 800e7cc:	3301      	adds	r3, #1
 800e7ce:	6123      	str	r3, [r4, #16]
 800e7d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d0a2      	beq.n	800e71e <_printf_float+0xa2>
 800e7d8:	232d      	movs	r3, #45	@ 0x2d
 800e7da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e7de:	e79e      	b.n	800e71e <_printf_float+0xa2>
 800e7e0:	9a06      	ldr	r2, [sp, #24]
 800e7e2:	2a47      	cmp	r2, #71	@ 0x47
 800e7e4:	d1c2      	bne.n	800e76c <_printf_float+0xf0>
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d1c0      	bne.n	800e76c <_printf_float+0xf0>
 800e7ea:	2301      	movs	r3, #1
 800e7ec:	e7bd      	b.n	800e76a <_printf_float+0xee>
 800e7ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e7f2:	d9db      	bls.n	800e7ac <_printf_float+0x130>
 800e7f4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e7f8:	d118      	bne.n	800e82c <_printf_float+0x1b0>
 800e7fa:	2900      	cmp	r1, #0
 800e7fc:	6863      	ldr	r3, [r4, #4]
 800e7fe:	dd0b      	ble.n	800e818 <_printf_float+0x19c>
 800e800:	6121      	str	r1, [r4, #16]
 800e802:	b913      	cbnz	r3, 800e80a <_printf_float+0x18e>
 800e804:	6822      	ldr	r2, [r4, #0]
 800e806:	07d0      	lsls	r0, r2, #31
 800e808:	d502      	bpl.n	800e810 <_printf_float+0x194>
 800e80a:	3301      	adds	r3, #1
 800e80c:	440b      	add	r3, r1
 800e80e:	6123      	str	r3, [r4, #16]
 800e810:	f04f 0900 	mov.w	r9, #0
 800e814:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e816:	e7db      	b.n	800e7d0 <_printf_float+0x154>
 800e818:	b913      	cbnz	r3, 800e820 <_printf_float+0x1a4>
 800e81a:	6822      	ldr	r2, [r4, #0]
 800e81c:	07d2      	lsls	r2, r2, #31
 800e81e:	d501      	bpl.n	800e824 <_printf_float+0x1a8>
 800e820:	3302      	adds	r3, #2
 800e822:	e7f4      	b.n	800e80e <_printf_float+0x192>
 800e824:	2301      	movs	r3, #1
 800e826:	e7f2      	b.n	800e80e <_printf_float+0x192>
 800e828:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e82c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e82e:	4299      	cmp	r1, r3
 800e830:	db05      	blt.n	800e83e <_printf_float+0x1c2>
 800e832:	6823      	ldr	r3, [r4, #0]
 800e834:	6121      	str	r1, [r4, #16]
 800e836:	07d8      	lsls	r0, r3, #31
 800e838:	d5ea      	bpl.n	800e810 <_printf_float+0x194>
 800e83a:	1c4b      	adds	r3, r1, #1
 800e83c:	e7e7      	b.n	800e80e <_printf_float+0x192>
 800e83e:	2900      	cmp	r1, #0
 800e840:	bfd4      	ite	le
 800e842:	f1c1 0202 	rsble	r2, r1, #2
 800e846:	2201      	movgt	r2, #1
 800e848:	4413      	add	r3, r2
 800e84a:	e7e0      	b.n	800e80e <_printf_float+0x192>
 800e84c:	6823      	ldr	r3, [r4, #0]
 800e84e:	055a      	lsls	r2, r3, #21
 800e850:	d407      	bmi.n	800e862 <_printf_float+0x1e6>
 800e852:	6923      	ldr	r3, [r4, #16]
 800e854:	4642      	mov	r2, r8
 800e856:	4631      	mov	r1, r6
 800e858:	4628      	mov	r0, r5
 800e85a:	47b8      	blx	r7
 800e85c:	3001      	adds	r0, #1
 800e85e:	d12b      	bne.n	800e8b8 <_printf_float+0x23c>
 800e860:	e767      	b.n	800e732 <_printf_float+0xb6>
 800e862:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e866:	f240 80dd 	bls.w	800ea24 <_printf_float+0x3a8>
 800e86a:	2200      	movs	r2, #0
 800e86c:	2300      	movs	r3, #0
 800e86e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e872:	f7f2 f939 	bl	8000ae8 <__aeabi_dcmpeq>
 800e876:	2800      	cmp	r0, #0
 800e878:	d033      	beq.n	800e8e2 <_printf_float+0x266>
 800e87a:	2301      	movs	r3, #1
 800e87c:	4a36      	ldr	r2, [pc, #216]	@ (800e958 <_printf_float+0x2dc>)
 800e87e:	4631      	mov	r1, r6
 800e880:	4628      	mov	r0, r5
 800e882:	47b8      	blx	r7
 800e884:	3001      	adds	r0, #1
 800e886:	f43f af54 	beq.w	800e732 <_printf_float+0xb6>
 800e88a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e88e:	4543      	cmp	r3, r8
 800e890:	db02      	blt.n	800e898 <_printf_float+0x21c>
 800e892:	6823      	ldr	r3, [r4, #0]
 800e894:	07d8      	lsls	r0, r3, #31
 800e896:	d50f      	bpl.n	800e8b8 <_printf_float+0x23c>
 800e898:	4631      	mov	r1, r6
 800e89a:	4628      	mov	r0, r5
 800e89c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e8a0:	47b8      	blx	r7
 800e8a2:	3001      	adds	r0, #1
 800e8a4:	f43f af45 	beq.w	800e732 <_printf_float+0xb6>
 800e8a8:	f04f 0900 	mov.w	r9, #0
 800e8ac:	f108 38ff 	add.w	r8, r8, #4294967295
 800e8b0:	f104 0a1a 	add.w	sl, r4, #26
 800e8b4:	45c8      	cmp	r8, r9
 800e8b6:	dc09      	bgt.n	800e8cc <_printf_float+0x250>
 800e8b8:	6823      	ldr	r3, [r4, #0]
 800e8ba:	079b      	lsls	r3, r3, #30
 800e8bc:	f100 8103 	bmi.w	800eac6 <_printf_float+0x44a>
 800e8c0:	68e0      	ldr	r0, [r4, #12]
 800e8c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e8c4:	4298      	cmp	r0, r3
 800e8c6:	bfb8      	it	lt
 800e8c8:	4618      	movlt	r0, r3
 800e8ca:	e734      	b.n	800e736 <_printf_float+0xba>
 800e8cc:	2301      	movs	r3, #1
 800e8ce:	4652      	mov	r2, sl
 800e8d0:	4631      	mov	r1, r6
 800e8d2:	4628      	mov	r0, r5
 800e8d4:	47b8      	blx	r7
 800e8d6:	3001      	adds	r0, #1
 800e8d8:	f43f af2b 	beq.w	800e732 <_printf_float+0xb6>
 800e8dc:	f109 0901 	add.w	r9, r9, #1
 800e8e0:	e7e8      	b.n	800e8b4 <_printf_float+0x238>
 800e8e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	dc39      	bgt.n	800e95c <_printf_float+0x2e0>
 800e8e8:	2301      	movs	r3, #1
 800e8ea:	4a1b      	ldr	r2, [pc, #108]	@ (800e958 <_printf_float+0x2dc>)
 800e8ec:	4631      	mov	r1, r6
 800e8ee:	4628      	mov	r0, r5
 800e8f0:	47b8      	blx	r7
 800e8f2:	3001      	adds	r0, #1
 800e8f4:	f43f af1d 	beq.w	800e732 <_printf_float+0xb6>
 800e8f8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e8fc:	ea59 0303 	orrs.w	r3, r9, r3
 800e900:	d102      	bne.n	800e908 <_printf_float+0x28c>
 800e902:	6823      	ldr	r3, [r4, #0]
 800e904:	07d9      	lsls	r1, r3, #31
 800e906:	d5d7      	bpl.n	800e8b8 <_printf_float+0x23c>
 800e908:	4631      	mov	r1, r6
 800e90a:	4628      	mov	r0, r5
 800e90c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e910:	47b8      	blx	r7
 800e912:	3001      	adds	r0, #1
 800e914:	f43f af0d 	beq.w	800e732 <_printf_float+0xb6>
 800e918:	f04f 0a00 	mov.w	sl, #0
 800e91c:	f104 0b1a 	add.w	fp, r4, #26
 800e920:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e922:	425b      	negs	r3, r3
 800e924:	4553      	cmp	r3, sl
 800e926:	dc01      	bgt.n	800e92c <_printf_float+0x2b0>
 800e928:	464b      	mov	r3, r9
 800e92a:	e793      	b.n	800e854 <_printf_float+0x1d8>
 800e92c:	2301      	movs	r3, #1
 800e92e:	465a      	mov	r2, fp
 800e930:	4631      	mov	r1, r6
 800e932:	4628      	mov	r0, r5
 800e934:	47b8      	blx	r7
 800e936:	3001      	adds	r0, #1
 800e938:	f43f aefb 	beq.w	800e732 <_printf_float+0xb6>
 800e93c:	f10a 0a01 	add.w	sl, sl, #1
 800e940:	e7ee      	b.n	800e920 <_printf_float+0x2a4>
 800e942:	bf00      	nop
 800e944:	7fefffff 	.word	0x7fefffff
 800e948:	080110d5 	.word	0x080110d5
 800e94c:	080110d9 	.word	0x080110d9
 800e950:	080110dd 	.word	0x080110dd
 800e954:	080110e1 	.word	0x080110e1
 800e958:	080110e5 	.word	0x080110e5
 800e95c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e95e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e962:	4553      	cmp	r3, sl
 800e964:	bfa8      	it	ge
 800e966:	4653      	movge	r3, sl
 800e968:	2b00      	cmp	r3, #0
 800e96a:	4699      	mov	r9, r3
 800e96c:	dc36      	bgt.n	800e9dc <_printf_float+0x360>
 800e96e:	f04f 0b00 	mov.w	fp, #0
 800e972:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e976:	f104 021a 	add.w	r2, r4, #26
 800e97a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e97c:	9306      	str	r3, [sp, #24]
 800e97e:	eba3 0309 	sub.w	r3, r3, r9
 800e982:	455b      	cmp	r3, fp
 800e984:	dc31      	bgt.n	800e9ea <_printf_float+0x36e>
 800e986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e988:	459a      	cmp	sl, r3
 800e98a:	dc3a      	bgt.n	800ea02 <_printf_float+0x386>
 800e98c:	6823      	ldr	r3, [r4, #0]
 800e98e:	07da      	lsls	r2, r3, #31
 800e990:	d437      	bmi.n	800ea02 <_printf_float+0x386>
 800e992:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e994:	ebaa 0903 	sub.w	r9, sl, r3
 800e998:	9b06      	ldr	r3, [sp, #24]
 800e99a:	ebaa 0303 	sub.w	r3, sl, r3
 800e99e:	4599      	cmp	r9, r3
 800e9a0:	bfa8      	it	ge
 800e9a2:	4699      	movge	r9, r3
 800e9a4:	f1b9 0f00 	cmp.w	r9, #0
 800e9a8:	dc33      	bgt.n	800ea12 <_printf_float+0x396>
 800e9aa:	f04f 0800 	mov.w	r8, #0
 800e9ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e9b2:	f104 0b1a 	add.w	fp, r4, #26
 800e9b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9b8:	ebaa 0303 	sub.w	r3, sl, r3
 800e9bc:	eba3 0309 	sub.w	r3, r3, r9
 800e9c0:	4543      	cmp	r3, r8
 800e9c2:	f77f af79 	ble.w	800e8b8 <_printf_float+0x23c>
 800e9c6:	2301      	movs	r3, #1
 800e9c8:	465a      	mov	r2, fp
 800e9ca:	4631      	mov	r1, r6
 800e9cc:	4628      	mov	r0, r5
 800e9ce:	47b8      	blx	r7
 800e9d0:	3001      	adds	r0, #1
 800e9d2:	f43f aeae 	beq.w	800e732 <_printf_float+0xb6>
 800e9d6:	f108 0801 	add.w	r8, r8, #1
 800e9da:	e7ec      	b.n	800e9b6 <_printf_float+0x33a>
 800e9dc:	4642      	mov	r2, r8
 800e9de:	4631      	mov	r1, r6
 800e9e0:	4628      	mov	r0, r5
 800e9e2:	47b8      	blx	r7
 800e9e4:	3001      	adds	r0, #1
 800e9e6:	d1c2      	bne.n	800e96e <_printf_float+0x2f2>
 800e9e8:	e6a3      	b.n	800e732 <_printf_float+0xb6>
 800e9ea:	2301      	movs	r3, #1
 800e9ec:	4631      	mov	r1, r6
 800e9ee:	4628      	mov	r0, r5
 800e9f0:	9206      	str	r2, [sp, #24]
 800e9f2:	47b8      	blx	r7
 800e9f4:	3001      	adds	r0, #1
 800e9f6:	f43f ae9c 	beq.w	800e732 <_printf_float+0xb6>
 800e9fa:	f10b 0b01 	add.w	fp, fp, #1
 800e9fe:	9a06      	ldr	r2, [sp, #24]
 800ea00:	e7bb      	b.n	800e97a <_printf_float+0x2fe>
 800ea02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ea06:	4631      	mov	r1, r6
 800ea08:	4628      	mov	r0, r5
 800ea0a:	47b8      	blx	r7
 800ea0c:	3001      	adds	r0, #1
 800ea0e:	d1c0      	bne.n	800e992 <_printf_float+0x316>
 800ea10:	e68f      	b.n	800e732 <_printf_float+0xb6>
 800ea12:	9a06      	ldr	r2, [sp, #24]
 800ea14:	464b      	mov	r3, r9
 800ea16:	4631      	mov	r1, r6
 800ea18:	4628      	mov	r0, r5
 800ea1a:	4442      	add	r2, r8
 800ea1c:	47b8      	blx	r7
 800ea1e:	3001      	adds	r0, #1
 800ea20:	d1c3      	bne.n	800e9aa <_printf_float+0x32e>
 800ea22:	e686      	b.n	800e732 <_printf_float+0xb6>
 800ea24:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ea28:	f1ba 0f01 	cmp.w	sl, #1
 800ea2c:	dc01      	bgt.n	800ea32 <_printf_float+0x3b6>
 800ea2e:	07db      	lsls	r3, r3, #31
 800ea30:	d536      	bpl.n	800eaa0 <_printf_float+0x424>
 800ea32:	2301      	movs	r3, #1
 800ea34:	4642      	mov	r2, r8
 800ea36:	4631      	mov	r1, r6
 800ea38:	4628      	mov	r0, r5
 800ea3a:	47b8      	blx	r7
 800ea3c:	3001      	adds	r0, #1
 800ea3e:	f43f ae78 	beq.w	800e732 <_printf_float+0xb6>
 800ea42:	4631      	mov	r1, r6
 800ea44:	4628      	mov	r0, r5
 800ea46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ea4a:	47b8      	blx	r7
 800ea4c:	3001      	adds	r0, #1
 800ea4e:	f43f ae70 	beq.w	800e732 <_printf_float+0xb6>
 800ea52:	2200      	movs	r2, #0
 800ea54:	2300      	movs	r3, #0
 800ea56:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ea5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ea5e:	f7f2 f843 	bl	8000ae8 <__aeabi_dcmpeq>
 800ea62:	b9c0      	cbnz	r0, 800ea96 <_printf_float+0x41a>
 800ea64:	4653      	mov	r3, sl
 800ea66:	f108 0201 	add.w	r2, r8, #1
 800ea6a:	4631      	mov	r1, r6
 800ea6c:	4628      	mov	r0, r5
 800ea6e:	47b8      	blx	r7
 800ea70:	3001      	adds	r0, #1
 800ea72:	d10c      	bne.n	800ea8e <_printf_float+0x412>
 800ea74:	e65d      	b.n	800e732 <_printf_float+0xb6>
 800ea76:	2301      	movs	r3, #1
 800ea78:	465a      	mov	r2, fp
 800ea7a:	4631      	mov	r1, r6
 800ea7c:	4628      	mov	r0, r5
 800ea7e:	47b8      	blx	r7
 800ea80:	3001      	adds	r0, #1
 800ea82:	f43f ae56 	beq.w	800e732 <_printf_float+0xb6>
 800ea86:	f108 0801 	add.w	r8, r8, #1
 800ea8a:	45d0      	cmp	r8, sl
 800ea8c:	dbf3      	blt.n	800ea76 <_printf_float+0x3fa>
 800ea8e:	464b      	mov	r3, r9
 800ea90:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ea94:	e6df      	b.n	800e856 <_printf_float+0x1da>
 800ea96:	f04f 0800 	mov.w	r8, #0
 800ea9a:	f104 0b1a 	add.w	fp, r4, #26
 800ea9e:	e7f4      	b.n	800ea8a <_printf_float+0x40e>
 800eaa0:	2301      	movs	r3, #1
 800eaa2:	4642      	mov	r2, r8
 800eaa4:	e7e1      	b.n	800ea6a <_printf_float+0x3ee>
 800eaa6:	2301      	movs	r3, #1
 800eaa8:	464a      	mov	r2, r9
 800eaaa:	4631      	mov	r1, r6
 800eaac:	4628      	mov	r0, r5
 800eaae:	47b8      	blx	r7
 800eab0:	3001      	adds	r0, #1
 800eab2:	f43f ae3e 	beq.w	800e732 <_printf_float+0xb6>
 800eab6:	f108 0801 	add.w	r8, r8, #1
 800eaba:	68e3      	ldr	r3, [r4, #12]
 800eabc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800eabe:	1a5b      	subs	r3, r3, r1
 800eac0:	4543      	cmp	r3, r8
 800eac2:	dcf0      	bgt.n	800eaa6 <_printf_float+0x42a>
 800eac4:	e6fc      	b.n	800e8c0 <_printf_float+0x244>
 800eac6:	f04f 0800 	mov.w	r8, #0
 800eaca:	f104 0919 	add.w	r9, r4, #25
 800eace:	e7f4      	b.n	800eaba <_printf_float+0x43e>

0800ead0 <_printf_common>:
 800ead0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ead4:	4616      	mov	r6, r2
 800ead6:	4698      	mov	r8, r3
 800ead8:	688a      	ldr	r2, [r1, #8]
 800eada:	4607      	mov	r7, r0
 800eadc:	690b      	ldr	r3, [r1, #16]
 800eade:	460c      	mov	r4, r1
 800eae0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800eae4:	4293      	cmp	r3, r2
 800eae6:	bfb8      	it	lt
 800eae8:	4613      	movlt	r3, r2
 800eaea:	6033      	str	r3, [r6, #0]
 800eaec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800eaf0:	b10a      	cbz	r2, 800eaf6 <_printf_common+0x26>
 800eaf2:	3301      	adds	r3, #1
 800eaf4:	6033      	str	r3, [r6, #0]
 800eaf6:	6823      	ldr	r3, [r4, #0]
 800eaf8:	0699      	lsls	r1, r3, #26
 800eafa:	bf42      	ittt	mi
 800eafc:	6833      	ldrmi	r3, [r6, #0]
 800eafe:	3302      	addmi	r3, #2
 800eb00:	6033      	strmi	r3, [r6, #0]
 800eb02:	6825      	ldr	r5, [r4, #0]
 800eb04:	f015 0506 	ands.w	r5, r5, #6
 800eb08:	d106      	bne.n	800eb18 <_printf_common+0x48>
 800eb0a:	f104 0a19 	add.w	sl, r4, #25
 800eb0e:	68e3      	ldr	r3, [r4, #12]
 800eb10:	6832      	ldr	r2, [r6, #0]
 800eb12:	1a9b      	subs	r3, r3, r2
 800eb14:	42ab      	cmp	r3, r5
 800eb16:	dc2b      	bgt.n	800eb70 <_printf_common+0xa0>
 800eb18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800eb1c:	6822      	ldr	r2, [r4, #0]
 800eb1e:	3b00      	subs	r3, #0
 800eb20:	bf18      	it	ne
 800eb22:	2301      	movne	r3, #1
 800eb24:	0692      	lsls	r2, r2, #26
 800eb26:	d430      	bmi.n	800eb8a <_printf_common+0xba>
 800eb28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800eb2c:	4641      	mov	r1, r8
 800eb2e:	4638      	mov	r0, r7
 800eb30:	47c8      	blx	r9
 800eb32:	3001      	adds	r0, #1
 800eb34:	d023      	beq.n	800eb7e <_printf_common+0xae>
 800eb36:	6823      	ldr	r3, [r4, #0]
 800eb38:	341a      	adds	r4, #26
 800eb3a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800eb3e:	f003 0306 	and.w	r3, r3, #6
 800eb42:	2b04      	cmp	r3, #4
 800eb44:	bf0a      	itet	eq
 800eb46:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800eb4a:	2500      	movne	r5, #0
 800eb4c:	6833      	ldreq	r3, [r6, #0]
 800eb4e:	f04f 0600 	mov.w	r6, #0
 800eb52:	bf08      	it	eq
 800eb54:	1aed      	subeq	r5, r5, r3
 800eb56:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800eb5a:	bf08      	it	eq
 800eb5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eb60:	4293      	cmp	r3, r2
 800eb62:	bfc4      	itt	gt
 800eb64:	1a9b      	subgt	r3, r3, r2
 800eb66:	18ed      	addgt	r5, r5, r3
 800eb68:	42b5      	cmp	r5, r6
 800eb6a:	d11a      	bne.n	800eba2 <_printf_common+0xd2>
 800eb6c:	2000      	movs	r0, #0
 800eb6e:	e008      	b.n	800eb82 <_printf_common+0xb2>
 800eb70:	2301      	movs	r3, #1
 800eb72:	4652      	mov	r2, sl
 800eb74:	4641      	mov	r1, r8
 800eb76:	4638      	mov	r0, r7
 800eb78:	47c8      	blx	r9
 800eb7a:	3001      	adds	r0, #1
 800eb7c:	d103      	bne.n	800eb86 <_printf_common+0xb6>
 800eb7e:	f04f 30ff 	mov.w	r0, #4294967295
 800eb82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb86:	3501      	adds	r5, #1
 800eb88:	e7c1      	b.n	800eb0e <_printf_common+0x3e>
 800eb8a:	18e1      	adds	r1, r4, r3
 800eb8c:	1c5a      	adds	r2, r3, #1
 800eb8e:	2030      	movs	r0, #48	@ 0x30
 800eb90:	3302      	adds	r3, #2
 800eb92:	4422      	add	r2, r4
 800eb94:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800eb98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800eb9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800eba0:	e7c2      	b.n	800eb28 <_printf_common+0x58>
 800eba2:	2301      	movs	r3, #1
 800eba4:	4622      	mov	r2, r4
 800eba6:	4641      	mov	r1, r8
 800eba8:	4638      	mov	r0, r7
 800ebaa:	47c8      	blx	r9
 800ebac:	3001      	adds	r0, #1
 800ebae:	d0e6      	beq.n	800eb7e <_printf_common+0xae>
 800ebb0:	3601      	adds	r6, #1
 800ebb2:	e7d9      	b.n	800eb68 <_printf_common+0x98>

0800ebb4 <_printf_i>:
 800ebb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ebb8:	7e0f      	ldrb	r7, [r1, #24]
 800ebba:	4691      	mov	r9, r2
 800ebbc:	4680      	mov	r8, r0
 800ebbe:	460c      	mov	r4, r1
 800ebc0:	2f78      	cmp	r7, #120	@ 0x78
 800ebc2:	469a      	mov	sl, r3
 800ebc4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ebc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ebca:	d807      	bhi.n	800ebdc <_printf_i+0x28>
 800ebcc:	2f62      	cmp	r7, #98	@ 0x62
 800ebce:	d80a      	bhi.n	800ebe6 <_printf_i+0x32>
 800ebd0:	2f00      	cmp	r7, #0
 800ebd2:	f000 80d2 	beq.w	800ed7a <_printf_i+0x1c6>
 800ebd6:	2f58      	cmp	r7, #88	@ 0x58
 800ebd8:	f000 80b9 	beq.w	800ed4e <_printf_i+0x19a>
 800ebdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ebe0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ebe4:	e03a      	b.n	800ec5c <_printf_i+0xa8>
 800ebe6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ebea:	2b15      	cmp	r3, #21
 800ebec:	d8f6      	bhi.n	800ebdc <_printf_i+0x28>
 800ebee:	a101      	add	r1, pc, #4	@ (adr r1, 800ebf4 <_printf_i+0x40>)
 800ebf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ebf4:	0800ec4d 	.word	0x0800ec4d
 800ebf8:	0800ec61 	.word	0x0800ec61
 800ebfc:	0800ebdd 	.word	0x0800ebdd
 800ec00:	0800ebdd 	.word	0x0800ebdd
 800ec04:	0800ebdd 	.word	0x0800ebdd
 800ec08:	0800ebdd 	.word	0x0800ebdd
 800ec0c:	0800ec61 	.word	0x0800ec61
 800ec10:	0800ebdd 	.word	0x0800ebdd
 800ec14:	0800ebdd 	.word	0x0800ebdd
 800ec18:	0800ebdd 	.word	0x0800ebdd
 800ec1c:	0800ebdd 	.word	0x0800ebdd
 800ec20:	0800ed61 	.word	0x0800ed61
 800ec24:	0800ec8b 	.word	0x0800ec8b
 800ec28:	0800ed1b 	.word	0x0800ed1b
 800ec2c:	0800ebdd 	.word	0x0800ebdd
 800ec30:	0800ebdd 	.word	0x0800ebdd
 800ec34:	0800ed83 	.word	0x0800ed83
 800ec38:	0800ebdd 	.word	0x0800ebdd
 800ec3c:	0800ec8b 	.word	0x0800ec8b
 800ec40:	0800ebdd 	.word	0x0800ebdd
 800ec44:	0800ebdd 	.word	0x0800ebdd
 800ec48:	0800ed23 	.word	0x0800ed23
 800ec4c:	6833      	ldr	r3, [r6, #0]
 800ec4e:	1d1a      	adds	r2, r3, #4
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	6032      	str	r2, [r6, #0]
 800ec54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ec58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ec5c:	2301      	movs	r3, #1
 800ec5e:	e09d      	b.n	800ed9c <_printf_i+0x1e8>
 800ec60:	6833      	ldr	r3, [r6, #0]
 800ec62:	6820      	ldr	r0, [r4, #0]
 800ec64:	1d19      	adds	r1, r3, #4
 800ec66:	6031      	str	r1, [r6, #0]
 800ec68:	0606      	lsls	r6, r0, #24
 800ec6a:	d501      	bpl.n	800ec70 <_printf_i+0xbc>
 800ec6c:	681d      	ldr	r5, [r3, #0]
 800ec6e:	e003      	b.n	800ec78 <_printf_i+0xc4>
 800ec70:	0645      	lsls	r5, r0, #25
 800ec72:	d5fb      	bpl.n	800ec6c <_printf_i+0xb8>
 800ec74:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ec78:	2d00      	cmp	r5, #0
 800ec7a:	da03      	bge.n	800ec84 <_printf_i+0xd0>
 800ec7c:	232d      	movs	r3, #45	@ 0x2d
 800ec7e:	426d      	negs	r5, r5
 800ec80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ec84:	4859      	ldr	r0, [pc, #356]	@ (800edec <_printf_i+0x238>)
 800ec86:	230a      	movs	r3, #10
 800ec88:	e011      	b.n	800ecae <_printf_i+0xfa>
 800ec8a:	6821      	ldr	r1, [r4, #0]
 800ec8c:	6833      	ldr	r3, [r6, #0]
 800ec8e:	0608      	lsls	r0, r1, #24
 800ec90:	f853 5b04 	ldr.w	r5, [r3], #4
 800ec94:	d402      	bmi.n	800ec9c <_printf_i+0xe8>
 800ec96:	0649      	lsls	r1, r1, #25
 800ec98:	bf48      	it	mi
 800ec9a:	b2ad      	uxthmi	r5, r5
 800ec9c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ec9e:	6033      	str	r3, [r6, #0]
 800eca0:	4852      	ldr	r0, [pc, #328]	@ (800edec <_printf_i+0x238>)
 800eca2:	bf14      	ite	ne
 800eca4:	230a      	movne	r3, #10
 800eca6:	2308      	moveq	r3, #8
 800eca8:	2100      	movs	r1, #0
 800ecaa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ecae:	6866      	ldr	r6, [r4, #4]
 800ecb0:	2e00      	cmp	r6, #0
 800ecb2:	60a6      	str	r6, [r4, #8]
 800ecb4:	bfa2      	ittt	ge
 800ecb6:	6821      	ldrge	r1, [r4, #0]
 800ecb8:	f021 0104 	bicge.w	r1, r1, #4
 800ecbc:	6021      	strge	r1, [r4, #0]
 800ecbe:	b90d      	cbnz	r5, 800ecc4 <_printf_i+0x110>
 800ecc0:	2e00      	cmp	r6, #0
 800ecc2:	d04b      	beq.n	800ed5c <_printf_i+0x1a8>
 800ecc4:	4616      	mov	r6, r2
 800ecc6:	fbb5 f1f3 	udiv	r1, r5, r3
 800ecca:	fb03 5711 	mls	r7, r3, r1, r5
 800ecce:	5dc7      	ldrb	r7, [r0, r7]
 800ecd0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ecd4:	462f      	mov	r7, r5
 800ecd6:	460d      	mov	r5, r1
 800ecd8:	42bb      	cmp	r3, r7
 800ecda:	d9f4      	bls.n	800ecc6 <_printf_i+0x112>
 800ecdc:	2b08      	cmp	r3, #8
 800ecde:	d10b      	bne.n	800ecf8 <_printf_i+0x144>
 800ece0:	6823      	ldr	r3, [r4, #0]
 800ece2:	07df      	lsls	r7, r3, #31
 800ece4:	d508      	bpl.n	800ecf8 <_printf_i+0x144>
 800ece6:	6923      	ldr	r3, [r4, #16]
 800ece8:	6861      	ldr	r1, [r4, #4]
 800ecea:	4299      	cmp	r1, r3
 800ecec:	bfde      	ittt	le
 800ecee:	2330      	movle	r3, #48	@ 0x30
 800ecf0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ecf4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ecf8:	1b92      	subs	r2, r2, r6
 800ecfa:	6122      	str	r2, [r4, #16]
 800ecfc:	464b      	mov	r3, r9
 800ecfe:	aa03      	add	r2, sp, #12
 800ed00:	4621      	mov	r1, r4
 800ed02:	4640      	mov	r0, r8
 800ed04:	f8cd a000 	str.w	sl, [sp]
 800ed08:	f7ff fee2 	bl	800ead0 <_printf_common>
 800ed0c:	3001      	adds	r0, #1
 800ed0e:	d14a      	bne.n	800eda6 <_printf_i+0x1f2>
 800ed10:	f04f 30ff 	mov.w	r0, #4294967295
 800ed14:	b004      	add	sp, #16
 800ed16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed1a:	6823      	ldr	r3, [r4, #0]
 800ed1c:	f043 0320 	orr.w	r3, r3, #32
 800ed20:	6023      	str	r3, [r4, #0]
 800ed22:	2778      	movs	r7, #120	@ 0x78
 800ed24:	4832      	ldr	r0, [pc, #200]	@ (800edf0 <_printf_i+0x23c>)
 800ed26:	6823      	ldr	r3, [r4, #0]
 800ed28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ed2c:	061f      	lsls	r7, r3, #24
 800ed2e:	6831      	ldr	r1, [r6, #0]
 800ed30:	f851 5b04 	ldr.w	r5, [r1], #4
 800ed34:	d402      	bmi.n	800ed3c <_printf_i+0x188>
 800ed36:	065f      	lsls	r7, r3, #25
 800ed38:	bf48      	it	mi
 800ed3a:	b2ad      	uxthmi	r5, r5
 800ed3c:	6031      	str	r1, [r6, #0]
 800ed3e:	07d9      	lsls	r1, r3, #31
 800ed40:	bf44      	itt	mi
 800ed42:	f043 0320 	orrmi.w	r3, r3, #32
 800ed46:	6023      	strmi	r3, [r4, #0]
 800ed48:	b11d      	cbz	r5, 800ed52 <_printf_i+0x19e>
 800ed4a:	2310      	movs	r3, #16
 800ed4c:	e7ac      	b.n	800eca8 <_printf_i+0xf4>
 800ed4e:	4827      	ldr	r0, [pc, #156]	@ (800edec <_printf_i+0x238>)
 800ed50:	e7e9      	b.n	800ed26 <_printf_i+0x172>
 800ed52:	6823      	ldr	r3, [r4, #0]
 800ed54:	f023 0320 	bic.w	r3, r3, #32
 800ed58:	6023      	str	r3, [r4, #0]
 800ed5a:	e7f6      	b.n	800ed4a <_printf_i+0x196>
 800ed5c:	4616      	mov	r6, r2
 800ed5e:	e7bd      	b.n	800ecdc <_printf_i+0x128>
 800ed60:	6833      	ldr	r3, [r6, #0]
 800ed62:	6825      	ldr	r5, [r4, #0]
 800ed64:	1d18      	adds	r0, r3, #4
 800ed66:	6961      	ldr	r1, [r4, #20]
 800ed68:	6030      	str	r0, [r6, #0]
 800ed6a:	062e      	lsls	r6, r5, #24
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	d501      	bpl.n	800ed74 <_printf_i+0x1c0>
 800ed70:	6019      	str	r1, [r3, #0]
 800ed72:	e002      	b.n	800ed7a <_printf_i+0x1c6>
 800ed74:	0668      	lsls	r0, r5, #25
 800ed76:	d5fb      	bpl.n	800ed70 <_printf_i+0x1bc>
 800ed78:	8019      	strh	r1, [r3, #0]
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	4616      	mov	r6, r2
 800ed7e:	6123      	str	r3, [r4, #16]
 800ed80:	e7bc      	b.n	800ecfc <_printf_i+0x148>
 800ed82:	6833      	ldr	r3, [r6, #0]
 800ed84:	2100      	movs	r1, #0
 800ed86:	1d1a      	adds	r2, r3, #4
 800ed88:	6032      	str	r2, [r6, #0]
 800ed8a:	681e      	ldr	r6, [r3, #0]
 800ed8c:	6862      	ldr	r2, [r4, #4]
 800ed8e:	4630      	mov	r0, r6
 800ed90:	f000 fa23 	bl	800f1da <memchr>
 800ed94:	b108      	cbz	r0, 800ed9a <_printf_i+0x1e6>
 800ed96:	1b80      	subs	r0, r0, r6
 800ed98:	6060      	str	r0, [r4, #4]
 800ed9a:	6863      	ldr	r3, [r4, #4]
 800ed9c:	6123      	str	r3, [r4, #16]
 800ed9e:	2300      	movs	r3, #0
 800eda0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eda4:	e7aa      	b.n	800ecfc <_printf_i+0x148>
 800eda6:	6923      	ldr	r3, [r4, #16]
 800eda8:	4632      	mov	r2, r6
 800edaa:	4649      	mov	r1, r9
 800edac:	4640      	mov	r0, r8
 800edae:	47d0      	blx	sl
 800edb0:	3001      	adds	r0, #1
 800edb2:	d0ad      	beq.n	800ed10 <_printf_i+0x15c>
 800edb4:	6823      	ldr	r3, [r4, #0]
 800edb6:	079b      	lsls	r3, r3, #30
 800edb8:	d413      	bmi.n	800ede2 <_printf_i+0x22e>
 800edba:	68e0      	ldr	r0, [r4, #12]
 800edbc:	9b03      	ldr	r3, [sp, #12]
 800edbe:	4298      	cmp	r0, r3
 800edc0:	bfb8      	it	lt
 800edc2:	4618      	movlt	r0, r3
 800edc4:	e7a6      	b.n	800ed14 <_printf_i+0x160>
 800edc6:	2301      	movs	r3, #1
 800edc8:	4632      	mov	r2, r6
 800edca:	4649      	mov	r1, r9
 800edcc:	4640      	mov	r0, r8
 800edce:	47d0      	blx	sl
 800edd0:	3001      	adds	r0, #1
 800edd2:	d09d      	beq.n	800ed10 <_printf_i+0x15c>
 800edd4:	3501      	adds	r5, #1
 800edd6:	68e3      	ldr	r3, [r4, #12]
 800edd8:	9903      	ldr	r1, [sp, #12]
 800edda:	1a5b      	subs	r3, r3, r1
 800eddc:	42ab      	cmp	r3, r5
 800edde:	dcf2      	bgt.n	800edc6 <_printf_i+0x212>
 800ede0:	e7eb      	b.n	800edba <_printf_i+0x206>
 800ede2:	2500      	movs	r5, #0
 800ede4:	f104 0619 	add.w	r6, r4, #25
 800ede8:	e7f5      	b.n	800edd6 <_printf_i+0x222>
 800edea:	bf00      	nop
 800edec:	080110e7 	.word	0x080110e7
 800edf0:	080110f8 	.word	0x080110f8

0800edf4 <std>:
 800edf4:	2300      	movs	r3, #0
 800edf6:	b510      	push	{r4, lr}
 800edf8:	4604      	mov	r4, r0
 800edfa:	6083      	str	r3, [r0, #8]
 800edfc:	8181      	strh	r1, [r0, #12]
 800edfe:	4619      	mov	r1, r3
 800ee00:	6643      	str	r3, [r0, #100]	@ 0x64
 800ee02:	81c2      	strh	r2, [r0, #14]
 800ee04:	2208      	movs	r2, #8
 800ee06:	6183      	str	r3, [r0, #24]
 800ee08:	e9c0 3300 	strd	r3, r3, [r0]
 800ee0c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ee10:	305c      	adds	r0, #92	@ 0x5c
 800ee12:	f000 f90e 	bl	800f032 <memset>
 800ee16:	4b0d      	ldr	r3, [pc, #52]	@ (800ee4c <std+0x58>)
 800ee18:	6224      	str	r4, [r4, #32]
 800ee1a:	6263      	str	r3, [r4, #36]	@ 0x24
 800ee1c:	4b0c      	ldr	r3, [pc, #48]	@ (800ee50 <std+0x5c>)
 800ee1e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ee20:	4b0c      	ldr	r3, [pc, #48]	@ (800ee54 <std+0x60>)
 800ee22:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ee24:	4b0c      	ldr	r3, [pc, #48]	@ (800ee58 <std+0x64>)
 800ee26:	6323      	str	r3, [r4, #48]	@ 0x30
 800ee28:	4b0c      	ldr	r3, [pc, #48]	@ (800ee5c <std+0x68>)
 800ee2a:	429c      	cmp	r4, r3
 800ee2c:	d006      	beq.n	800ee3c <std+0x48>
 800ee2e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ee32:	4294      	cmp	r4, r2
 800ee34:	d002      	beq.n	800ee3c <std+0x48>
 800ee36:	33d0      	adds	r3, #208	@ 0xd0
 800ee38:	429c      	cmp	r4, r3
 800ee3a:	d105      	bne.n	800ee48 <std+0x54>
 800ee3c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ee40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ee44:	f000 b9c6 	b.w	800f1d4 <__retarget_lock_init_recursive>
 800ee48:	bd10      	pop	{r4, pc}
 800ee4a:	bf00      	nop
 800ee4c:	0800ef79 	.word	0x0800ef79
 800ee50:	0800ef9b 	.word	0x0800ef9b
 800ee54:	0800efd3 	.word	0x0800efd3
 800ee58:	0800eff7 	.word	0x0800eff7
 800ee5c:	2000037c 	.word	0x2000037c

0800ee60 <stdio_exit_handler>:
 800ee60:	4a02      	ldr	r2, [pc, #8]	@ (800ee6c <stdio_exit_handler+0xc>)
 800ee62:	4903      	ldr	r1, [pc, #12]	@ (800ee70 <stdio_exit_handler+0x10>)
 800ee64:	4803      	ldr	r0, [pc, #12]	@ (800ee74 <stdio_exit_handler+0x14>)
 800ee66:	f000 b869 	b.w	800ef3c <_fwalk_sglue>
 800ee6a:	bf00      	nop
 800ee6c:	2000000c 	.word	0x2000000c
 800ee70:	08010765 	.word	0x08010765
 800ee74:	2000001c 	.word	0x2000001c

0800ee78 <cleanup_stdio>:
 800ee78:	6841      	ldr	r1, [r0, #4]
 800ee7a:	4b0c      	ldr	r3, [pc, #48]	@ (800eeac <cleanup_stdio+0x34>)
 800ee7c:	4299      	cmp	r1, r3
 800ee7e:	b510      	push	{r4, lr}
 800ee80:	4604      	mov	r4, r0
 800ee82:	d001      	beq.n	800ee88 <cleanup_stdio+0x10>
 800ee84:	f001 fc6e 	bl	8010764 <_fflush_r>
 800ee88:	68a1      	ldr	r1, [r4, #8]
 800ee8a:	4b09      	ldr	r3, [pc, #36]	@ (800eeb0 <cleanup_stdio+0x38>)
 800ee8c:	4299      	cmp	r1, r3
 800ee8e:	d002      	beq.n	800ee96 <cleanup_stdio+0x1e>
 800ee90:	4620      	mov	r0, r4
 800ee92:	f001 fc67 	bl	8010764 <_fflush_r>
 800ee96:	68e1      	ldr	r1, [r4, #12]
 800ee98:	4b06      	ldr	r3, [pc, #24]	@ (800eeb4 <cleanup_stdio+0x3c>)
 800ee9a:	4299      	cmp	r1, r3
 800ee9c:	d004      	beq.n	800eea8 <cleanup_stdio+0x30>
 800ee9e:	4620      	mov	r0, r4
 800eea0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eea4:	f001 bc5e 	b.w	8010764 <_fflush_r>
 800eea8:	bd10      	pop	{r4, pc}
 800eeaa:	bf00      	nop
 800eeac:	2000037c 	.word	0x2000037c
 800eeb0:	200003e4 	.word	0x200003e4
 800eeb4:	2000044c 	.word	0x2000044c

0800eeb8 <global_stdio_init.part.0>:
 800eeb8:	b510      	push	{r4, lr}
 800eeba:	4b0b      	ldr	r3, [pc, #44]	@ (800eee8 <global_stdio_init.part.0+0x30>)
 800eebc:	2104      	movs	r1, #4
 800eebe:	4c0b      	ldr	r4, [pc, #44]	@ (800eeec <global_stdio_init.part.0+0x34>)
 800eec0:	4a0b      	ldr	r2, [pc, #44]	@ (800eef0 <global_stdio_init.part.0+0x38>)
 800eec2:	4620      	mov	r0, r4
 800eec4:	601a      	str	r2, [r3, #0]
 800eec6:	2200      	movs	r2, #0
 800eec8:	f7ff ff94 	bl	800edf4 <std>
 800eecc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800eed0:	2201      	movs	r2, #1
 800eed2:	2109      	movs	r1, #9
 800eed4:	f7ff ff8e 	bl	800edf4 <std>
 800eed8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800eedc:	2202      	movs	r2, #2
 800eede:	2112      	movs	r1, #18
 800eee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eee4:	f7ff bf86 	b.w	800edf4 <std>
 800eee8:	200004b4 	.word	0x200004b4
 800eeec:	2000037c 	.word	0x2000037c
 800eef0:	0800ee61 	.word	0x0800ee61

0800eef4 <__sfp_lock_acquire>:
 800eef4:	4801      	ldr	r0, [pc, #4]	@ (800eefc <__sfp_lock_acquire+0x8>)
 800eef6:	f000 b96e 	b.w	800f1d6 <__retarget_lock_acquire_recursive>
 800eefa:	bf00      	nop
 800eefc:	200004bd 	.word	0x200004bd

0800ef00 <__sfp_lock_release>:
 800ef00:	4801      	ldr	r0, [pc, #4]	@ (800ef08 <__sfp_lock_release+0x8>)
 800ef02:	f000 b969 	b.w	800f1d8 <__retarget_lock_release_recursive>
 800ef06:	bf00      	nop
 800ef08:	200004bd 	.word	0x200004bd

0800ef0c <__sinit>:
 800ef0c:	b510      	push	{r4, lr}
 800ef0e:	4604      	mov	r4, r0
 800ef10:	f7ff fff0 	bl	800eef4 <__sfp_lock_acquire>
 800ef14:	6a23      	ldr	r3, [r4, #32]
 800ef16:	b11b      	cbz	r3, 800ef20 <__sinit+0x14>
 800ef18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ef1c:	f7ff bff0 	b.w	800ef00 <__sfp_lock_release>
 800ef20:	4b04      	ldr	r3, [pc, #16]	@ (800ef34 <__sinit+0x28>)
 800ef22:	6223      	str	r3, [r4, #32]
 800ef24:	4b04      	ldr	r3, [pc, #16]	@ (800ef38 <__sinit+0x2c>)
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d1f5      	bne.n	800ef18 <__sinit+0xc>
 800ef2c:	f7ff ffc4 	bl	800eeb8 <global_stdio_init.part.0>
 800ef30:	e7f2      	b.n	800ef18 <__sinit+0xc>
 800ef32:	bf00      	nop
 800ef34:	0800ee79 	.word	0x0800ee79
 800ef38:	200004b4 	.word	0x200004b4

0800ef3c <_fwalk_sglue>:
 800ef3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef40:	4607      	mov	r7, r0
 800ef42:	4688      	mov	r8, r1
 800ef44:	4614      	mov	r4, r2
 800ef46:	2600      	movs	r6, #0
 800ef48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ef4c:	f1b9 0901 	subs.w	r9, r9, #1
 800ef50:	d505      	bpl.n	800ef5e <_fwalk_sglue+0x22>
 800ef52:	6824      	ldr	r4, [r4, #0]
 800ef54:	2c00      	cmp	r4, #0
 800ef56:	d1f7      	bne.n	800ef48 <_fwalk_sglue+0xc>
 800ef58:	4630      	mov	r0, r6
 800ef5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef5e:	89ab      	ldrh	r3, [r5, #12]
 800ef60:	2b01      	cmp	r3, #1
 800ef62:	d907      	bls.n	800ef74 <_fwalk_sglue+0x38>
 800ef64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ef68:	3301      	adds	r3, #1
 800ef6a:	d003      	beq.n	800ef74 <_fwalk_sglue+0x38>
 800ef6c:	4629      	mov	r1, r5
 800ef6e:	4638      	mov	r0, r7
 800ef70:	47c0      	blx	r8
 800ef72:	4306      	orrs	r6, r0
 800ef74:	3568      	adds	r5, #104	@ 0x68
 800ef76:	e7e9      	b.n	800ef4c <_fwalk_sglue+0x10>

0800ef78 <__sread>:
 800ef78:	b510      	push	{r4, lr}
 800ef7a:	460c      	mov	r4, r1
 800ef7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef80:	f000 f8b6 	bl	800f0f0 <_read_r>
 800ef84:	2800      	cmp	r0, #0
 800ef86:	bfab      	itete	ge
 800ef88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ef8a:	89a3      	ldrhlt	r3, [r4, #12]
 800ef8c:	181b      	addge	r3, r3, r0
 800ef8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ef92:	bfac      	ite	ge
 800ef94:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ef96:	81a3      	strhlt	r3, [r4, #12]
 800ef98:	bd10      	pop	{r4, pc}

0800ef9a <__swrite>:
 800ef9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef9e:	461f      	mov	r7, r3
 800efa0:	898b      	ldrh	r3, [r1, #12]
 800efa2:	4605      	mov	r5, r0
 800efa4:	460c      	mov	r4, r1
 800efa6:	05db      	lsls	r3, r3, #23
 800efa8:	4616      	mov	r6, r2
 800efaa:	d505      	bpl.n	800efb8 <__swrite+0x1e>
 800efac:	2302      	movs	r3, #2
 800efae:	2200      	movs	r2, #0
 800efb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800efb4:	f000 f88a 	bl	800f0cc <_lseek_r>
 800efb8:	89a3      	ldrh	r3, [r4, #12]
 800efba:	4632      	mov	r2, r6
 800efbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800efc0:	4628      	mov	r0, r5
 800efc2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800efc6:	81a3      	strh	r3, [r4, #12]
 800efc8:	463b      	mov	r3, r7
 800efca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800efce:	f000 b8c5 	b.w	800f15c <_write_r>

0800efd2 <__sseek>:
 800efd2:	b510      	push	{r4, lr}
 800efd4:	460c      	mov	r4, r1
 800efd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800efda:	f000 f877 	bl	800f0cc <_lseek_r>
 800efde:	1c43      	adds	r3, r0, #1
 800efe0:	89a3      	ldrh	r3, [r4, #12]
 800efe2:	bf15      	itete	ne
 800efe4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800efe6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800efea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800efee:	81a3      	strheq	r3, [r4, #12]
 800eff0:	bf18      	it	ne
 800eff2:	81a3      	strhne	r3, [r4, #12]
 800eff4:	bd10      	pop	{r4, pc}

0800eff6 <__sclose>:
 800eff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800effa:	f000 b857 	b.w	800f0ac <_close_r>

0800effe <memmove>:
 800effe:	4288      	cmp	r0, r1
 800f000:	b510      	push	{r4, lr}
 800f002:	eb01 0402 	add.w	r4, r1, r2
 800f006:	d902      	bls.n	800f00e <memmove+0x10>
 800f008:	4284      	cmp	r4, r0
 800f00a:	4623      	mov	r3, r4
 800f00c:	d807      	bhi.n	800f01e <memmove+0x20>
 800f00e:	1e43      	subs	r3, r0, #1
 800f010:	42a1      	cmp	r1, r4
 800f012:	d008      	beq.n	800f026 <memmove+0x28>
 800f014:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f018:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f01c:	e7f8      	b.n	800f010 <memmove+0x12>
 800f01e:	4402      	add	r2, r0
 800f020:	4601      	mov	r1, r0
 800f022:	428a      	cmp	r2, r1
 800f024:	d100      	bne.n	800f028 <memmove+0x2a>
 800f026:	bd10      	pop	{r4, pc}
 800f028:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f02c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f030:	e7f7      	b.n	800f022 <memmove+0x24>

0800f032 <memset>:
 800f032:	4402      	add	r2, r0
 800f034:	4603      	mov	r3, r0
 800f036:	4293      	cmp	r3, r2
 800f038:	d100      	bne.n	800f03c <memset+0xa>
 800f03a:	4770      	bx	lr
 800f03c:	f803 1b01 	strb.w	r1, [r3], #1
 800f040:	e7f9      	b.n	800f036 <memset+0x4>

0800f042 <_raise_r>:
 800f042:	291f      	cmp	r1, #31
 800f044:	b538      	push	{r3, r4, r5, lr}
 800f046:	4605      	mov	r5, r0
 800f048:	460c      	mov	r4, r1
 800f04a:	d904      	bls.n	800f056 <_raise_r+0x14>
 800f04c:	2316      	movs	r3, #22
 800f04e:	6003      	str	r3, [r0, #0]
 800f050:	f04f 30ff 	mov.w	r0, #4294967295
 800f054:	bd38      	pop	{r3, r4, r5, pc}
 800f056:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f058:	b112      	cbz	r2, 800f060 <_raise_r+0x1e>
 800f05a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f05e:	b94b      	cbnz	r3, 800f074 <_raise_r+0x32>
 800f060:	4628      	mov	r0, r5
 800f062:	f000 f869 	bl	800f138 <_getpid_r>
 800f066:	4622      	mov	r2, r4
 800f068:	4601      	mov	r1, r0
 800f06a:	4628      	mov	r0, r5
 800f06c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f070:	f000 b850 	b.w	800f114 <_kill_r>
 800f074:	2b01      	cmp	r3, #1
 800f076:	d00a      	beq.n	800f08e <_raise_r+0x4c>
 800f078:	1c59      	adds	r1, r3, #1
 800f07a:	d103      	bne.n	800f084 <_raise_r+0x42>
 800f07c:	2316      	movs	r3, #22
 800f07e:	6003      	str	r3, [r0, #0]
 800f080:	2001      	movs	r0, #1
 800f082:	e7e7      	b.n	800f054 <_raise_r+0x12>
 800f084:	2100      	movs	r1, #0
 800f086:	4620      	mov	r0, r4
 800f088:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f08c:	4798      	blx	r3
 800f08e:	2000      	movs	r0, #0
 800f090:	e7e0      	b.n	800f054 <_raise_r+0x12>
	...

0800f094 <raise>:
 800f094:	4b02      	ldr	r3, [pc, #8]	@ (800f0a0 <raise+0xc>)
 800f096:	4601      	mov	r1, r0
 800f098:	6818      	ldr	r0, [r3, #0]
 800f09a:	f7ff bfd2 	b.w	800f042 <_raise_r>
 800f09e:	bf00      	nop
 800f0a0:	20000018 	.word	0x20000018

0800f0a4 <_localeconv_r>:
 800f0a4:	4800      	ldr	r0, [pc, #0]	@ (800f0a8 <_localeconv_r+0x4>)
 800f0a6:	4770      	bx	lr
 800f0a8:	20000158 	.word	0x20000158

0800f0ac <_close_r>:
 800f0ac:	b538      	push	{r3, r4, r5, lr}
 800f0ae:	2300      	movs	r3, #0
 800f0b0:	4d05      	ldr	r5, [pc, #20]	@ (800f0c8 <_close_r+0x1c>)
 800f0b2:	4604      	mov	r4, r0
 800f0b4:	4608      	mov	r0, r1
 800f0b6:	602b      	str	r3, [r5, #0]
 800f0b8:	f7f4 fc56 	bl	8003968 <_close>
 800f0bc:	1c43      	adds	r3, r0, #1
 800f0be:	d102      	bne.n	800f0c6 <_close_r+0x1a>
 800f0c0:	682b      	ldr	r3, [r5, #0]
 800f0c2:	b103      	cbz	r3, 800f0c6 <_close_r+0x1a>
 800f0c4:	6023      	str	r3, [r4, #0]
 800f0c6:	bd38      	pop	{r3, r4, r5, pc}
 800f0c8:	200004b8 	.word	0x200004b8

0800f0cc <_lseek_r>:
 800f0cc:	b538      	push	{r3, r4, r5, lr}
 800f0ce:	4604      	mov	r4, r0
 800f0d0:	4d06      	ldr	r5, [pc, #24]	@ (800f0ec <_lseek_r+0x20>)
 800f0d2:	4608      	mov	r0, r1
 800f0d4:	4611      	mov	r1, r2
 800f0d6:	2200      	movs	r2, #0
 800f0d8:	602a      	str	r2, [r5, #0]
 800f0da:	461a      	mov	r2, r3
 800f0dc:	f7f4 fc6b 	bl	80039b6 <_lseek>
 800f0e0:	1c43      	adds	r3, r0, #1
 800f0e2:	d102      	bne.n	800f0ea <_lseek_r+0x1e>
 800f0e4:	682b      	ldr	r3, [r5, #0]
 800f0e6:	b103      	cbz	r3, 800f0ea <_lseek_r+0x1e>
 800f0e8:	6023      	str	r3, [r4, #0]
 800f0ea:	bd38      	pop	{r3, r4, r5, pc}
 800f0ec:	200004b8 	.word	0x200004b8

0800f0f0 <_read_r>:
 800f0f0:	b538      	push	{r3, r4, r5, lr}
 800f0f2:	4604      	mov	r4, r0
 800f0f4:	4d06      	ldr	r5, [pc, #24]	@ (800f110 <_read_r+0x20>)
 800f0f6:	4608      	mov	r0, r1
 800f0f8:	4611      	mov	r1, r2
 800f0fa:	2200      	movs	r2, #0
 800f0fc:	602a      	str	r2, [r5, #0]
 800f0fe:	461a      	mov	r2, r3
 800f100:	f7f4 fbf9 	bl	80038f6 <_read>
 800f104:	1c43      	adds	r3, r0, #1
 800f106:	d102      	bne.n	800f10e <_read_r+0x1e>
 800f108:	682b      	ldr	r3, [r5, #0]
 800f10a:	b103      	cbz	r3, 800f10e <_read_r+0x1e>
 800f10c:	6023      	str	r3, [r4, #0]
 800f10e:	bd38      	pop	{r3, r4, r5, pc}
 800f110:	200004b8 	.word	0x200004b8

0800f114 <_kill_r>:
 800f114:	b538      	push	{r3, r4, r5, lr}
 800f116:	2300      	movs	r3, #0
 800f118:	4d06      	ldr	r5, [pc, #24]	@ (800f134 <_kill_r+0x20>)
 800f11a:	4604      	mov	r4, r0
 800f11c:	4608      	mov	r0, r1
 800f11e:	4611      	mov	r1, r2
 800f120:	602b      	str	r3, [r5, #0]
 800f122:	f7f4 fbcd 	bl	80038c0 <_kill>
 800f126:	1c43      	adds	r3, r0, #1
 800f128:	d102      	bne.n	800f130 <_kill_r+0x1c>
 800f12a:	682b      	ldr	r3, [r5, #0]
 800f12c:	b103      	cbz	r3, 800f130 <_kill_r+0x1c>
 800f12e:	6023      	str	r3, [r4, #0]
 800f130:	bd38      	pop	{r3, r4, r5, pc}
 800f132:	bf00      	nop
 800f134:	200004b8 	.word	0x200004b8

0800f138 <_getpid_r>:
 800f138:	f7f4 bbba 	b.w	80038b0 <_getpid>

0800f13c <_sbrk_r>:
 800f13c:	b538      	push	{r3, r4, r5, lr}
 800f13e:	2300      	movs	r3, #0
 800f140:	4d05      	ldr	r5, [pc, #20]	@ (800f158 <_sbrk_r+0x1c>)
 800f142:	4604      	mov	r4, r0
 800f144:	4608      	mov	r0, r1
 800f146:	602b      	str	r3, [r5, #0]
 800f148:	f7f4 fc42 	bl	80039d0 <_sbrk>
 800f14c:	1c43      	adds	r3, r0, #1
 800f14e:	d102      	bne.n	800f156 <_sbrk_r+0x1a>
 800f150:	682b      	ldr	r3, [r5, #0]
 800f152:	b103      	cbz	r3, 800f156 <_sbrk_r+0x1a>
 800f154:	6023      	str	r3, [r4, #0]
 800f156:	bd38      	pop	{r3, r4, r5, pc}
 800f158:	200004b8 	.word	0x200004b8

0800f15c <_write_r>:
 800f15c:	b538      	push	{r3, r4, r5, lr}
 800f15e:	4604      	mov	r4, r0
 800f160:	4d06      	ldr	r5, [pc, #24]	@ (800f17c <_write_r+0x20>)
 800f162:	4608      	mov	r0, r1
 800f164:	4611      	mov	r1, r2
 800f166:	2200      	movs	r2, #0
 800f168:	602a      	str	r2, [r5, #0]
 800f16a:	461a      	mov	r2, r3
 800f16c:	f7f4 fbe0 	bl	8003930 <_write>
 800f170:	1c43      	adds	r3, r0, #1
 800f172:	d102      	bne.n	800f17a <_write_r+0x1e>
 800f174:	682b      	ldr	r3, [r5, #0]
 800f176:	b103      	cbz	r3, 800f17a <_write_r+0x1e>
 800f178:	6023      	str	r3, [r4, #0]
 800f17a:	bd38      	pop	{r3, r4, r5, pc}
 800f17c:	200004b8 	.word	0x200004b8

0800f180 <__errno>:
 800f180:	4b01      	ldr	r3, [pc, #4]	@ (800f188 <__errno+0x8>)
 800f182:	6818      	ldr	r0, [r3, #0]
 800f184:	4770      	bx	lr
 800f186:	bf00      	nop
 800f188:	20000018 	.word	0x20000018

0800f18c <__libc_init_array>:
 800f18c:	b570      	push	{r4, r5, r6, lr}
 800f18e:	4d0d      	ldr	r5, [pc, #52]	@ (800f1c4 <__libc_init_array+0x38>)
 800f190:	2600      	movs	r6, #0
 800f192:	4c0d      	ldr	r4, [pc, #52]	@ (800f1c8 <__libc_init_array+0x3c>)
 800f194:	1b64      	subs	r4, r4, r5
 800f196:	10a4      	asrs	r4, r4, #2
 800f198:	42a6      	cmp	r6, r4
 800f19a:	d109      	bne.n	800f1b0 <__libc_init_array+0x24>
 800f19c:	4d0b      	ldr	r5, [pc, #44]	@ (800f1cc <__libc_init_array+0x40>)
 800f19e:	2600      	movs	r6, #0
 800f1a0:	4c0b      	ldr	r4, [pc, #44]	@ (800f1d0 <__libc_init_array+0x44>)
 800f1a2:	f001 fdc5 	bl	8010d30 <_init>
 800f1a6:	1b64      	subs	r4, r4, r5
 800f1a8:	10a4      	asrs	r4, r4, #2
 800f1aa:	42a6      	cmp	r6, r4
 800f1ac:	d105      	bne.n	800f1ba <__libc_init_array+0x2e>
 800f1ae:	bd70      	pop	{r4, r5, r6, pc}
 800f1b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1b4:	3601      	adds	r6, #1
 800f1b6:	4798      	blx	r3
 800f1b8:	e7ee      	b.n	800f198 <__libc_init_array+0xc>
 800f1ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1be:	3601      	adds	r6, #1
 800f1c0:	4798      	blx	r3
 800f1c2:	e7f2      	b.n	800f1aa <__libc_init_array+0x1e>
 800f1c4:	08011350 	.word	0x08011350
 800f1c8:	08011350 	.word	0x08011350
 800f1cc:	08011350 	.word	0x08011350
 800f1d0:	08011354 	.word	0x08011354

0800f1d4 <__retarget_lock_init_recursive>:
 800f1d4:	4770      	bx	lr

0800f1d6 <__retarget_lock_acquire_recursive>:
 800f1d6:	4770      	bx	lr

0800f1d8 <__retarget_lock_release_recursive>:
 800f1d8:	4770      	bx	lr

0800f1da <memchr>:
 800f1da:	b2c9      	uxtb	r1, r1
 800f1dc:	4603      	mov	r3, r0
 800f1de:	4402      	add	r2, r0
 800f1e0:	b510      	push	{r4, lr}
 800f1e2:	4293      	cmp	r3, r2
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	d101      	bne.n	800f1ec <memchr+0x12>
 800f1e8:	2000      	movs	r0, #0
 800f1ea:	e003      	b.n	800f1f4 <memchr+0x1a>
 800f1ec:	7804      	ldrb	r4, [r0, #0]
 800f1ee:	3301      	adds	r3, #1
 800f1f0:	428c      	cmp	r4, r1
 800f1f2:	d1f6      	bne.n	800f1e2 <memchr+0x8>
 800f1f4:	bd10      	pop	{r4, pc}

0800f1f6 <memcpy>:
 800f1f6:	440a      	add	r2, r1
 800f1f8:	1e43      	subs	r3, r0, #1
 800f1fa:	4291      	cmp	r1, r2
 800f1fc:	d100      	bne.n	800f200 <memcpy+0xa>
 800f1fe:	4770      	bx	lr
 800f200:	b510      	push	{r4, lr}
 800f202:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f206:	4291      	cmp	r1, r2
 800f208:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f20c:	d1f9      	bne.n	800f202 <memcpy+0xc>
 800f20e:	bd10      	pop	{r4, pc}

0800f210 <quorem>:
 800f210:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f214:	6903      	ldr	r3, [r0, #16]
 800f216:	4607      	mov	r7, r0
 800f218:	690c      	ldr	r4, [r1, #16]
 800f21a:	42a3      	cmp	r3, r4
 800f21c:	f2c0 8083 	blt.w	800f326 <quorem+0x116>
 800f220:	3c01      	subs	r4, #1
 800f222:	f100 0514 	add.w	r5, r0, #20
 800f226:	f101 0814 	add.w	r8, r1, #20
 800f22a:	00a3      	lsls	r3, r4, #2
 800f22c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f230:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f234:	9300      	str	r3, [sp, #0]
 800f236:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f23a:	9301      	str	r3, [sp, #4]
 800f23c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f240:	3301      	adds	r3, #1
 800f242:	429a      	cmp	r2, r3
 800f244:	fbb2 f6f3 	udiv	r6, r2, r3
 800f248:	d331      	bcc.n	800f2ae <quorem+0x9e>
 800f24a:	f04f 0a00 	mov.w	sl, #0
 800f24e:	46c4      	mov	ip, r8
 800f250:	46ae      	mov	lr, r5
 800f252:	46d3      	mov	fp, sl
 800f254:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f258:	b298      	uxth	r0, r3
 800f25a:	45e1      	cmp	r9, ip
 800f25c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800f260:	fb06 a000 	mla	r0, r6, r0, sl
 800f264:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800f268:	b280      	uxth	r0, r0
 800f26a:	fb06 2303 	mla	r3, r6, r3, r2
 800f26e:	f8de 2000 	ldr.w	r2, [lr]
 800f272:	b292      	uxth	r2, r2
 800f274:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f278:	eba2 0200 	sub.w	r2, r2, r0
 800f27c:	b29b      	uxth	r3, r3
 800f27e:	f8de 0000 	ldr.w	r0, [lr]
 800f282:	445a      	add	r2, fp
 800f284:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f288:	b292      	uxth	r2, r2
 800f28a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f28e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f292:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f296:	f84e 2b04 	str.w	r2, [lr], #4
 800f29a:	d2db      	bcs.n	800f254 <quorem+0x44>
 800f29c:	9b00      	ldr	r3, [sp, #0]
 800f29e:	58eb      	ldr	r3, [r5, r3]
 800f2a0:	b92b      	cbnz	r3, 800f2ae <quorem+0x9e>
 800f2a2:	9b01      	ldr	r3, [sp, #4]
 800f2a4:	3b04      	subs	r3, #4
 800f2a6:	429d      	cmp	r5, r3
 800f2a8:	461a      	mov	r2, r3
 800f2aa:	d330      	bcc.n	800f30e <quorem+0xfe>
 800f2ac:	613c      	str	r4, [r7, #16]
 800f2ae:	4638      	mov	r0, r7
 800f2b0:	f001 f8c8 	bl	8010444 <__mcmp>
 800f2b4:	2800      	cmp	r0, #0
 800f2b6:	db26      	blt.n	800f306 <quorem+0xf6>
 800f2b8:	4629      	mov	r1, r5
 800f2ba:	2000      	movs	r0, #0
 800f2bc:	f858 2b04 	ldr.w	r2, [r8], #4
 800f2c0:	f8d1 c000 	ldr.w	ip, [r1]
 800f2c4:	fa1f fe82 	uxth.w	lr, r2
 800f2c8:	45c1      	cmp	r9, r8
 800f2ca:	fa1f f38c 	uxth.w	r3, ip
 800f2ce:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800f2d2:	eba3 030e 	sub.w	r3, r3, lr
 800f2d6:	4403      	add	r3, r0
 800f2d8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f2dc:	b29b      	uxth	r3, r3
 800f2de:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f2e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f2e6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f2ea:	f841 3b04 	str.w	r3, [r1], #4
 800f2ee:	d2e5      	bcs.n	800f2bc <quorem+0xac>
 800f2f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f2f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f2f8:	b922      	cbnz	r2, 800f304 <quorem+0xf4>
 800f2fa:	3b04      	subs	r3, #4
 800f2fc:	429d      	cmp	r5, r3
 800f2fe:	461a      	mov	r2, r3
 800f300:	d30b      	bcc.n	800f31a <quorem+0x10a>
 800f302:	613c      	str	r4, [r7, #16]
 800f304:	3601      	adds	r6, #1
 800f306:	4630      	mov	r0, r6
 800f308:	b003      	add	sp, #12
 800f30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f30e:	6812      	ldr	r2, [r2, #0]
 800f310:	3b04      	subs	r3, #4
 800f312:	2a00      	cmp	r2, #0
 800f314:	d1ca      	bne.n	800f2ac <quorem+0x9c>
 800f316:	3c01      	subs	r4, #1
 800f318:	e7c5      	b.n	800f2a6 <quorem+0x96>
 800f31a:	6812      	ldr	r2, [r2, #0]
 800f31c:	3b04      	subs	r3, #4
 800f31e:	2a00      	cmp	r2, #0
 800f320:	d1ef      	bne.n	800f302 <quorem+0xf2>
 800f322:	3c01      	subs	r4, #1
 800f324:	e7ea      	b.n	800f2fc <quorem+0xec>
 800f326:	2000      	movs	r0, #0
 800f328:	e7ee      	b.n	800f308 <quorem+0xf8>
 800f32a:	0000      	movs	r0, r0
 800f32c:	0000      	movs	r0, r0
	...

0800f330 <_dtoa_r>:
 800f330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f334:	69c7      	ldr	r7, [r0, #28]
 800f336:	b099      	sub	sp, #100	@ 0x64
 800f338:	4683      	mov	fp, r0
 800f33a:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800f33c:	9109      	str	r1, [sp, #36]	@ 0x24
 800f33e:	920e      	str	r2, [sp, #56]	@ 0x38
 800f340:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f342:	ec55 4b10 	vmov	r4, r5, d0
 800f346:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f34a:	b97f      	cbnz	r7, 800f36c <_dtoa_r+0x3c>
 800f34c:	2010      	movs	r0, #16
 800f34e:	f7fe ffb5 	bl	800e2bc <malloc>
 800f352:	4602      	mov	r2, r0
 800f354:	f8cb 001c 	str.w	r0, [fp, #28]
 800f358:	b920      	cbnz	r0, 800f364 <_dtoa_r+0x34>
 800f35a:	4ba7      	ldr	r3, [pc, #668]	@ (800f5f8 <_dtoa_r+0x2c8>)
 800f35c:	21ef      	movs	r1, #239	@ 0xef
 800f35e:	48a7      	ldr	r0, [pc, #668]	@ (800f5fc <_dtoa_r+0x2cc>)
 800f360:	f001 fa28 	bl	80107b4 <__assert_func>
 800f364:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f368:	6007      	str	r7, [r0, #0]
 800f36a:	60c7      	str	r7, [r0, #12]
 800f36c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f370:	6819      	ldr	r1, [r3, #0]
 800f372:	b159      	cbz	r1, 800f38c <_dtoa_r+0x5c>
 800f374:	685a      	ldr	r2, [r3, #4]
 800f376:	2301      	movs	r3, #1
 800f378:	4658      	mov	r0, fp
 800f37a:	4093      	lsls	r3, r2
 800f37c:	604a      	str	r2, [r1, #4]
 800f37e:	608b      	str	r3, [r1, #8]
 800f380:	f000 fe24 	bl	800ffcc <_Bfree>
 800f384:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f388:	2200      	movs	r2, #0
 800f38a:	601a      	str	r2, [r3, #0]
 800f38c:	1e2b      	subs	r3, r5, #0
 800f38e:	bfb7      	itett	lt
 800f390:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f394:	2300      	movge	r3, #0
 800f396:	2201      	movlt	r2, #1
 800f398:	9303      	strlt	r3, [sp, #12]
 800f39a:	bfa8      	it	ge
 800f39c:	6033      	strge	r3, [r6, #0]
 800f39e:	9f03      	ldr	r7, [sp, #12]
 800f3a0:	4b97      	ldr	r3, [pc, #604]	@ (800f600 <_dtoa_r+0x2d0>)
 800f3a2:	bfb8      	it	lt
 800f3a4:	6032      	strlt	r2, [r6, #0]
 800f3a6:	43bb      	bics	r3, r7
 800f3a8:	d112      	bne.n	800f3d0 <_dtoa_r+0xa0>
 800f3aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f3ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f3b0:	6013      	str	r3, [r2, #0]
 800f3b2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f3b6:	4323      	orrs	r3, r4
 800f3b8:	f000 854c 	beq.w	800fe54 <_dtoa_r+0xb24>
 800f3bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f3be:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800f614 <_dtoa_r+0x2e4>
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	f000 854e 	beq.w	800fe64 <_dtoa_r+0xb34>
 800f3c8:	f10a 0303 	add.w	r3, sl, #3
 800f3cc:	f000 bd48 	b.w	800fe60 <_dtoa_r+0xb30>
 800f3d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f3d4:	2200      	movs	r2, #0
 800f3d6:	2300      	movs	r3, #0
 800f3d8:	ec51 0b17 	vmov	r0, r1, d7
 800f3dc:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800f3e0:	f7f1 fb82 	bl	8000ae8 <__aeabi_dcmpeq>
 800f3e4:	4680      	mov	r8, r0
 800f3e6:	b158      	cbz	r0, 800f400 <_dtoa_r+0xd0>
 800f3e8:	2301      	movs	r3, #1
 800f3ea:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f3ec:	6013      	str	r3, [r2, #0]
 800f3ee:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f3f0:	b113      	cbz	r3, 800f3f8 <_dtoa_r+0xc8>
 800f3f2:	4b84      	ldr	r3, [pc, #528]	@ (800f604 <_dtoa_r+0x2d4>)
 800f3f4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800f3f6:	6013      	str	r3, [r2, #0]
 800f3f8:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800f618 <_dtoa_r+0x2e8>
 800f3fc:	f000 bd32 	b.w	800fe64 <_dtoa_r+0xb34>
 800f400:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f404:	aa16      	add	r2, sp, #88	@ 0x58
 800f406:	a917      	add	r1, sp, #92	@ 0x5c
 800f408:	4658      	mov	r0, fp
 800f40a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f40e:	f001 f8cd 	bl	80105ac <__d2b>
 800f412:	4681      	mov	r9, r0
 800f414:	2e00      	cmp	r6, #0
 800f416:	d075      	beq.n	800f504 <_dtoa_r+0x1d4>
 800f418:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f41a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f41e:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800f422:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f426:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f42a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f42e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f432:	4619      	mov	r1, r3
 800f434:	2200      	movs	r2, #0
 800f436:	4b74      	ldr	r3, [pc, #464]	@ (800f608 <_dtoa_r+0x2d8>)
 800f438:	f7f0 ff36 	bl	80002a8 <__aeabi_dsub>
 800f43c:	a368      	add	r3, pc, #416	@ (adr r3, 800f5e0 <_dtoa_r+0x2b0>)
 800f43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f442:	f7f1 f8e9 	bl	8000618 <__aeabi_dmul>
 800f446:	a368      	add	r3, pc, #416	@ (adr r3, 800f5e8 <_dtoa_r+0x2b8>)
 800f448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f44c:	f7f0 ff2e 	bl	80002ac <__adddf3>
 800f450:	4604      	mov	r4, r0
 800f452:	460d      	mov	r5, r1
 800f454:	4630      	mov	r0, r6
 800f456:	f7f1 f875 	bl	8000544 <__aeabi_i2d>
 800f45a:	a365      	add	r3, pc, #404	@ (adr r3, 800f5f0 <_dtoa_r+0x2c0>)
 800f45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f460:	f7f1 f8da 	bl	8000618 <__aeabi_dmul>
 800f464:	4602      	mov	r2, r0
 800f466:	460b      	mov	r3, r1
 800f468:	4620      	mov	r0, r4
 800f46a:	4629      	mov	r1, r5
 800f46c:	f7f0 ff1e 	bl	80002ac <__adddf3>
 800f470:	4604      	mov	r4, r0
 800f472:	460d      	mov	r5, r1
 800f474:	f7f1 fb80 	bl	8000b78 <__aeabi_d2iz>
 800f478:	2200      	movs	r2, #0
 800f47a:	4607      	mov	r7, r0
 800f47c:	2300      	movs	r3, #0
 800f47e:	4620      	mov	r0, r4
 800f480:	4629      	mov	r1, r5
 800f482:	f7f1 fb3b 	bl	8000afc <__aeabi_dcmplt>
 800f486:	b140      	cbz	r0, 800f49a <_dtoa_r+0x16a>
 800f488:	4638      	mov	r0, r7
 800f48a:	f7f1 f85b 	bl	8000544 <__aeabi_i2d>
 800f48e:	4622      	mov	r2, r4
 800f490:	462b      	mov	r3, r5
 800f492:	f7f1 fb29 	bl	8000ae8 <__aeabi_dcmpeq>
 800f496:	b900      	cbnz	r0, 800f49a <_dtoa_r+0x16a>
 800f498:	3f01      	subs	r7, #1
 800f49a:	2f16      	cmp	r7, #22
 800f49c:	d851      	bhi.n	800f542 <_dtoa_r+0x212>
 800f49e:	4b5b      	ldr	r3, [pc, #364]	@ (800f60c <_dtoa_r+0x2dc>)
 800f4a0:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f4a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ac:	f7f1 fb26 	bl	8000afc <__aeabi_dcmplt>
 800f4b0:	2800      	cmp	r0, #0
 800f4b2:	d048      	beq.n	800f546 <_dtoa_r+0x216>
 800f4b4:	3f01      	subs	r7, #1
 800f4b6:	2300      	movs	r3, #0
 800f4b8:	9312      	str	r3, [sp, #72]	@ 0x48
 800f4ba:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f4bc:	1b9b      	subs	r3, r3, r6
 800f4be:	1e5a      	subs	r2, r3, #1
 800f4c0:	bf46      	itte	mi
 800f4c2:	f1c3 0801 	rsbmi	r8, r3, #1
 800f4c6:	2300      	movmi	r3, #0
 800f4c8:	f04f 0800 	movpl.w	r8, #0
 800f4cc:	9208      	str	r2, [sp, #32]
 800f4ce:	bf48      	it	mi
 800f4d0:	9308      	strmi	r3, [sp, #32]
 800f4d2:	2f00      	cmp	r7, #0
 800f4d4:	db39      	blt.n	800f54a <_dtoa_r+0x21a>
 800f4d6:	9b08      	ldr	r3, [sp, #32]
 800f4d8:	970f      	str	r7, [sp, #60]	@ 0x3c
 800f4da:	443b      	add	r3, r7
 800f4dc:	9308      	str	r3, [sp, #32]
 800f4de:	2300      	movs	r3, #0
 800f4e0:	930a      	str	r3, [sp, #40]	@ 0x28
 800f4e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4e4:	2b09      	cmp	r3, #9
 800f4e6:	d864      	bhi.n	800f5b2 <_dtoa_r+0x282>
 800f4e8:	2b05      	cmp	r3, #5
 800f4ea:	bfc5      	ittet	gt
 800f4ec:	3b04      	subgt	r3, #4
 800f4ee:	2400      	movgt	r4, #0
 800f4f0:	2401      	movle	r4, #1
 800f4f2:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800f4f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4f6:	3b02      	subs	r3, #2
 800f4f8:	2b03      	cmp	r3, #3
 800f4fa:	d865      	bhi.n	800f5c8 <_dtoa_r+0x298>
 800f4fc:	e8df f003 	tbb	[pc, r3]
 800f500:	5737392c 	.word	0x5737392c
 800f504:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800f508:	441e      	add	r6, r3
 800f50a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f50e:	2b20      	cmp	r3, #32
 800f510:	bfc9      	itett	gt
 800f512:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f516:	f1c3 0320 	rsble	r3, r3, #32
 800f51a:	409f      	lslgt	r7, r3
 800f51c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f520:	bfd8      	it	le
 800f522:	fa04 f003 	lslle.w	r0, r4, r3
 800f526:	f106 36ff 	add.w	r6, r6, #4294967295
 800f52a:	bfc4      	itt	gt
 800f52c:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f530:	ea47 0003 	orrgt.w	r0, r7, r3
 800f534:	f7f0 fff6 	bl	8000524 <__aeabi_ui2d>
 800f538:	2201      	movs	r2, #1
 800f53a:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f53e:	9214      	str	r2, [sp, #80]	@ 0x50
 800f540:	e777      	b.n	800f432 <_dtoa_r+0x102>
 800f542:	2301      	movs	r3, #1
 800f544:	e7b8      	b.n	800f4b8 <_dtoa_r+0x188>
 800f546:	9012      	str	r0, [sp, #72]	@ 0x48
 800f548:	e7b7      	b.n	800f4ba <_dtoa_r+0x18a>
 800f54a:	427b      	negs	r3, r7
 800f54c:	eba8 0807 	sub.w	r8, r8, r7
 800f550:	930a      	str	r3, [sp, #40]	@ 0x28
 800f552:	2300      	movs	r3, #0
 800f554:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f556:	e7c4      	b.n	800f4e2 <_dtoa_r+0x1b2>
 800f558:	2300      	movs	r3, #0
 800f55a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f55c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f55e:	2b00      	cmp	r3, #0
 800f560:	dc35      	bgt.n	800f5ce <_dtoa_r+0x29e>
 800f562:	2301      	movs	r3, #1
 800f564:	461a      	mov	r2, r3
 800f566:	9300      	str	r3, [sp, #0]
 800f568:	9307      	str	r3, [sp, #28]
 800f56a:	920e      	str	r2, [sp, #56]	@ 0x38
 800f56c:	e00b      	b.n	800f586 <_dtoa_r+0x256>
 800f56e:	2301      	movs	r3, #1
 800f570:	e7f3      	b.n	800f55a <_dtoa_r+0x22a>
 800f572:	2300      	movs	r3, #0
 800f574:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f576:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f578:	18fb      	adds	r3, r7, r3
 800f57a:	9300      	str	r3, [sp, #0]
 800f57c:	3301      	adds	r3, #1
 800f57e:	2b01      	cmp	r3, #1
 800f580:	9307      	str	r3, [sp, #28]
 800f582:	bfb8      	it	lt
 800f584:	2301      	movlt	r3, #1
 800f586:	f8db 001c 	ldr.w	r0, [fp, #28]
 800f58a:	2100      	movs	r1, #0
 800f58c:	2204      	movs	r2, #4
 800f58e:	f102 0514 	add.w	r5, r2, #20
 800f592:	429d      	cmp	r5, r3
 800f594:	d91f      	bls.n	800f5d6 <_dtoa_r+0x2a6>
 800f596:	6041      	str	r1, [r0, #4]
 800f598:	4658      	mov	r0, fp
 800f59a:	f000 fcd7 	bl	800ff4c <_Balloc>
 800f59e:	4682      	mov	sl, r0
 800f5a0:	2800      	cmp	r0, #0
 800f5a2:	d13b      	bne.n	800f61c <_dtoa_r+0x2ec>
 800f5a4:	4b1a      	ldr	r3, [pc, #104]	@ (800f610 <_dtoa_r+0x2e0>)
 800f5a6:	4602      	mov	r2, r0
 800f5a8:	f240 11af 	movw	r1, #431	@ 0x1af
 800f5ac:	e6d7      	b.n	800f35e <_dtoa_r+0x2e>
 800f5ae:	2301      	movs	r3, #1
 800f5b0:	e7e0      	b.n	800f574 <_dtoa_r+0x244>
 800f5b2:	2401      	movs	r4, #1
 800f5b4:	2300      	movs	r3, #0
 800f5b6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f5b8:	9309      	str	r3, [sp, #36]	@ 0x24
 800f5ba:	f04f 33ff 	mov.w	r3, #4294967295
 800f5be:	2200      	movs	r2, #0
 800f5c0:	9300      	str	r3, [sp, #0]
 800f5c2:	9307      	str	r3, [sp, #28]
 800f5c4:	2312      	movs	r3, #18
 800f5c6:	e7d0      	b.n	800f56a <_dtoa_r+0x23a>
 800f5c8:	2301      	movs	r3, #1
 800f5ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f5cc:	e7f5      	b.n	800f5ba <_dtoa_r+0x28a>
 800f5ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f5d0:	9300      	str	r3, [sp, #0]
 800f5d2:	9307      	str	r3, [sp, #28]
 800f5d4:	e7d7      	b.n	800f586 <_dtoa_r+0x256>
 800f5d6:	3101      	adds	r1, #1
 800f5d8:	0052      	lsls	r2, r2, #1
 800f5da:	e7d8      	b.n	800f58e <_dtoa_r+0x25e>
 800f5dc:	f3af 8000 	nop.w
 800f5e0:	636f4361 	.word	0x636f4361
 800f5e4:	3fd287a7 	.word	0x3fd287a7
 800f5e8:	8b60c8b3 	.word	0x8b60c8b3
 800f5ec:	3fc68a28 	.word	0x3fc68a28
 800f5f0:	509f79fb 	.word	0x509f79fb
 800f5f4:	3fd34413 	.word	0x3fd34413
 800f5f8:	08011116 	.word	0x08011116
 800f5fc:	0801112d 	.word	0x0801112d
 800f600:	7ff00000 	.word	0x7ff00000
 800f604:	080110e6 	.word	0x080110e6
 800f608:	3ff80000 	.word	0x3ff80000
 800f60c:	08011228 	.word	0x08011228
 800f610:	08011185 	.word	0x08011185
 800f614:	08011112 	.word	0x08011112
 800f618:	080110e5 	.word	0x080110e5
 800f61c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f620:	6018      	str	r0, [r3, #0]
 800f622:	9b07      	ldr	r3, [sp, #28]
 800f624:	2b0e      	cmp	r3, #14
 800f626:	f200 80a4 	bhi.w	800f772 <_dtoa_r+0x442>
 800f62a:	2c00      	cmp	r4, #0
 800f62c:	f000 80a1 	beq.w	800f772 <_dtoa_r+0x442>
 800f630:	2f00      	cmp	r7, #0
 800f632:	dd33      	ble.n	800f69c <_dtoa_r+0x36c>
 800f634:	f007 020f 	and.w	r2, r7, #15
 800f638:	4bac      	ldr	r3, [pc, #688]	@ (800f8ec <_dtoa_r+0x5bc>)
 800f63a:	05f8      	lsls	r0, r7, #23
 800f63c:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f640:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f644:	ed93 7b00 	vldr	d7, [r3]
 800f648:	ed8d 7b04 	vstr	d7, [sp, #16]
 800f64c:	d516      	bpl.n	800f67c <_dtoa_r+0x34c>
 800f64e:	4ba8      	ldr	r3, [pc, #672]	@ (800f8f0 <_dtoa_r+0x5c0>)
 800f650:	f004 040f 	and.w	r4, r4, #15
 800f654:	2603      	movs	r6, #3
 800f656:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f65a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f65e:	f7f1 f905 	bl	800086c <__aeabi_ddiv>
 800f662:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f666:	4da2      	ldr	r5, [pc, #648]	@ (800f8f0 <_dtoa_r+0x5c0>)
 800f668:	b954      	cbnz	r4, 800f680 <_dtoa_r+0x350>
 800f66a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f66e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f672:	f7f1 f8fb 	bl	800086c <__aeabi_ddiv>
 800f676:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f67a:	e028      	b.n	800f6ce <_dtoa_r+0x39e>
 800f67c:	2602      	movs	r6, #2
 800f67e:	e7f2      	b.n	800f666 <_dtoa_r+0x336>
 800f680:	07e1      	lsls	r1, r4, #31
 800f682:	d508      	bpl.n	800f696 <_dtoa_r+0x366>
 800f684:	3601      	adds	r6, #1
 800f686:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f68a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f68e:	f7f0 ffc3 	bl	8000618 <__aeabi_dmul>
 800f692:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f696:	1064      	asrs	r4, r4, #1
 800f698:	3508      	adds	r5, #8
 800f69a:	e7e5      	b.n	800f668 <_dtoa_r+0x338>
 800f69c:	f000 80d2 	beq.w	800f844 <_dtoa_r+0x514>
 800f6a0:	427c      	negs	r4, r7
 800f6a2:	4b92      	ldr	r3, [pc, #584]	@ (800f8ec <_dtoa_r+0x5bc>)
 800f6a4:	4d92      	ldr	r5, [pc, #584]	@ (800f8f0 <_dtoa_r+0x5c0>)
 800f6a6:	2602      	movs	r6, #2
 800f6a8:	f004 020f 	and.w	r2, r4, #15
 800f6ac:	1124      	asrs	r4, r4, #4
 800f6ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f6b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6ba:	f7f0 ffad 	bl	8000618 <__aeabi_dmul>
 800f6be:	2300      	movs	r3, #0
 800f6c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f6c4:	2c00      	cmp	r4, #0
 800f6c6:	f040 80b2 	bne.w	800f82e <_dtoa_r+0x4fe>
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d1d3      	bne.n	800f676 <_dtoa_r+0x346>
 800f6ce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f6d0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	f000 80b7 	beq.w	800f848 <_dtoa_r+0x518>
 800f6da:	2200      	movs	r2, #0
 800f6dc:	4b85      	ldr	r3, [pc, #532]	@ (800f8f4 <_dtoa_r+0x5c4>)
 800f6de:	4620      	mov	r0, r4
 800f6e0:	4629      	mov	r1, r5
 800f6e2:	f7f1 fa0b 	bl	8000afc <__aeabi_dcmplt>
 800f6e6:	2800      	cmp	r0, #0
 800f6e8:	f000 80ae 	beq.w	800f848 <_dtoa_r+0x518>
 800f6ec:	9b07      	ldr	r3, [sp, #28]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	f000 80aa 	beq.w	800f848 <_dtoa_r+0x518>
 800f6f4:	9b00      	ldr	r3, [sp, #0]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	dd37      	ble.n	800f76a <_dtoa_r+0x43a>
 800f6fa:	1e7b      	subs	r3, r7, #1
 800f6fc:	4620      	mov	r0, r4
 800f6fe:	2200      	movs	r2, #0
 800f700:	4629      	mov	r1, r5
 800f702:	9304      	str	r3, [sp, #16]
 800f704:	3601      	adds	r6, #1
 800f706:	4b7c      	ldr	r3, [pc, #496]	@ (800f8f8 <_dtoa_r+0x5c8>)
 800f708:	f7f0 ff86 	bl	8000618 <__aeabi_dmul>
 800f70c:	9c00      	ldr	r4, [sp, #0]
 800f70e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f712:	4630      	mov	r0, r6
 800f714:	f7f0 ff16 	bl	8000544 <__aeabi_i2d>
 800f718:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f71c:	f7f0 ff7c 	bl	8000618 <__aeabi_dmul>
 800f720:	2200      	movs	r2, #0
 800f722:	4b76      	ldr	r3, [pc, #472]	@ (800f8fc <_dtoa_r+0x5cc>)
 800f724:	f7f0 fdc2 	bl	80002ac <__adddf3>
 800f728:	4605      	mov	r5, r0
 800f72a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f72e:	2c00      	cmp	r4, #0
 800f730:	f040 808d 	bne.w	800f84e <_dtoa_r+0x51e>
 800f734:	2200      	movs	r2, #0
 800f736:	4b72      	ldr	r3, [pc, #456]	@ (800f900 <_dtoa_r+0x5d0>)
 800f738:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f73c:	f7f0 fdb4 	bl	80002a8 <__aeabi_dsub>
 800f740:	4602      	mov	r2, r0
 800f742:	460b      	mov	r3, r1
 800f744:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f748:	462a      	mov	r2, r5
 800f74a:	4633      	mov	r3, r6
 800f74c:	f7f1 f9f4 	bl	8000b38 <__aeabi_dcmpgt>
 800f750:	2800      	cmp	r0, #0
 800f752:	f040 828b 	bne.w	800fc6c <_dtoa_r+0x93c>
 800f756:	462a      	mov	r2, r5
 800f758:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f75c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f760:	f7f1 f9cc 	bl	8000afc <__aeabi_dcmplt>
 800f764:	2800      	cmp	r0, #0
 800f766:	f040 8128 	bne.w	800f9ba <_dtoa_r+0x68a>
 800f76a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800f76e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800f772:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f774:	2b00      	cmp	r3, #0
 800f776:	f2c0 815a 	blt.w	800fa2e <_dtoa_r+0x6fe>
 800f77a:	2f0e      	cmp	r7, #14
 800f77c:	f300 8157 	bgt.w	800fa2e <_dtoa_r+0x6fe>
 800f780:	4b5a      	ldr	r3, [pc, #360]	@ (800f8ec <_dtoa_r+0x5bc>)
 800f782:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f786:	ed93 7b00 	vldr	d7, [r3]
 800f78a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	ed8d 7b00 	vstr	d7, [sp]
 800f792:	da03      	bge.n	800f79c <_dtoa_r+0x46c>
 800f794:	9b07      	ldr	r3, [sp, #28]
 800f796:	2b00      	cmp	r3, #0
 800f798:	f340 8101 	ble.w	800f99e <_dtoa_r+0x66e>
 800f79c:	4656      	mov	r6, sl
 800f79e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f7a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f7a6:	4620      	mov	r0, r4
 800f7a8:	4629      	mov	r1, r5
 800f7aa:	f7f1 f85f 	bl	800086c <__aeabi_ddiv>
 800f7ae:	f7f1 f9e3 	bl	8000b78 <__aeabi_d2iz>
 800f7b2:	4680      	mov	r8, r0
 800f7b4:	f7f0 fec6 	bl	8000544 <__aeabi_i2d>
 800f7b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f7bc:	f7f0 ff2c 	bl	8000618 <__aeabi_dmul>
 800f7c0:	4602      	mov	r2, r0
 800f7c2:	4620      	mov	r0, r4
 800f7c4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f7c8:	460b      	mov	r3, r1
 800f7ca:	4629      	mov	r1, r5
 800f7cc:	f7f0 fd6c 	bl	80002a8 <__aeabi_dsub>
 800f7d0:	9d07      	ldr	r5, [sp, #28]
 800f7d2:	f806 4b01 	strb.w	r4, [r6], #1
 800f7d6:	eba6 040a 	sub.w	r4, r6, sl
 800f7da:	4602      	mov	r2, r0
 800f7dc:	460b      	mov	r3, r1
 800f7de:	42a5      	cmp	r5, r4
 800f7e0:	f040 8117 	bne.w	800fa12 <_dtoa_r+0x6e2>
 800f7e4:	f7f0 fd62 	bl	80002ac <__adddf3>
 800f7e8:	4604      	mov	r4, r0
 800f7ea:	460d      	mov	r5, r1
 800f7ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f7f0:	f7f1 f9a2 	bl	8000b38 <__aeabi_dcmpgt>
 800f7f4:	2800      	cmp	r0, #0
 800f7f6:	f040 80f9 	bne.w	800f9ec <_dtoa_r+0x6bc>
 800f7fa:	4620      	mov	r0, r4
 800f7fc:	4629      	mov	r1, r5
 800f7fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f802:	f7f1 f971 	bl	8000ae8 <__aeabi_dcmpeq>
 800f806:	b118      	cbz	r0, 800f810 <_dtoa_r+0x4e0>
 800f808:	f018 0f01 	tst.w	r8, #1
 800f80c:	f040 80ee 	bne.w	800f9ec <_dtoa_r+0x6bc>
 800f810:	4649      	mov	r1, r9
 800f812:	4658      	mov	r0, fp
 800f814:	f000 fbda 	bl	800ffcc <_Bfree>
 800f818:	2300      	movs	r3, #0
 800f81a:	3701      	adds	r7, #1
 800f81c:	7033      	strb	r3, [r6, #0]
 800f81e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f820:	601f      	str	r7, [r3, #0]
 800f822:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f824:	2b00      	cmp	r3, #0
 800f826:	f000 831d 	beq.w	800fe64 <_dtoa_r+0xb34>
 800f82a:	601e      	str	r6, [r3, #0]
 800f82c:	e31a      	b.n	800fe64 <_dtoa_r+0xb34>
 800f82e:	07e2      	lsls	r2, r4, #31
 800f830:	d505      	bpl.n	800f83e <_dtoa_r+0x50e>
 800f832:	3601      	adds	r6, #1
 800f834:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f838:	f7f0 feee 	bl	8000618 <__aeabi_dmul>
 800f83c:	2301      	movs	r3, #1
 800f83e:	1064      	asrs	r4, r4, #1
 800f840:	3508      	adds	r5, #8
 800f842:	e73f      	b.n	800f6c4 <_dtoa_r+0x394>
 800f844:	2602      	movs	r6, #2
 800f846:	e742      	b.n	800f6ce <_dtoa_r+0x39e>
 800f848:	9c07      	ldr	r4, [sp, #28]
 800f84a:	9704      	str	r7, [sp, #16]
 800f84c:	e761      	b.n	800f712 <_dtoa_r+0x3e2>
 800f84e:	4b27      	ldr	r3, [pc, #156]	@ (800f8ec <_dtoa_r+0x5bc>)
 800f850:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f852:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f856:	4454      	add	r4, sl
 800f858:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f85c:	2900      	cmp	r1, #0
 800f85e:	d053      	beq.n	800f908 <_dtoa_r+0x5d8>
 800f860:	2000      	movs	r0, #0
 800f862:	4928      	ldr	r1, [pc, #160]	@ (800f904 <_dtoa_r+0x5d4>)
 800f864:	f7f1 f802 	bl	800086c <__aeabi_ddiv>
 800f868:	4633      	mov	r3, r6
 800f86a:	4656      	mov	r6, sl
 800f86c:	462a      	mov	r2, r5
 800f86e:	f7f0 fd1b 	bl	80002a8 <__aeabi_dsub>
 800f872:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f876:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f87a:	f7f1 f97d 	bl	8000b78 <__aeabi_d2iz>
 800f87e:	4605      	mov	r5, r0
 800f880:	f7f0 fe60 	bl	8000544 <__aeabi_i2d>
 800f884:	4602      	mov	r2, r0
 800f886:	460b      	mov	r3, r1
 800f888:	3530      	adds	r5, #48	@ 0x30
 800f88a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f88e:	f7f0 fd0b 	bl	80002a8 <__aeabi_dsub>
 800f892:	4602      	mov	r2, r0
 800f894:	460b      	mov	r3, r1
 800f896:	f806 5b01 	strb.w	r5, [r6], #1
 800f89a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f89e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f8a2:	f7f1 f92b 	bl	8000afc <__aeabi_dcmplt>
 800f8a6:	2800      	cmp	r0, #0
 800f8a8:	d171      	bne.n	800f98e <_dtoa_r+0x65e>
 800f8aa:	2000      	movs	r0, #0
 800f8ac:	4911      	ldr	r1, [pc, #68]	@ (800f8f4 <_dtoa_r+0x5c4>)
 800f8ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f8b2:	f7f0 fcf9 	bl	80002a8 <__aeabi_dsub>
 800f8b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f8ba:	f7f1 f91f 	bl	8000afc <__aeabi_dcmplt>
 800f8be:	2800      	cmp	r0, #0
 800f8c0:	f040 8095 	bne.w	800f9ee <_dtoa_r+0x6be>
 800f8c4:	42a6      	cmp	r6, r4
 800f8c6:	f43f af50 	beq.w	800f76a <_dtoa_r+0x43a>
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	4b0a      	ldr	r3, [pc, #40]	@ (800f8f8 <_dtoa_r+0x5c8>)
 800f8ce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f8d2:	f7f0 fea1 	bl	8000618 <__aeabi_dmul>
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	4b07      	ldr	r3, [pc, #28]	@ (800f8f8 <_dtoa_r+0x5c8>)
 800f8da:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f8de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f8e2:	f7f0 fe99 	bl	8000618 <__aeabi_dmul>
 800f8e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f8ea:	e7c4      	b.n	800f876 <_dtoa_r+0x546>
 800f8ec:	08011228 	.word	0x08011228
 800f8f0:	08011200 	.word	0x08011200
 800f8f4:	3ff00000 	.word	0x3ff00000
 800f8f8:	40240000 	.word	0x40240000
 800f8fc:	401c0000 	.word	0x401c0000
 800f900:	40140000 	.word	0x40140000
 800f904:	3fe00000 	.word	0x3fe00000
 800f908:	4631      	mov	r1, r6
 800f90a:	4656      	mov	r6, sl
 800f90c:	4628      	mov	r0, r5
 800f90e:	f7f0 fe83 	bl	8000618 <__aeabi_dmul>
 800f912:	9415      	str	r4, [sp, #84]	@ 0x54
 800f914:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f918:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f91c:	f7f1 f92c 	bl	8000b78 <__aeabi_d2iz>
 800f920:	4605      	mov	r5, r0
 800f922:	f7f0 fe0f 	bl	8000544 <__aeabi_i2d>
 800f926:	4602      	mov	r2, r0
 800f928:	3530      	adds	r5, #48	@ 0x30
 800f92a:	460b      	mov	r3, r1
 800f92c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f930:	f7f0 fcba 	bl	80002a8 <__aeabi_dsub>
 800f934:	f806 5b01 	strb.w	r5, [r6], #1
 800f938:	4602      	mov	r2, r0
 800f93a:	460b      	mov	r3, r1
 800f93c:	42a6      	cmp	r6, r4
 800f93e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f942:	f04f 0200 	mov.w	r2, #0
 800f946:	d124      	bne.n	800f992 <_dtoa_r+0x662>
 800f948:	4bac      	ldr	r3, [pc, #688]	@ (800fbfc <_dtoa_r+0x8cc>)
 800f94a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f94e:	f7f0 fcad 	bl	80002ac <__adddf3>
 800f952:	4602      	mov	r2, r0
 800f954:	460b      	mov	r3, r1
 800f956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f95a:	f7f1 f8ed 	bl	8000b38 <__aeabi_dcmpgt>
 800f95e:	2800      	cmp	r0, #0
 800f960:	d145      	bne.n	800f9ee <_dtoa_r+0x6be>
 800f962:	2000      	movs	r0, #0
 800f964:	49a5      	ldr	r1, [pc, #660]	@ (800fbfc <_dtoa_r+0x8cc>)
 800f966:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f96a:	f7f0 fc9d 	bl	80002a8 <__aeabi_dsub>
 800f96e:	4602      	mov	r2, r0
 800f970:	460b      	mov	r3, r1
 800f972:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f976:	f7f1 f8c1 	bl	8000afc <__aeabi_dcmplt>
 800f97a:	2800      	cmp	r0, #0
 800f97c:	f43f aef5 	beq.w	800f76a <_dtoa_r+0x43a>
 800f980:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800f982:	1e73      	subs	r3, r6, #1
 800f984:	9315      	str	r3, [sp, #84]	@ 0x54
 800f986:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f98a:	2b30      	cmp	r3, #48	@ 0x30
 800f98c:	d0f8      	beq.n	800f980 <_dtoa_r+0x650>
 800f98e:	9f04      	ldr	r7, [sp, #16]
 800f990:	e73e      	b.n	800f810 <_dtoa_r+0x4e0>
 800f992:	4b9b      	ldr	r3, [pc, #620]	@ (800fc00 <_dtoa_r+0x8d0>)
 800f994:	f7f0 fe40 	bl	8000618 <__aeabi_dmul>
 800f998:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f99c:	e7bc      	b.n	800f918 <_dtoa_r+0x5e8>
 800f99e:	d10c      	bne.n	800f9ba <_dtoa_r+0x68a>
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	4b98      	ldr	r3, [pc, #608]	@ (800fc04 <_dtoa_r+0x8d4>)
 800f9a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f9a8:	f7f0 fe36 	bl	8000618 <__aeabi_dmul>
 800f9ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f9b0:	f7f1 f8b8 	bl	8000b24 <__aeabi_dcmpge>
 800f9b4:	2800      	cmp	r0, #0
 800f9b6:	f000 8157 	beq.w	800fc68 <_dtoa_r+0x938>
 800f9ba:	2400      	movs	r4, #0
 800f9bc:	4625      	mov	r5, r4
 800f9be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f9c0:	4656      	mov	r6, sl
 800f9c2:	43db      	mvns	r3, r3
 800f9c4:	9304      	str	r3, [sp, #16]
 800f9c6:	2700      	movs	r7, #0
 800f9c8:	4621      	mov	r1, r4
 800f9ca:	4658      	mov	r0, fp
 800f9cc:	f000 fafe 	bl	800ffcc <_Bfree>
 800f9d0:	2d00      	cmp	r5, #0
 800f9d2:	d0dc      	beq.n	800f98e <_dtoa_r+0x65e>
 800f9d4:	b12f      	cbz	r7, 800f9e2 <_dtoa_r+0x6b2>
 800f9d6:	42af      	cmp	r7, r5
 800f9d8:	d003      	beq.n	800f9e2 <_dtoa_r+0x6b2>
 800f9da:	4639      	mov	r1, r7
 800f9dc:	4658      	mov	r0, fp
 800f9de:	f000 faf5 	bl	800ffcc <_Bfree>
 800f9e2:	4629      	mov	r1, r5
 800f9e4:	4658      	mov	r0, fp
 800f9e6:	f000 faf1 	bl	800ffcc <_Bfree>
 800f9ea:	e7d0      	b.n	800f98e <_dtoa_r+0x65e>
 800f9ec:	9704      	str	r7, [sp, #16]
 800f9ee:	4633      	mov	r3, r6
 800f9f0:	461e      	mov	r6, r3
 800f9f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f9f6:	2a39      	cmp	r2, #57	@ 0x39
 800f9f8:	d107      	bne.n	800fa0a <_dtoa_r+0x6da>
 800f9fa:	459a      	cmp	sl, r3
 800f9fc:	d1f8      	bne.n	800f9f0 <_dtoa_r+0x6c0>
 800f9fe:	9a04      	ldr	r2, [sp, #16]
 800fa00:	3201      	adds	r2, #1
 800fa02:	9204      	str	r2, [sp, #16]
 800fa04:	2230      	movs	r2, #48	@ 0x30
 800fa06:	f88a 2000 	strb.w	r2, [sl]
 800fa0a:	781a      	ldrb	r2, [r3, #0]
 800fa0c:	3201      	adds	r2, #1
 800fa0e:	701a      	strb	r2, [r3, #0]
 800fa10:	e7bd      	b.n	800f98e <_dtoa_r+0x65e>
 800fa12:	2200      	movs	r2, #0
 800fa14:	4b7a      	ldr	r3, [pc, #488]	@ (800fc00 <_dtoa_r+0x8d0>)
 800fa16:	f7f0 fdff 	bl	8000618 <__aeabi_dmul>
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	2300      	movs	r3, #0
 800fa1e:	4604      	mov	r4, r0
 800fa20:	460d      	mov	r5, r1
 800fa22:	f7f1 f861 	bl	8000ae8 <__aeabi_dcmpeq>
 800fa26:	2800      	cmp	r0, #0
 800fa28:	f43f aebb 	beq.w	800f7a2 <_dtoa_r+0x472>
 800fa2c:	e6f0      	b.n	800f810 <_dtoa_r+0x4e0>
 800fa2e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800fa30:	2a00      	cmp	r2, #0
 800fa32:	f000 80db 	beq.w	800fbec <_dtoa_r+0x8bc>
 800fa36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fa38:	2a01      	cmp	r2, #1
 800fa3a:	f300 80bf 	bgt.w	800fbbc <_dtoa_r+0x88c>
 800fa3e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800fa40:	2a00      	cmp	r2, #0
 800fa42:	f000 80b7 	beq.w	800fbb4 <_dtoa_r+0x884>
 800fa46:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800fa4a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800fa4c:	4646      	mov	r6, r8
 800fa4e:	9a08      	ldr	r2, [sp, #32]
 800fa50:	2101      	movs	r1, #1
 800fa52:	4658      	mov	r0, fp
 800fa54:	4498      	add	r8, r3
 800fa56:	441a      	add	r2, r3
 800fa58:	9208      	str	r2, [sp, #32]
 800fa5a:	f000 fb6d 	bl	8010138 <__i2b>
 800fa5e:	4605      	mov	r5, r0
 800fa60:	b15e      	cbz	r6, 800fa7a <_dtoa_r+0x74a>
 800fa62:	9b08      	ldr	r3, [sp, #32]
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	dd08      	ble.n	800fa7a <_dtoa_r+0x74a>
 800fa68:	42b3      	cmp	r3, r6
 800fa6a:	9a08      	ldr	r2, [sp, #32]
 800fa6c:	bfa8      	it	ge
 800fa6e:	4633      	movge	r3, r6
 800fa70:	eba8 0803 	sub.w	r8, r8, r3
 800fa74:	1af6      	subs	r6, r6, r3
 800fa76:	1ad3      	subs	r3, r2, r3
 800fa78:	9308      	str	r3, [sp, #32]
 800fa7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fa7c:	b1f3      	cbz	r3, 800fabc <_dtoa_r+0x78c>
 800fa7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	f000 80b7 	beq.w	800fbf4 <_dtoa_r+0x8c4>
 800fa86:	b18c      	cbz	r4, 800faac <_dtoa_r+0x77c>
 800fa88:	4629      	mov	r1, r5
 800fa8a:	4622      	mov	r2, r4
 800fa8c:	4658      	mov	r0, fp
 800fa8e:	f000 fc13 	bl	80102b8 <__pow5mult>
 800fa92:	464a      	mov	r2, r9
 800fa94:	4601      	mov	r1, r0
 800fa96:	4605      	mov	r5, r0
 800fa98:	4658      	mov	r0, fp
 800fa9a:	f000 fb63 	bl	8010164 <__multiply>
 800fa9e:	4649      	mov	r1, r9
 800faa0:	9004      	str	r0, [sp, #16]
 800faa2:	4658      	mov	r0, fp
 800faa4:	f000 fa92 	bl	800ffcc <_Bfree>
 800faa8:	9b04      	ldr	r3, [sp, #16]
 800faaa:	4699      	mov	r9, r3
 800faac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800faae:	1b1a      	subs	r2, r3, r4
 800fab0:	d004      	beq.n	800fabc <_dtoa_r+0x78c>
 800fab2:	4649      	mov	r1, r9
 800fab4:	4658      	mov	r0, fp
 800fab6:	f000 fbff 	bl	80102b8 <__pow5mult>
 800faba:	4681      	mov	r9, r0
 800fabc:	2101      	movs	r1, #1
 800fabe:	4658      	mov	r0, fp
 800fac0:	f000 fb3a 	bl	8010138 <__i2b>
 800fac4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fac6:	4604      	mov	r4, r0
 800fac8:	2b00      	cmp	r3, #0
 800faca:	f000 81cf 	beq.w	800fe6c <_dtoa_r+0xb3c>
 800face:	461a      	mov	r2, r3
 800fad0:	4601      	mov	r1, r0
 800fad2:	4658      	mov	r0, fp
 800fad4:	f000 fbf0 	bl	80102b8 <__pow5mult>
 800fad8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fada:	4604      	mov	r4, r0
 800fadc:	2b01      	cmp	r3, #1
 800fade:	f300 8095 	bgt.w	800fc0c <_dtoa_r+0x8dc>
 800fae2:	9b02      	ldr	r3, [sp, #8]
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	f040 8087 	bne.w	800fbf8 <_dtoa_r+0x8c8>
 800faea:	9b03      	ldr	r3, [sp, #12]
 800faec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	f040 8089 	bne.w	800fc08 <_dtoa_r+0x8d8>
 800faf6:	9b03      	ldr	r3, [sp, #12]
 800faf8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fafc:	0d1b      	lsrs	r3, r3, #20
 800fafe:	051b      	lsls	r3, r3, #20
 800fb00:	b12b      	cbz	r3, 800fb0e <_dtoa_r+0x7de>
 800fb02:	9b08      	ldr	r3, [sp, #32]
 800fb04:	f108 0801 	add.w	r8, r8, #1
 800fb08:	3301      	adds	r3, #1
 800fb0a:	9308      	str	r3, [sp, #32]
 800fb0c:	2301      	movs	r3, #1
 800fb0e:	930a      	str	r3, [sp, #40]	@ 0x28
 800fb10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	f000 81b0 	beq.w	800fe78 <_dtoa_r+0xb48>
 800fb18:	6923      	ldr	r3, [r4, #16]
 800fb1a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fb1e:	6918      	ldr	r0, [r3, #16]
 800fb20:	f000 fabe 	bl	80100a0 <__hi0bits>
 800fb24:	f1c0 0020 	rsb	r0, r0, #32
 800fb28:	9b08      	ldr	r3, [sp, #32]
 800fb2a:	4418      	add	r0, r3
 800fb2c:	f010 001f 	ands.w	r0, r0, #31
 800fb30:	d077      	beq.n	800fc22 <_dtoa_r+0x8f2>
 800fb32:	f1c0 0320 	rsb	r3, r0, #32
 800fb36:	2b04      	cmp	r3, #4
 800fb38:	dd6b      	ble.n	800fc12 <_dtoa_r+0x8e2>
 800fb3a:	f1c0 001c 	rsb	r0, r0, #28
 800fb3e:	9b08      	ldr	r3, [sp, #32]
 800fb40:	4480      	add	r8, r0
 800fb42:	4403      	add	r3, r0
 800fb44:	4406      	add	r6, r0
 800fb46:	9308      	str	r3, [sp, #32]
 800fb48:	f1b8 0f00 	cmp.w	r8, #0
 800fb4c:	dd05      	ble.n	800fb5a <_dtoa_r+0x82a>
 800fb4e:	4649      	mov	r1, r9
 800fb50:	4642      	mov	r2, r8
 800fb52:	4658      	mov	r0, fp
 800fb54:	f000 fc0a 	bl	801036c <__lshift>
 800fb58:	4681      	mov	r9, r0
 800fb5a:	9b08      	ldr	r3, [sp, #32]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	dd05      	ble.n	800fb6c <_dtoa_r+0x83c>
 800fb60:	4621      	mov	r1, r4
 800fb62:	461a      	mov	r2, r3
 800fb64:	4658      	mov	r0, fp
 800fb66:	f000 fc01 	bl	801036c <__lshift>
 800fb6a:	4604      	mov	r4, r0
 800fb6c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d059      	beq.n	800fc26 <_dtoa_r+0x8f6>
 800fb72:	4621      	mov	r1, r4
 800fb74:	4648      	mov	r0, r9
 800fb76:	f000 fc65 	bl	8010444 <__mcmp>
 800fb7a:	2800      	cmp	r0, #0
 800fb7c:	da53      	bge.n	800fc26 <_dtoa_r+0x8f6>
 800fb7e:	1e7b      	subs	r3, r7, #1
 800fb80:	4649      	mov	r1, r9
 800fb82:	220a      	movs	r2, #10
 800fb84:	4658      	mov	r0, fp
 800fb86:	9304      	str	r3, [sp, #16]
 800fb88:	2300      	movs	r3, #0
 800fb8a:	f000 fa41 	bl	8010010 <__multadd>
 800fb8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fb90:	4681      	mov	r9, r0
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	f000 8172 	beq.w	800fe7c <_dtoa_r+0xb4c>
 800fb98:	2300      	movs	r3, #0
 800fb9a:	4629      	mov	r1, r5
 800fb9c:	220a      	movs	r2, #10
 800fb9e:	4658      	mov	r0, fp
 800fba0:	f000 fa36 	bl	8010010 <__multadd>
 800fba4:	9b00      	ldr	r3, [sp, #0]
 800fba6:	4605      	mov	r5, r0
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	dc67      	bgt.n	800fc7c <_dtoa_r+0x94c>
 800fbac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbae:	2b02      	cmp	r3, #2
 800fbb0:	dc41      	bgt.n	800fc36 <_dtoa_r+0x906>
 800fbb2:	e063      	b.n	800fc7c <_dtoa_r+0x94c>
 800fbb4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800fbb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800fbba:	e746      	b.n	800fa4a <_dtoa_r+0x71a>
 800fbbc:	9b07      	ldr	r3, [sp, #28]
 800fbbe:	1e5c      	subs	r4, r3, #1
 800fbc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fbc2:	42a3      	cmp	r3, r4
 800fbc4:	bfb7      	itett	lt
 800fbc6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800fbc8:	1b1c      	subge	r4, r3, r4
 800fbca:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800fbcc:	1ae3      	sublt	r3, r4, r3
 800fbce:	bfbe      	ittt	lt
 800fbd0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800fbd2:	2400      	movlt	r4, #0
 800fbd4:	18d2      	addlt	r2, r2, r3
 800fbd6:	9b07      	ldr	r3, [sp, #28]
 800fbd8:	bfb8      	it	lt
 800fbda:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	bfb5      	itete	lt
 800fbe0:	eba8 0603 	sublt.w	r6, r8, r3
 800fbe4:	4646      	movge	r6, r8
 800fbe6:	2300      	movlt	r3, #0
 800fbe8:	9b07      	ldrge	r3, [sp, #28]
 800fbea:	e730      	b.n	800fa4e <_dtoa_r+0x71e>
 800fbec:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800fbee:	4646      	mov	r6, r8
 800fbf0:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800fbf2:	e735      	b.n	800fa60 <_dtoa_r+0x730>
 800fbf4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fbf6:	e75c      	b.n	800fab2 <_dtoa_r+0x782>
 800fbf8:	2300      	movs	r3, #0
 800fbfa:	e788      	b.n	800fb0e <_dtoa_r+0x7de>
 800fbfc:	3fe00000 	.word	0x3fe00000
 800fc00:	40240000 	.word	0x40240000
 800fc04:	40140000 	.word	0x40140000
 800fc08:	9b02      	ldr	r3, [sp, #8]
 800fc0a:	e780      	b.n	800fb0e <_dtoa_r+0x7de>
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc10:	e782      	b.n	800fb18 <_dtoa_r+0x7e8>
 800fc12:	d099      	beq.n	800fb48 <_dtoa_r+0x818>
 800fc14:	331c      	adds	r3, #28
 800fc16:	9a08      	ldr	r2, [sp, #32]
 800fc18:	441a      	add	r2, r3
 800fc1a:	4498      	add	r8, r3
 800fc1c:	441e      	add	r6, r3
 800fc1e:	9208      	str	r2, [sp, #32]
 800fc20:	e792      	b.n	800fb48 <_dtoa_r+0x818>
 800fc22:	4603      	mov	r3, r0
 800fc24:	e7f6      	b.n	800fc14 <_dtoa_r+0x8e4>
 800fc26:	9b07      	ldr	r3, [sp, #28]
 800fc28:	9704      	str	r7, [sp, #16]
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	dc20      	bgt.n	800fc70 <_dtoa_r+0x940>
 800fc2e:	9300      	str	r3, [sp, #0]
 800fc30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc32:	2b02      	cmp	r3, #2
 800fc34:	dd1e      	ble.n	800fc74 <_dtoa_r+0x944>
 800fc36:	9b00      	ldr	r3, [sp, #0]
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	f47f aec0 	bne.w	800f9be <_dtoa_r+0x68e>
 800fc3e:	4621      	mov	r1, r4
 800fc40:	2205      	movs	r2, #5
 800fc42:	4658      	mov	r0, fp
 800fc44:	f000 f9e4 	bl	8010010 <__multadd>
 800fc48:	4601      	mov	r1, r0
 800fc4a:	4604      	mov	r4, r0
 800fc4c:	4648      	mov	r0, r9
 800fc4e:	f000 fbf9 	bl	8010444 <__mcmp>
 800fc52:	2800      	cmp	r0, #0
 800fc54:	f77f aeb3 	ble.w	800f9be <_dtoa_r+0x68e>
 800fc58:	2331      	movs	r3, #49	@ 0x31
 800fc5a:	4656      	mov	r6, sl
 800fc5c:	f806 3b01 	strb.w	r3, [r6], #1
 800fc60:	9b04      	ldr	r3, [sp, #16]
 800fc62:	3301      	adds	r3, #1
 800fc64:	9304      	str	r3, [sp, #16]
 800fc66:	e6ae      	b.n	800f9c6 <_dtoa_r+0x696>
 800fc68:	9c07      	ldr	r4, [sp, #28]
 800fc6a:	9704      	str	r7, [sp, #16]
 800fc6c:	4625      	mov	r5, r4
 800fc6e:	e7f3      	b.n	800fc58 <_dtoa_r+0x928>
 800fc70:	9b07      	ldr	r3, [sp, #28]
 800fc72:	9300      	str	r3, [sp, #0]
 800fc74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	f000 8104 	beq.w	800fe84 <_dtoa_r+0xb54>
 800fc7c:	2e00      	cmp	r6, #0
 800fc7e:	dd05      	ble.n	800fc8c <_dtoa_r+0x95c>
 800fc80:	4629      	mov	r1, r5
 800fc82:	4632      	mov	r2, r6
 800fc84:	4658      	mov	r0, fp
 800fc86:	f000 fb71 	bl	801036c <__lshift>
 800fc8a:	4605      	mov	r5, r0
 800fc8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d05a      	beq.n	800fd48 <_dtoa_r+0xa18>
 800fc92:	6869      	ldr	r1, [r5, #4]
 800fc94:	4658      	mov	r0, fp
 800fc96:	f000 f959 	bl	800ff4c <_Balloc>
 800fc9a:	4606      	mov	r6, r0
 800fc9c:	b928      	cbnz	r0, 800fcaa <_dtoa_r+0x97a>
 800fc9e:	4b84      	ldr	r3, [pc, #528]	@ (800feb0 <_dtoa_r+0xb80>)
 800fca0:	4602      	mov	r2, r0
 800fca2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800fca6:	f7ff bb5a 	b.w	800f35e <_dtoa_r+0x2e>
 800fcaa:	692a      	ldr	r2, [r5, #16]
 800fcac:	f105 010c 	add.w	r1, r5, #12
 800fcb0:	300c      	adds	r0, #12
 800fcb2:	3202      	adds	r2, #2
 800fcb4:	0092      	lsls	r2, r2, #2
 800fcb6:	f7ff fa9e 	bl	800f1f6 <memcpy>
 800fcba:	2201      	movs	r2, #1
 800fcbc:	4631      	mov	r1, r6
 800fcbe:	4658      	mov	r0, fp
 800fcc0:	f000 fb54 	bl	801036c <__lshift>
 800fcc4:	f10a 0301 	add.w	r3, sl, #1
 800fcc8:	462f      	mov	r7, r5
 800fcca:	4605      	mov	r5, r0
 800fccc:	9307      	str	r3, [sp, #28]
 800fcce:	9b00      	ldr	r3, [sp, #0]
 800fcd0:	4453      	add	r3, sl
 800fcd2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fcd4:	9b02      	ldr	r3, [sp, #8]
 800fcd6:	f003 0301 	and.w	r3, r3, #1
 800fcda:	930a      	str	r3, [sp, #40]	@ 0x28
 800fcdc:	9b07      	ldr	r3, [sp, #28]
 800fcde:	4621      	mov	r1, r4
 800fce0:	4648      	mov	r0, r9
 800fce2:	3b01      	subs	r3, #1
 800fce4:	9300      	str	r3, [sp, #0]
 800fce6:	f7ff fa93 	bl	800f210 <quorem>
 800fcea:	4639      	mov	r1, r7
 800fcec:	9002      	str	r0, [sp, #8]
 800fcee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800fcf2:	4648      	mov	r0, r9
 800fcf4:	f000 fba6 	bl	8010444 <__mcmp>
 800fcf8:	462a      	mov	r2, r5
 800fcfa:	9008      	str	r0, [sp, #32]
 800fcfc:	4621      	mov	r1, r4
 800fcfe:	4658      	mov	r0, fp
 800fd00:	f000 fbbc 	bl	801047c <__mdiff>
 800fd04:	68c2      	ldr	r2, [r0, #12]
 800fd06:	4606      	mov	r6, r0
 800fd08:	bb02      	cbnz	r2, 800fd4c <_dtoa_r+0xa1c>
 800fd0a:	4601      	mov	r1, r0
 800fd0c:	4648      	mov	r0, r9
 800fd0e:	f000 fb99 	bl	8010444 <__mcmp>
 800fd12:	4602      	mov	r2, r0
 800fd14:	4631      	mov	r1, r6
 800fd16:	4658      	mov	r0, fp
 800fd18:	920e      	str	r2, [sp, #56]	@ 0x38
 800fd1a:	f000 f957 	bl	800ffcc <_Bfree>
 800fd1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd20:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fd22:	9e07      	ldr	r6, [sp, #28]
 800fd24:	ea43 0102 	orr.w	r1, r3, r2
 800fd28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fd2a:	4319      	orrs	r1, r3
 800fd2c:	d110      	bne.n	800fd50 <_dtoa_r+0xa20>
 800fd2e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fd32:	d029      	beq.n	800fd88 <_dtoa_r+0xa58>
 800fd34:	9b08      	ldr	r3, [sp, #32]
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	dd02      	ble.n	800fd40 <_dtoa_r+0xa10>
 800fd3a:	9b02      	ldr	r3, [sp, #8]
 800fd3c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800fd40:	9b00      	ldr	r3, [sp, #0]
 800fd42:	f883 8000 	strb.w	r8, [r3]
 800fd46:	e63f      	b.n	800f9c8 <_dtoa_r+0x698>
 800fd48:	4628      	mov	r0, r5
 800fd4a:	e7bb      	b.n	800fcc4 <_dtoa_r+0x994>
 800fd4c:	2201      	movs	r2, #1
 800fd4e:	e7e1      	b.n	800fd14 <_dtoa_r+0x9e4>
 800fd50:	9b08      	ldr	r3, [sp, #32]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	db04      	blt.n	800fd60 <_dtoa_r+0xa30>
 800fd56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fd58:	430b      	orrs	r3, r1
 800fd5a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800fd5c:	430b      	orrs	r3, r1
 800fd5e:	d120      	bne.n	800fda2 <_dtoa_r+0xa72>
 800fd60:	2a00      	cmp	r2, #0
 800fd62:	dded      	ble.n	800fd40 <_dtoa_r+0xa10>
 800fd64:	4649      	mov	r1, r9
 800fd66:	2201      	movs	r2, #1
 800fd68:	4658      	mov	r0, fp
 800fd6a:	f000 faff 	bl	801036c <__lshift>
 800fd6e:	4621      	mov	r1, r4
 800fd70:	4681      	mov	r9, r0
 800fd72:	f000 fb67 	bl	8010444 <__mcmp>
 800fd76:	2800      	cmp	r0, #0
 800fd78:	dc03      	bgt.n	800fd82 <_dtoa_r+0xa52>
 800fd7a:	d1e1      	bne.n	800fd40 <_dtoa_r+0xa10>
 800fd7c:	f018 0f01 	tst.w	r8, #1
 800fd80:	d0de      	beq.n	800fd40 <_dtoa_r+0xa10>
 800fd82:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fd86:	d1d8      	bne.n	800fd3a <_dtoa_r+0xa0a>
 800fd88:	2339      	movs	r3, #57	@ 0x39
 800fd8a:	9a00      	ldr	r2, [sp, #0]
 800fd8c:	7013      	strb	r3, [r2, #0]
 800fd8e:	4633      	mov	r3, r6
 800fd90:	461e      	mov	r6, r3
 800fd92:	3b01      	subs	r3, #1
 800fd94:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800fd98:	2a39      	cmp	r2, #57	@ 0x39
 800fd9a:	d052      	beq.n	800fe42 <_dtoa_r+0xb12>
 800fd9c:	3201      	adds	r2, #1
 800fd9e:	701a      	strb	r2, [r3, #0]
 800fda0:	e612      	b.n	800f9c8 <_dtoa_r+0x698>
 800fda2:	2a00      	cmp	r2, #0
 800fda4:	dd07      	ble.n	800fdb6 <_dtoa_r+0xa86>
 800fda6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fdaa:	d0ed      	beq.n	800fd88 <_dtoa_r+0xa58>
 800fdac:	f108 0301 	add.w	r3, r8, #1
 800fdb0:	9a00      	ldr	r2, [sp, #0]
 800fdb2:	7013      	strb	r3, [r2, #0]
 800fdb4:	e608      	b.n	800f9c8 <_dtoa_r+0x698>
 800fdb6:	9b07      	ldr	r3, [sp, #28]
 800fdb8:	9a07      	ldr	r2, [sp, #28]
 800fdba:	f803 8c01 	strb.w	r8, [r3, #-1]
 800fdbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fdc0:	4293      	cmp	r3, r2
 800fdc2:	d028      	beq.n	800fe16 <_dtoa_r+0xae6>
 800fdc4:	4649      	mov	r1, r9
 800fdc6:	2300      	movs	r3, #0
 800fdc8:	220a      	movs	r2, #10
 800fdca:	4658      	mov	r0, fp
 800fdcc:	f000 f920 	bl	8010010 <__multadd>
 800fdd0:	42af      	cmp	r7, r5
 800fdd2:	4681      	mov	r9, r0
 800fdd4:	f04f 0300 	mov.w	r3, #0
 800fdd8:	f04f 020a 	mov.w	r2, #10
 800fddc:	4639      	mov	r1, r7
 800fdde:	4658      	mov	r0, fp
 800fde0:	d107      	bne.n	800fdf2 <_dtoa_r+0xac2>
 800fde2:	f000 f915 	bl	8010010 <__multadd>
 800fde6:	4607      	mov	r7, r0
 800fde8:	4605      	mov	r5, r0
 800fdea:	9b07      	ldr	r3, [sp, #28]
 800fdec:	3301      	adds	r3, #1
 800fdee:	9307      	str	r3, [sp, #28]
 800fdf0:	e774      	b.n	800fcdc <_dtoa_r+0x9ac>
 800fdf2:	f000 f90d 	bl	8010010 <__multadd>
 800fdf6:	4629      	mov	r1, r5
 800fdf8:	4607      	mov	r7, r0
 800fdfa:	2300      	movs	r3, #0
 800fdfc:	220a      	movs	r2, #10
 800fdfe:	4658      	mov	r0, fp
 800fe00:	f000 f906 	bl	8010010 <__multadd>
 800fe04:	4605      	mov	r5, r0
 800fe06:	e7f0      	b.n	800fdea <_dtoa_r+0xaba>
 800fe08:	9b00      	ldr	r3, [sp, #0]
 800fe0a:	2700      	movs	r7, #0
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	bfcc      	ite	gt
 800fe10:	461e      	movgt	r6, r3
 800fe12:	2601      	movle	r6, #1
 800fe14:	4456      	add	r6, sl
 800fe16:	4649      	mov	r1, r9
 800fe18:	2201      	movs	r2, #1
 800fe1a:	4658      	mov	r0, fp
 800fe1c:	f000 faa6 	bl	801036c <__lshift>
 800fe20:	4621      	mov	r1, r4
 800fe22:	4681      	mov	r9, r0
 800fe24:	f000 fb0e 	bl	8010444 <__mcmp>
 800fe28:	2800      	cmp	r0, #0
 800fe2a:	dcb0      	bgt.n	800fd8e <_dtoa_r+0xa5e>
 800fe2c:	d102      	bne.n	800fe34 <_dtoa_r+0xb04>
 800fe2e:	f018 0f01 	tst.w	r8, #1
 800fe32:	d1ac      	bne.n	800fd8e <_dtoa_r+0xa5e>
 800fe34:	4633      	mov	r3, r6
 800fe36:	461e      	mov	r6, r3
 800fe38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fe3c:	2a30      	cmp	r2, #48	@ 0x30
 800fe3e:	d0fa      	beq.n	800fe36 <_dtoa_r+0xb06>
 800fe40:	e5c2      	b.n	800f9c8 <_dtoa_r+0x698>
 800fe42:	459a      	cmp	sl, r3
 800fe44:	d1a4      	bne.n	800fd90 <_dtoa_r+0xa60>
 800fe46:	9b04      	ldr	r3, [sp, #16]
 800fe48:	3301      	adds	r3, #1
 800fe4a:	9304      	str	r3, [sp, #16]
 800fe4c:	2331      	movs	r3, #49	@ 0x31
 800fe4e:	f88a 3000 	strb.w	r3, [sl]
 800fe52:	e5b9      	b.n	800f9c8 <_dtoa_r+0x698>
 800fe54:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fe56:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800feb4 <_dtoa_r+0xb84>
 800fe5a:	b11b      	cbz	r3, 800fe64 <_dtoa_r+0xb34>
 800fe5c:	f10a 0308 	add.w	r3, sl, #8
 800fe60:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800fe62:	6013      	str	r3, [r2, #0]
 800fe64:	4650      	mov	r0, sl
 800fe66:	b019      	add	sp, #100	@ 0x64
 800fe68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe6e:	2b01      	cmp	r3, #1
 800fe70:	f77f ae37 	ble.w	800fae2 <_dtoa_r+0x7b2>
 800fe74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fe76:	930a      	str	r3, [sp, #40]	@ 0x28
 800fe78:	2001      	movs	r0, #1
 800fe7a:	e655      	b.n	800fb28 <_dtoa_r+0x7f8>
 800fe7c:	9b00      	ldr	r3, [sp, #0]
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	f77f aed6 	ble.w	800fc30 <_dtoa_r+0x900>
 800fe84:	4656      	mov	r6, sl
 800fe86:	4621      	mov	r1, r4
 800fe88:	4648      	mov	r0, r9
 800fe8a:	f7ff f9c1 	bl	800f210 <quorem>
 800fe8e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800fe92:	9b00      	ldr	r3, [sp, #0]
 800fe94:	f806 8b01 	strb.w	r8, [r6], #1
 800fe98:	eba6 020a 	sub.w	r2, r6, sl
 800fe9c:	4293      	cmp	r3, r2
 800fe9e:	ddb3      	ble.n	800fe08 <_dtoa_r+0xad8>
 800fea0:	4649      	mov	r1, r9
 800fea2:	2300      	movs	r3, #0
 800fea4:	220a      	movs	r2, #10
 800fea6:	4658      	mov	r0, fp
 800fea8:	f000 f8b2 	bl	8010010 <__multadd>
 800feac:	4681      	mov	r9, r0
 800feae:	e7ea      	b.n	800fe86 <_dtoa_r+0xb56>
 800feb0:	08011185 	.word	0x08011185
 800feb4:	08011109 	.word	0x08011109

0800feb8 <_free_r>:
 800feb8:	b538      	push	{r3, r4, r5, lr}
 800feba:	4605      	mov	r5, r0
 800febc:	2900      	cmp	r1, #0
 800febe:	d041      	beq.n	800ff44 <_free_r+0x8c>
 800fec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fec4:	1f0c      	subs	r4, r1, #4
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	bfb8      	it	lt
 800feca:	18e4      	addlt	r4, r4, r3
 800fecc:	f7fe faa8 	bl	800e420 <__malloc_lock>
 800fed0:	4a1d      	ldr	r2, [pc, #116]	@ (800ff48 <_free_r+0x90>)
 800fed2:	6813      	ldr	r3, [r2, #0]
 800fed4:	b933      	cbnz	r3, 800fee4 <_free_r+0x2c>
 800fed6:	6063      	str	r3, [r4, #4]
 800fed8:	6014      	str	r4, [r2, #0]
 800feda:	4628      	mov	r0, r5
 800fedc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fee0:	f7fe baa4 	b.w	800e42c <__malloc_unlock>
 800fee4:	42a3      	cmp	r3, r4
 800fee6:	d908      	bls.n	800fefa <_free_r+0x42>
 800fee8:	6820      	ldr	r0, [r4, #0]
 800feea:	1821      	adds	r1, r4, r0
 800feec:	428b      	cmp	r3, r1
 800feee:	bf01      	itttt	eq
 800fef0:	6819      	ldreq	r1, [r3, #0]
 800fef2:	685b      	ldreq	r3, [r3, #4]
 800fef4:	1809      	addeq	r1, r1, r0
 800fef6:	6021      	streq	r1, [r4, #0]
 800fef8:	e7ed      	b.n	800fed6 <_free_r+0x1e>
 800fefa:	461a      	mov	r2, r3
 800fefc:	685b      	ldr	r3, [r3, #4]
 800fefe:	b10b      	cbz	r3, 800ff04 <_free_r+0x4c>
 800ff00:	42a3      	cmp	r3, r4
 800ff02:	d9fa      	bls.n	800fefa <_free_r+0x42>
 800ff04:	6811      	ldr	r1, [r2, #0]
 800ff06:	1850      	adds	r0, r2, r1
 800ff08:	42a0      	cmp	r0, r4
 800ff0a:	d10b      	bne.n	800ff24 <_free_r+0x6c>
 800ff0c:	6820      	ldr	r0, [r4, #0]
 800ff0e:	4401      	add	r1, r0
 800ff10:	1850      	adds	r0, r2, r1
 800ff12:	6011      	str	r1, [r2, #0]
 800ff14:	4283      	cmp	r3, r0
 800ff16:	d1e0      	bne.n	800feda <_free_r+0x22>
 800ff18:	6818      	ldr	r0, [r3, #0]
 800ff1a:	685b      	ldr	r3, [r3, #4]
 800ff1c:	4408      	add	r0, r1
 800ff1e:	6053      	str	r3, [r2, #4]
 800ff20:	6010      	str	r0, [r2, #0]
 800ff22:	e7da      	b.n	800feda <_free_r+0x22>
 800ff24:	d902      	bls.n	800ff2c <_free_r+0x74>
 800ff26:	230c      	movs	r3, #12
 800ff28:	602b      	str	r3, [r5, #0]
 800ff2a:	e7d6      	b.n	800feda <_free_r+0x22>
 800ff2c:	6820      	ldr	r0, [r4, #0]
 800ff2e:	1821      	adds	r1, r4, r0
 800ff30:	428b      	cmp	r3, r1
 800ff32:	bf02      	ittt	eq
 800ff34:	6819      	ldreq	r1, [r3, #0]
 800ff36:	685b      	ldreq	r3, [r3, #4]
 800ff38:	1809      	addeq	r1, r1, r0
 800ff3a:	6063      	str	r3, [r4, #4]
 800ff3c:	bf08      	it	eq
 800ff3e:	6021      	streq	r1, [r4, #0]
 800ff40:	6054      	str	r4, [r2, #4]
 800ff42:	e7ca      	b.n	800feda <_free_r+0x22>
 800ff44:	bd38      	pop	{r3, r4, r5, pc}
 800ff46:	bf00      	nop
 800ff48:	20000378 	.word	0x20000378

0800ff4c <_Balloc>:
 800ff4c:	b570      	push	{r4, r5, r6, lr}
 800ff4e:	69c6      	ldr	r6, [r0, #28]
 800ff50:	4604      	mov	r4, r0
 800ff52:	460d      	mov	r5, r1
 800ff54:	b976      	cbnz	r6, 800ff74 <_Balloc+0x28>
 800ff56:	2010      	movs	r0, #16
 800ff58:	f7fe f9b0 	bl	800e2bc <malloc>
 800ff5c:	4602      	mov	r2, r0
 800ff5e:	61e0      	str	r0, [r4, #28]
 800ff60:	b920      	cbnz	r0, 800ff6c <_Balloc+0x20>
 800ff62:	4b18      	ldr	r3, [pc, #96]	@ (800ffc4 <_Balloc+0x78>)
 800ff64:	216b      	movs	r1, #107	@ 0x6b
 800ff66:	4818      	ldr	r0, [pc, #96]	@ (800ffc8 <_Balloc+0x7c>)
 800ff68:	f000 fc24 	bl	80107b4 <__assert_func>
 800ff6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ff70:	6006      	str	r6, [r0, #0]
 800ff72:	60c6      	str	r6, [r0, #12]
 800ff74:	69e6      	ldr	r6, [r4, #28]
 800ff76:	68f3      	ldr	r3, [r6, #12]
 800ff78:	b183      	cbz	r3, 800ff9c <_Balloc+0x50>
 800ff7a:	69e3      	ldr	r3, [r4, #28]
 800ff7c:	68db      	ldr	r3, [r3, #12]
 800ff7e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ff82:	b9b8      	cbnz	r0, 800ffb4 <_Balloc+0x68>
 800ff84:	2101      	movs	r1, #1
 800ff86:	4620      	mov	r0, r4
 800ff88:	fa01 f605 	lsl.w	r6, r1, r5
 800ff8c:	1d72      	adds	r2, r6, #5
 800ff8e:	0092      	lsls	r2, r2, #2
 800ff90:	f000 fc2e 	bl	80107f0 <_calloc_r>
 800ff94:	b160      	cbz	r0, 800ffb0 <_Balloc+0x64>
 800ff96:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ff9a:	e00e      	b.n	800ffba <_Balloc+0x6e>
 800ff9c:	2221      	movs	r2, #33	@ 0x21
 800ff9e:	2104      	movs	r1, #4
 800ffa0:	4620      	mov	r0, r4
 800ffa2:	f000 fc25 	bl	80107f0 <_calloc_r>
 800ffa6:	69e3      	ldr	r3, [r4, #28]
 800ffa8:	60f0      	str	r0, [r6, #12]
 800ffaa:	68db      	ldr	r3, [r3, #12]
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d1e4      	bne.n	800ff7a <_Balloc+0x2e>
 800ffb0:	2000      	movs	r0, #0
 800ffb2:	bd70      	pop	{r4, r5, r6, pc}
 800ffb4:	6802      	ldr	r2, [r0, #0]
 800ffb6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ffba:	2300      	movs	r3, #0
 800ffbc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ffc0:	e7f7      	b.n	800ffb2 <_Balloc+0x66>
 800ffc2:	bf00      	nop
 800ffc4:	08011116 	.word	0x08011116
 800ffc8:	08011196 	.word	0x08011196

0800ffcc <_Bfree>:
 800ffcc:	b570      	push	{r4, r5, r6, lr}
 800ffce:	69c6      	ldr	r6, [r0, #28]
 800ffd0:	4605      	mov	r5, r0
 800ffd2:	460c      	mov	r4, r1
 800ffd4:	b976      	cbnz	r6, 800fff4 <_Bfree+0x28>
 800ffd6:	2010      	movs	r0, #16
 800ffd8:	f7fe f970 	bl	800e2bc <malloc>
 800ffdc:	4602      	mov	r2, r0
 800ffde:	61e8      	str	r0, [r5, #28]
 800ffe0:	b920      	cbnz	r0, 800ffec <_Bfree+0x20>
 800ffe2:	4b09      	ldr	r3, [pc, #36]	@ (8010008 <_Bfree+0x3c>)
 800ffe4:	218f      	movs	r1, #143	@ 0x8f
 800ffe6:	4809      	ldr	r0, [pc, #36]	@ (801000c <_Bfree+0x40>)
 800ffe8:	f000 fbe4 	bl	80107b4 <__assert_func>
 800ffec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fff0:	6006      	str	r6, [r0, #0]
 800fff2:	60c6      	str	r6, [r0, #12]
 800fff4:	b13c      	cbz	r4, 8010006 <_Bfree+0x3a>
 800fff6:	69eb      	ldr	r3, [r5, #28]
 800fff8:	6862      	ldr	r2, [r4, #4]
 800fffa:	68db      	ldr	r3, [r3, #12]
 800fffc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010000:	6021      	str	r1, [r4, #0]
 8010002:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010006:	bd70      	pop	{r4, r5, r6, pc}
 8010008:	08011116 	.word	0x08011116
 801000c:	08011196 	.word	0x08011196

08010010 <__multadd>:
 8010010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010014:	f101 0c14 	add.w	ip, r1, #20
 8010018:	4607      	mov	r7, r0
 801001a:	460c      	mov	r4, r1
 801001c:	461e      	mov	r6, r3
 801001e:	690d      	ldr	r5, [r1, #16]
 8010020:	2000      	movs	r0, #0
 8010022:	f8dc 3000 	ldr.w	r3, [ip]
 8010026:	3001      	adds	r0, #1
 8010028:	b299      	uxth	r1, r3
 801002a:	4285      	cmp	r5, r0
 801002c:	fb02 6101 	mla	r1, r2, r1, r6
 8010030:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010034:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8010038:	b289      	uxth	r1, r1
 801003a:	fb02 3306 	mla	r3, r2, r6, r3
 801003e:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010042:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010046:	f84c 1b04 	str.w	r1, [ip], #4
 801004a:	dcea      	bgt.n	8010022 <__multadd+0x12>
 801004c:	b30e      	cbz	r6, 8010092 <__multadd+0x82>
 801004e:	68a3      	ldr	r3, [r4, #8]
 8010050:	42ab      	cmp	r3, r5
 8010052:	dc19      	bgt.n	8010088 <__multadd+0x78>
 8010054:	6861      	ldr	r1, [r4, #4]
 8010056:	4638      	mov	r0, r7
 8010058:	3101      	adds	r1, #1
 801005a:	f7ff ff77 	bl	800ff4c <_Balloc>
 801005e:	4680      	mov	r8, r0
 8010060:	b928      	cbnz	r0, 801006e <__multadd+0x5e>
 8010062:	4602      	mov	r2, r0
 8010064:	4b0c      	ldr	r3, [pc, #48]	@ (8010098 <__multadd+0x88>)
 8010066:	21ba      	movs	r1, #186	@ 0xba
 8010068:	480c      	ldr	r0, [pc, #48]	@ (801009c <__multadd+0x8c>)
 801006a:	f000 fba3 	bl	80107b4 <__assert_func>
 801006e:	6922      	ldr	r2, [r4, #16]
 8010070:	f104 010c 	add.w	r1, r4, #12
 8010074:	300c      	adds	r0, #12
 8010076:	3202      	adds	r2, #2
 8010078:	0092      	lsls	r2, r2, #2
 801007a:	f7ff f8bc 	bl	800f1f6 <memcpy>
 801007e:	4621      	mov	r1, r4
 8010080:	4644      	mov	r4, r8
 8010082:	4638      	mov	r0, r7
 8010084:	f7ff ffa2 	bl	800ffcc <_Bfree>
 8010088:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801008c:	3501      	adds	r5, #1
 801008e:	615e      	str	r6, [r3, #20]
 8010090:	6125      	str	r5, [r4, #16]
 8010092:	4620      	mov	r0, r4
 8010094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010098:	08011185 	.word	0x08011185
 801009c:	08011196 	.word	0x08011196

080100a0 <__hi0bits>:
 80100a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80100a4:	4603      	mov	r3, r0
 80100a6:	bf36      	itet	cc
 80100a8:	0403      	lslcc	r3, r0, #16
 80100aa:	2000      	movcs	r0, #0
 80100ac:	2010      	movcc	r0, #16
 80100ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80100b2:	bf3c      	itt	cc
 80100b4:	021b      	lslcc	r3, r3, #8
 80100b6:	3008      	addcc	r0, #8
 80100b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80100bc:	bf3c      	itt	cc
 80100be:	011b      	lslcc	r3, r3, #4
 80100c0:	3004      	addcc	r0, #4
 80100c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80100c6:	bf3c      	itt	cc
 80100c8:	009b      	lslcc	r3, r3, #2
 80100ca:	3002      	addcc	r0, #2
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	db05      	blt.n	80100dc <__hi0bits+0x3c>
 80100d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80100d4:	f100 0001 	add.w	r0, r0, #1
 80100d8:	bf08      	it	eq
 80100da:	2020      	moveq	r0, #32
 80100dc:	4770      	bx	lr

080100de <__lo0bits>:
 80100de:	6803      	ldr	r3, [r0, #0]
 80100e0:	4602      	mov	r2, r0
 80100e2:	f013 0007 	ands.w	r0, r3, #7
 80100e6:	d00b      	beq.n	8010100 <__lo0bits+0x22>
 80100e8:	07d9      	lsls	r1, r3, #31
 80100ea:	d421      	bmi.n	8010130 <__lo0bits+0x52>
 80100ec:	0798      	lsls	r0, r3, #30
 80100ee:	bf47      	ittee	mi
 80100f0:	085b      	lsrmi	r3, r3, #1
 80100f2:	2001      	movmi	r0, #1
 80100f4:	089b      	lsrpl	r3, r3, #2
 80100f6:	2002      	movpl	r0, #2
 80100f8:	bf4c      	ite	mi
 80100fa:	6013      	strmi	r3, [r2, #0]
 80100fc:	6013      	strpl	r3, [r2, #0]
 80100fe:	4770      	bx	lr
 8010100:	b299      	uxth	r1, r3
 8010102:	b909      	cbnz	r1, 8010108 <__lo0bits+0x2a>
 8010104:	0c1b      	lsrs	r3, r3, #16
 8010106:	2010      	movs	r0, #16
 8010108:	b2d9      	uxtb	r1, r3
 801010a:	b909      	cbnz	r1, 8010110 <__lo0bits+0x32>
 801010c:	3008      	adds	r0, #8
 801010e:	0a1b      	lsrs	r3, r3, #8
 8010110:	0719      	lsls	r1, r3, #28
 8010112:	bf04      	itt	eq
 8010114:	091b      	lsreq	r3, r3, #4
 8010116:	3004      	addeq	r0, #4
 8010118:	0799      	lsls	r1, r3, #30
 801011a:	bf04      	itt	eq
 801011c:	089b      	lsreq	r3, r3, #2
 801011e:	3002      	addeq	r0, #2
 8010120:	07d9      	lsls	r1, r3, #31
 8010122:	d403      	bmi.n	801012c <__lo0bits+0x4e>
 8010124:	085b      	lsrs	r3, r3, #1
 8010126:	f100 0001 	add.w	r0, r0, #1
 801012a:	d003      	beq.n	8010134 <__lo0bits+0x56>
 801012c:	6013      	str	r3, [r2, #0]
 801012e:	4770      	bx	lr
 8010130:	2000      	movs	r0, #0
 8010132:	4770      	bx	lr
 8010134:	2020      	movs	r0, #32
 8010136:	4770      	bx	lr

08010138 <__i2b>:
 8010138:	b510      	push	{r4, lr}
 801013a:	460c      	mov	r4, r1
 801013c:	2101      	movs	r1, #1
 801013e:	f7ff ff05 	bl	800ff4c <_Balloc>
 8010142:	4602      	mov	r2, r0
 8010144:	b928      	cbnz	r0, 8010152 <__i2b+0x1a>
 8010146:	4b05      	ldr	r3, [pc, #20]	@ (801015c <__i2b+0x24>)
 8010148:	f240 1145 	movw	r1, #325	@ 0x145
 801014c:	4804      	ldr	r0, [pc, #16]	@ (8010160 <__i2b+0x28>)
 801014e:	f000 fb31 	bl	80107b4 <__assert_func>
 8010152:	2301      	movs	r3, #1
 8010154:	6144      	str	r4, [r0, #20]
 8010156:	6103      	str	r3, [r0, #16]
 8010158:	bd10      	pop	{r4, pc}
 801015a:	bf00      	nop
 801015c:	08011185 	.word	0x08011185
 8010160:	08011196 	.word	0x08011196

08010164 <__multiply>:
 8010164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010168:	4614      	mov	r4, r2
 801016a:	690a      	ldr	r2, [r1, #16]
 801016c:	460f      	mov	r7, r1
 801016e:	b085      	sub	sp, #20
 8010170:	6923      	ldr	r3, [r4, #16]
 8010172:	429a      	cmp	r2, r3
 8010174:	bfa2      	ittt	ge
 8010176:	4623      	movge	r3, r4
 8010178:	460c      	movge	r4, r1
 801017a:	461f      	movge	r7, r3
 801017c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8010180:	68a3      	ldr	r3, [r4, #8]
 8010182:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8010186:	6861      	ldr	r1, [r4, #4]
 8010188:	eb0a 0609 	add.w	r6, sl, r9
 801018c:	42b3      	cmp	r3, r6
 801018e:	bfb8      	it	lt
 8010190:	3101      	addlt	r1, #1
 8010192:	f7ff fedb 	bl	800ff4c <_Balloc>
 8010196:	b930      	cbnz	r0, 80101a6 <__multiply+0x42>
 8010198:	4602      	mov	r2, r0
 801019a:	4b45      	ldr	r3, [pc, #276]	@ (80102b0 <__multiply+0x14c>)
 801019c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80101a0:	4844      	ldr	r0, [pc, #272]	@ (80102b4 <__multiply+0x150>)
 80101a2:	f000 fb07 	bl	80107b4 <__assert_func>
 80101a6:	f100 0514 	add.w	r5, r0, #20
 80101aa:	2200      	movs	r2, #0
 80101ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80101b0:	462b      	mov	r3, r5
 80101b2:	4543      	cmp	r3, r8
 80101b4:	d321      	bcc.n	80101fa <__multiply+0x96>
 80101b6:	f107 0114 	add.w	r1, r7, #20
 80101ba:	f104 0214 	add.w	r2, r4, #20
 80101be:	f104 0715 	add.w	r7, r4, #21
 80101c2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80101c6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80101ca:	9302      	str	r3, [sp, #8]
 80101cc:	1b13      	subs	r3, r2, r4
 80101ce:	3b15      	subs	r3, #21
 80101d0:	f023 0303 	bic.w	r3, r3, #3
 80101d4:	3304      	adds	r3, #4
 80101d6:	42ba      	cmp	r2, r7
 80101d8:	bf38      	it	cc
 80101da:	2304      	movcc	r3, #4
 80101dc:	9301      	str	r3, [sp, #4]
 80101de:	9b02      	ldr	r3, [sp, #8]
 80101e0:	9103      	str	r1, [sp, #12]
 80101e2:	428b      	cmp	r3, r1
 80101e4:	d80c      	bhi.n	8010200 <__multiply+0x9c>
 80101e6:	2e00      	cmp	r6, #0
 80101e8:	dd03      	ble.n	80101f2 <__multiply+0x8e>
 80101ea:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d05b      	beq.n	80102aa <__multiply+0x146>
 80101f2:	6106      	str	r6, [r0, #16]
 80101f4:	b005      	add	sp, #20
 80101f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101fa:	f843 2b04 	str.w	r2, [r3], #4
 80101fe:	e7d8      	b.n	80101b2 <__multiply+0x4e>
 8010200:	f8b1 a000 	ldrh.w	sl, [r1]
 8010204:	f1ba 0f00 	cmp.w	sl, #0
 8010208:	d024      	beq.n	8010254 <__multiply+0xf0>
 801020a:	f104 0e14 	add.w	lr, r4, #20
 801020e:	46a9      	mov	r9, r5
 8010210:	f04f 0c00 	mov.w	ip, #0
 8010214:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010218:	f8d9 3000 	ldr.w	r3, [r9]
 801021c:	fa1f fb87 	uxth.w	fp, r7
 8010220:	4572      	cmp	r2, lr
 8010222:	b29b      	uxth	r3, r3
 8010224:	fb0a 330b 	mla	r3, sl, fp, r3
 8010228:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801022c:	f8d9 7000 	ldr.w	r7, [r9]
 8010230:	4463      	add	r3, ip
 8010232:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8010236:	fb0a c70b 	mla	r7, sl, fp, ip
 801023a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801023e:	b29b      	uxth	r3, r3
 8010240:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8010244:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010248:	f849 3b04 	str.w	r3, [r9], #4
 801024c:	d8e2      	bhi.n	8010214 <__multiply+0xb0>
 801024e:	9b01      	ldr	r3, [sp, #4]
 8010250:	f845 c003 	str.w	ip, [r5, r3]
 8010254:	9b03      	ldr	r3, [sp, #12]
 8010256:	3104      	adds	r1, #4
 8010258:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801025c:	f1b9 0f00 	cmp.w	r9, #0
 8010260:	d021      	beq.n	80102a6 <__multiply+0x142>
 8010262:	682b      	ldr	r3, [r5, #0]
 8010264:	f104 0c14 	add.w	ip, r4, #20
 8010268:	46ae      	mov	lr, r5
 801026a:	f04f 0a00 	mov.w	sl, #0
 801026e:	f8bc b000 	ldrh.w	fp, [ip]
 8010272:	b29b      	uxth	r3, r3
 8010274:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8010278:	fb09 770b 	mla	r7, r9, fp, r7
 801027c:	4457      	add	r7, sl
 801027e:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010282:	f84e 3b04 	str.w	r3, [lr], #4
 8010286:	f85c 3b04 	ldr.w	r3, [ip], #4
 801028a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801028e:	f8be 3000 	ldrh.w	r3, [lr]
 8010292:	4562      	cmp	r2, ip
 8010294:	fb09 330a 	mla	r3, r9, sl, r3
 8010298:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801029c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80102a0:	d8e5      	bhi.n	801026e <__multiply+0x10a>
 80102a2:	9f01      	ldr	r7, [sp, #4]
 80102a4:	51eb      	str	r3, [r5, r7]
 80102a6:	3504      	adds	r5, #4
 80102a8:	e799      	b.n	80101de <__multiply+0x7a>
 80102aa:	3e01      	subs	r6, #1
 80102ac:	e79b      	b.n	80101e6 <__multiply+0x82>
 80102ae:	bf00      	nop
 80102b0:	08011185 	.word	0x08011185
 80102b4:	08011196 	.word	0x08011196

080102b8 <__pow5mult>:
 80102b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80102bc:	4615      	mov	r5, r2
 80102be:	f012 0203 	ands.w	r2, r2, #3
 80102c2:	4607      	mov	r7, r0
 80102c4:	460e      	mov	r6, r1
 80102c6:	d007      	beq.n	80102d8 <__pow5mult+0x20>
 80102c8:	3a01      	subs	r2, #1
 80102ca:	4c25      	ldr	r4, [pc, #148]	@ (8010360 <__pow5mult+0xa8>)
 80102cc:	2300      	movs	r3, #0
 80102ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80102d2:	f7ff fe9d 	bl	8010010 <__multadd>
 80102d6:	4606      	mov	r6, r0
 80102d8:	10ad      	asrs	r5, r5, #2
 80102da:	d03d      	beq.n	8010358 <__pow5mult+0xa0>
 80102dc:	69fc      	ldr	r4, [r7, #28]
 80102de:	b97c      	cbnz	r4, 8010300 <__pow5mult+0x48>
 80102e0:	2010      	movs	r0, #16
 80102e2:	f7fd ffeb 	bl	800e2bc <malloc>
 80102e6:	4602      	mov	r2, r0
 80102e8:	61f8      	str	r0, [r7, #28]
 80102ea:	b928      	cbnz	r0, 80102f8 <__pow5mult+0x40>
 80102ec:	4b1d      	ldr	r3, [pc, #116]	@ (8010364 <__pow5mult+0xac>)
 80102ee:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80102f2:	481d      	ldr	r0, [pc, #116]	@ (8010368 <__pow5mult+0xb0>)
 80102f4:	f000 fa5e 	bl	80107b4 <__assert_func>
 80102f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80102fc:	6004      	str	r4, [r0, #0]
 80102fe:	60c4      	str	r4, [r0, #12]
 8010300:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010304:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010308:	b94c      	cbnz	r4, 801031e <__pow5mult+0x66>
 801030a:	f240 2171 	movw	r1, #625	@ 0x271
 801030e:	4638      	mov	r0, r7
 8010310:	f7ff ff12 	bl	8010138 <__i2b>
 8010314:	2300      	movs	r3, #0
 8010316:	4604      	mov	r4, r0
 8010318:	f8c8 0008 	str.w	r0, [r8, #8]
 801031c:	6003      	str	r3, [r0, #0]
 801031e:	f04f 0900 	mov.w	r9, #0
 8010322:	07eb      	lsls	r3, r5, #31
 8010324:	d50a      	bpl.n	801033c <__pow5mult+0x84>
 8010326:	4631      	mov	r1, r6
 8010328:	4622      	mov	r2, r4
 801032a:	4638      	mov	r0, r7
 801032c:	f7ff ff1a 	bl	8010164 <__multiply>
 8010330:	4680      	mov	r8, r0
 8010332:	4631      	mov	r1, r6
 8010334:	4638      	mov	r0, r7
 8010336:	4646      	mov	r6, r8
 8010338:	f7ff fe48 	bl	800ffcc <_Bfree>
 801033c:	106d      	asrs	r5, r5, #1
 801033e:	d00b      	beq.n	8010358 <__pow5mult+0xa0>
 8010340:	6820      	ldr	r0, [r4, #0]
 8010342:	b938      	cbnz	r0, 8010354 <__pow5mult+0x9c>
 8010344:	4622      	mov	r2, r4
 8010346:	4621      	mov	r1, r4
 8010348:	4638      	mov	r0, r7
 801034a:	f7ff ff0b 	bl	8010164 <__multiply>
 801034e:	6020      	str	r0, [r4, #0]
 8010350:	f8c0 9000 	str.w	r9, [r0]
 8010354:	4604      	mov	r4, r0
 8010356:	e7e4      	b.n	8010322 <__pow5mult+0x6a>
 8010358:	4630      	mov	r0, r6
 801035a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801035e:	bf00      	nop
 8010360:	080111f0 	.word	0x080111f0
 8010364:	08011116 	.word	0x08011116
 8010368:	08011196 	.word	0x08011196

0801036c <__lshift>:
 801036c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010370:	460c      	mov	r4, r1
 8010372:	4607      	mov	r7, r0
 8010374:	4691      	mov	r9, r2
 8010376:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801037a:	6923      	ldr	r3, [r4, #16]
 801037c:	6849      	ldr	r1, [r1, #4]
 801037e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010382:	68a3      	ldr	r3, [r4, #8]
 8010384:	f108 0601 	add.w	r6, r8, #1
 8010388:	42b3      	cmp	r3, r6
 801038a:	db0b      	blt.n	80103a4 <__lshift+0x38>
 801038c:	4638      	mov	r0, r7
 801038e:	f7ff fddd 	bl	800ff4c <_Balloc>
 8010392:	4605      	mov	r5, r0
 8010394:	b948      	cbnz	r0, 80103aa <__lshift+0x3e>
 8010396:	4602      	mov	r2, r0
 8010398:	4b28      	ldr	r3, [pc, #160]	@ (801043c <__lshift+0xd0>)
 801039a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801039e:	4828      	ldr	r0, [pc, #160]	@ (8010440 <__lshift+0xd4>)
 80103a0:	f000 fa08 	bl	80107b4 <__assert_func>
 80103a4:	3101      	adds	r1, #1
 80103a6:	005b      	lsls	r3, r3, #1
 80103a8:	e7ee      	b.n	8010388 <__lshift+0x1c>
 80103aa:	2300      	movs	r3, #0
 80103ac:	f100 0114 	add.w	r1, r0, #20
 80103b0:	f100 0210 	add.w	r2, r0, #16
 80103b4:	4618      	mov	r0, r3
 80103b6:	4553      	cmp	r3, sl
 80103b8:	db33      	blt.n	8010422 <__lshift+0xb6>
 80103ba:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80103be:	f104 0314 	add.w	r3, r4, #20
 80103c2:	6920      	ldr	r0, [r4, #16]
 80103c4:	f019 091f 	ands.w	r9, r9, #31
 80103c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80103cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80103d0:	d02b      	beq.n	801042a <__lshift+0xbe>
 80103d2:	f1c9 0e20 	rsb	lr, r9, #32
 80103d6:	468a      	mov	sl, r1
 80103d8:	2200      	movs	r2, #0
 80103da:	6818      	ldr	r0, [r3, #0]
 80103dc:	fa00 f009 	lsl.w	r0, r0, r9
 80103e0:	4310      	orrs	r0, r2
 80103e2:	f84a 0b04 	str.w	r0, [sl], #4
 80103e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80103ea:	459c      	cmp	ip, r3
 80103ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80103f0:	d8f3      	bhi.n	80103da <__lshift+0x6e>
 80103f2:	ebac 0304 	sub.w	r3, ip, r4
 80103f6:	f104 0015 	add.w	r0, r4, #21
 80103fa:	3b15      	subs	r3, #21
 80103fc:	f023 0303 	bic.w	r3, r3, #3
 8010400:	3304      	adds	r3, #4
 8010402:	4584      	cmp	ip, r0
 8010404:	bf38      	it	cc
 8010406:	2304      	movcc	r3, #4
 8010408:	50ca      	str	r2, [r1, r3]
 801040a:	b10a      	cbz	r2, 8010410 <__lshift+0xa4>
 801040c:	f108 0602 	add.w	r6, r8, #2
 8010410:	3e01      	subs	r6, #1
 8010412:	4638      	mov	r0, r7
 8010414:	4621      	mov	r1, r4
 8010416:	612e      	str	r6, [r5, #16]
 8010418:	f7ff fdd8 	bl	800ffcc <_Bfree>
 801041c:	4628      	mov	r0, r5
 801041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010422:	3301      	adds	r3, #1
 8010424:	f842 0f04 	str.w	r0, [r2, #4]!
 8010428:	e7c5      	b.n	80103b6 <__lshift+0x4a>
 801042a:	3904      	subs	r1, #4
 801042c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010430:	459c      	cmp	ip, r3
 8010432:	f841 2f04 	str.w	r2, [r1, #4]!
 8010436:	d8f9      	bhi.n	801042c <__lshift+0xc0>
 8010438:	e7ea      	b.n	8010410 <__lshift+0xa4>
 801043a:	bf00      	nop
 801043c:	08011185 	.word	0x08011185
 8010440:	08011196 	.word	0x08011196

08010444 <__mcmp>:
 8010444:	4603      	mov	r3, r0
 8010446:	690a      	ldr	r2, [r1, #16]
 8010448:	6900      	ldr	r0, [r0, #16]
 801044a:	1a80      	subs	r0, r0, r2
 801044c:	b530      	push	{r4, r5, lr}
 801044e:	d10e      	bne.n	801046e <__mcmp+0x2a>
 8010450:	3314      	adds	r3, #20
 8010452:	3114      	adds	r1, #20
 8010454:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010458:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801045c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010460:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010464:	4295      	cmp	r5, r2
 8010466:	d003      	beq.n	8010470 <__mcmp+0x2c>
 8010468:	d205      	bcs.n	8010476 <__mcmp+0x32>
 801046a:	f04f 30ff 	mov.w	r0, #4294967295
 801046e:	bd30      	pop	{r4, r5, pc}
 8010470:	42a3      	cmp	r3, r4
 8010472:	d3f3      	bcc.n	801045c <__mcmp+0x18>
 8010474:	e7fb      	b.n	801046e <__mcmp+0x2a>
 8010476:	2001      	movs	r0, #1
 8010478:	e7f9      	b.n	801046e <__mcmp+0x2a>
	...

0801047c <__mdiff>:
 801047c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010480:	4689      	mov	r9, r1
 8010482:	4606      	mov	r6, r0
 8010484:	4611      	mov	r1, r2
 8010486:	4614      	mov	r4, r2
 8010488:	4648      	mov	r0, r9
 801048a:	f7ff ffdb 	bl	8010444 <__mcmp>
 801048e:	1e05      	subs	r5, r0, #0
 8010490:	d112      	bne.n	80104b8 <__mdiff+0x3c>
 8010492:	4629      	mov	r1, r5
 8010494:	4630      	mov	r0, r6
 8010496:	f7ff fd59 	bl	800ff4c <_Balloc>
 801049a:	4602      	mov	r2, r0
 801049c:	b928      	cbnz	r0, 80104aa <__mdiff+0x2e>
 801049e:	4b41      	ldr	r3, [pc, #260]	@ (80105a4 <__mdiff+0x128>)
 80104a0:	f240 2137 	movw	r1, #567	@ 0x237
 80104a4:	4840      	ldr	r0, [pc, #256]	@ (80105a8 <__mdiff+0x12c>)
 80104a6:	f000 f985 	bl	80107b4 <__assert_func>
 80104aa:	2301      	movs	r3, #1
 80104ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80104b0:	4610      	mov	r0, r2
 80104b2:	b003      	add	sp, #12
 80104b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104b8:	bfbc      	itt	lt
 80104ba:	464b      	movlt	r3, r9
 80104bc:	46a1      	movlt	r9, r4
 80104be:	4630      	mov	r0, r6
 80104c0:	bfb8      	it	lt
 80104c2:	2501      	movlt	r5, #1
 80104c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80104c8:	bfb4      	ite	lt
 80104ca:	461c      	movlt	r4, r3
 80104cc:	2500      	movge	r5, #0
 80104ce:	f7ff fd3d 	bl	800ff4c <_Balloc>
 80104d2:	4602      	mov	r2, r0
 80104d4:	b918      	cbnz	r0, 80104de <__mdiff+0x62>
 80104d6:	4b33      	ldr	r3, [pc, #204]	@ (80105a4 <__mdiff+0x128>)
 80104d8:	f240 2145 	movw	r1, #581	@ 0x245
 80104dc:	e7e2      	b.n	80104a4 <__mdiff+0x28>
 80104de:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80104e2:	f104 0e14 	add.w	lr, r4, #20
 80104e6:	6926      	ldr	r6, [r4, #16]
 80104e8:	f100 0b14 	add.w	fp, r0, #20
 80104ec:	60c5      	str	r5, [r0, #12]
 80104ee:	f109 0514 	add.w	r5, r9, #20
 80104f2:	f109 0310 	add.w	r3, r9, #16
 80104f6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80104fa:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80104fe:	46d9      	mov	r9, fp
 8010500:	f04f 0c00 	mov.w	ip, #0
 8010504:	9301      	str	r3, [sp, #4]
 8010506:	9b01      	ldr	r3, [sp, #4]
 8010508:	f85e 0b04 	ldr.w	r0, [lr], #4
 801050c:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010510:	4576      	cmp	r6, lr
 8010512:	9301      	str	r3, [sp, #4]
 8010514:	fa1f f38a 	uxth.w	r3, sl
 8010518:	4619      	mov	r1, r3
 801051a:	b283      	uxth	r3, r0
 801051c:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8010520:	eba1 0303 	sub.w	r3, r1, r3
 8010524:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010528:	4463      	add	r3, ip
 801052a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801052e:	b29b      	uxth	r3, r3
 8010530:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010534:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010538:	f849 3b04 	str.w	r3, [r9], #4
 801053c:	d8e3      	bhi.n	8010506 <__mdiff+0x8a>
 801053e:	1b33      	subs	r3, r6, r4
 8010540:	3415      	adds	r4, #21
 8010542:	3b15      	subs	r3, #21
 8010544:	f023 0303 	bic.w	r3, r3, #3
 8010548:	3304      	adds	r3, #4
 801054a:	42a6      	cmp	r6, r4
 801054c:	bf38      	it	cc
 801054e:	2304      	movcc	r3, #4
 8010550:	441d      	add	r5, r3
 8010552:	445b      	add	r3, fp
 8010554:	462c      	mov	r4, r5
 8010556:	461e      	mov	r6, r3
 8010558:	4544      	cmp	r4, r8
 801055a:	d30e      	bcc.n	801057a <__mdiff+0xfe>
 801055c:	f108 0103 	add.w	r1, r8, #3
 8010560:	1b49      	subs	r1, r1, r5
 8010562:	3d03      	subs	r5, #3
 8010564:	f021 0103 	bic.w	r1, r1, #3
 8010568:	45a8      	cmp	r8, r5
 801056a:	bf38      	it	cc
 801056c:	2100      	movcc	r1, #0
 801056e:	440b      	add	r3, r1
 8010570:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010574:	b199      	cbz	r1, 801059e <__mdiff+0x122>
 8010576:	6117      	str	r7, [r2, #16]
 8010578:	e79a      	b.n	80104b0 <__mdiff+0x34>
 801057a:	f854 1b04 	ldr.w	r1, [r4], #4
 801057e:	46e6      	mov	lr, ip
 8010580:	fa1f fc81 	uxth.w	ip, r1
 8010584:	0c08      	lsrs	r0, r1, #16
 8010586:	4471      	add	r1, lr
 8010588:	44f4      	add	ip, lr
 801058a:	b289      	uxth	r1, r1
 801058c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010590:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010594:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010598:	f846 1b04 	str.w	r1, [r6], #4
 801059c:	e7dc      	b.n	8010558 <__mdiff+0xdc>
 801059e:	3f01      	subs	r7, #1
 80105a0:	e7e6      	b.n	8010570 <__mdiff+0xf4>
 80105a2:	bf00      	nop
 80105a4:	08011185 	.word	0x08011185
 80105a8:	08011196 	.word	0x08011196

080105ac <__d2b>:
 80105ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80105b0:	460f      	mov	r7, r1
 80105b2:	2101      	movs	r1, #1
 80105b4:	4616      	mov	r6, r2
 80105b6:	ec59 8b10 	vmov	r8, r9, d0
 80105ba:	f7ff fcc7 	bl	800ff4c <_Balloc>
 80105be:	4604      	mov	r4, r0
 80105c0:	b930      	cbnz	r0, 80105d0 <__d2b+0x24>
 80105c2:	4602      	mov	r2, r0
 80105c4:	4b23      	ldr	r3, [pc, #140]	@ (8010654 <__d2b+0xa8>)
 80105c6:	f240 310f 	movw	r1, #783	@ 0x30f
 80105ca:	4823      	ldr	r0, [pc, #140]	@ (8010658 <__d2b+0xac>)
 80105cc:	f000 f8f2 	bl	80107b4 <__assert_func>
 80105d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80105d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80105d8:	b10d      	cbz	r5, 80105de <__d2b+0x32>
 80105da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80105de:	9301      	str	r3, [sp, #4]
 80105e0:	f1b8 0300 	subs.w	r3, r8, #0
 80105e4:	d023      	beq.n	801062e <__d2b+0x82>
 80105e6:	4668      	mov	r0, sp
 80105e8:	9300      	str	r3, [sp, #0]
 80105ea:	f7ff fd78 	bl	80100de <__lo0bits>
 80105ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 80105f2:	b1d0      	cbz	r0, 801062a <__d2b+0x7e>
 80105f4:	f1c0 0320 	rsb	r3, r0, #32
 80105f8:	fa02 f303 	lsl.w	r3, r2, r3
 80105fc:	40c2      	lsrs	r2, r0
 80105fe:	430b      	orrs	r3, r1
 8010600:	9201      	str	r2, [sp, #4]
 8010602:	6163      	str	r3, [r4, #20]
 8010604:	9b01      	ldr	r3, [sp, #4]
 8010606:	2b00      	cmp	r3, #0
 8010608:	61a3      	str	r3, [r4, #24]
 801060a:	bf0c      	ite	eq
 801060c:	2201      	moveq	r2, #1
 801060e:	2202      	movne	r2, #2
 8010610:	6122      	str	r2, [r4, #16]
 8010612:	b1a5      	cbz	r5, 801063e <__d2b+0x92>
 8010614:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010618:	4405      	add	r5, r0
 801061a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801061e:	603d      	str	r5, [r7, #0]
 8010620:	6030      	str	r0, [r6, #0]
 8010622:	4620      	mov	r0, r4
 8010624:	b003      	add	sp, #12
 8010626:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801062a:	6161      	str	r1, [r4, #20]
 801062c:	e7ea      	b.n	8010604 <__d2b+0x58>
 801062e:	a801      	add	r0, sp, #4
 8010630:	f7ff fd55 	bl	80100de <__lo0bits>
 8010634:	9b01      	ldr	r3, [sp, #4]
 8010636:	3020      	adds	r0, #32
 8010638:	2201      	movs	r2, #1
 801063a:	6163      	str	r3, [r4, #20]
 801063c:	e7e8      	b.n	8010610 <__d2b+0x64>
 801063e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010642:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010646:	6038      	str	r0, [r7, #0]
 8010648:	6918      	ldr	r0, [r3, #16]
 801064a:	f7ff fd29 	bl	80100a0 <__hi0bits>
 801064e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010652:	e7e5      	b.n	8010620 <__d2b+0x74>
 8010654:	08011185 	.word	0x08011185
 8010658:	08011196 	.word	0x08011196

0801065c <__sflush_r>:
 801065c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010664:	0716      	lsls	r6, r2, #28
 8010666:	4605      	mov	r5, r0
 8010668:	460c      	mov	r4, r1
 801066a:	d454      	bmi.n	8010716 <__sflush_r+0xba>
 801066c:	684b      	ldr	r3, [r1, #4]
 801066e:	2b00      	cmp	r3, #0
 8010670:	dc02      	bgt.n	8010678 <__sflush_r+0x1c>
 8010672:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010674:	2b00      	cmp	r3, #0
 8010676:	dd48      	ble.n	801070a <__sflush_r+0xae>
 8010678:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801067a:	2e00      	cmp	r6, #0
 801067c:	d045      	beq.n	801070a <__sflush_r+0xae>
 801067e:	2300      	movs	r3, #0
 8010680:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010684:	682f      	ldr	r7, [r5, #0]
 8010686:	6a21      	ldr	r1, [r4, #32]
 8010688:	602b      	str	r3, [r5, #0]
 801068a:	d030      	beq.n	80106ee <__sflush_r+0x92>
 801068c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801068e:	89a3      	ldrh	r3, [r4, #12]
 8010690:	0759      	lsls	r1, r3, #29
 8010692:	d505      	bpl.n	80106a0 <__sflush_r+0x44>
 8010694:	6863      	ldr	r3, [r4, #4]
 8010696:	1ad2      	subs	r2, r2, r3
 8010698:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801069a:	b10b      	cbz	r3, 80106a0 <__sflush_r+0x44>
 801069c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801069e:	1ad2      	subs	r2, r2, r3
 80106a0:	2300      	movs	r3, #0
 80106a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80106a4:	6a21      	ldr	r1, [r4, #32]
 80106a6:	4628      	mov	r0, r5
 80106a8:	47b0      	blx	r6
 80106aa:	1c43      	adds	r3, r0, #1
 80106ac:	89a3      	ldrh	r3, [r4, #12]
 80106ae:	d106      	bne.n	80106be <__sflush_r+0x62>
 80106b0:	6829      	ldr	r1, [r5, #0]
 80106b2:	291d      	cmp	r1, #29
 80106b4:	d82b      	bhi.n	801070e <__sflush_r+0xb2>
 80106b6:	4a2a      	ldr	r2, [pc, #168]	@ (8010760 <__sflush_r+0x104>)
 80106b8:	410a      	asrs	r2, r1
 80106ba:	07d6      	lsls	r6, r2, #31
 80106bc:	d427      	bmi.n	801070e <__sflush_r+0xb2>
 80106be:	2200      	movs	r2, #0
 80106c0:	04d9      	lsls	r1, r3, #19
 80106c2:	6062      	str	r2, [r4, #4]
 80106c4:	6922      	ldr	r2, [r4, #16]
 80106c6:	6022      	str	r2, [r4, #0]
 80106c8:	d504      	bpl.n	80106d4 <__sflush_r+0x78>
 80106ca:	1c42      	adds	r2, r0, #1
 80106cc:	d101      	bne.n	80106d2 <__sflush_r+0x76>
 80106ce:	682b      	ldr	r3, [r5, #0]
 80106d0:	b903      	cbnz	r3, 80106d4 <__sflush_r+0x78>
 80106d2:	6560      	str	r0, [r4, #84]	@ 0x54
 80106d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80106d6:	602f      	str	r7, [r5, #0]
 80106d8:	b1b9      	cbz	r1, 801070a <__sflush_r+0xae>
 80106da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80106de:	4299      	cmp	r1, r3
 80106e0:	d002      	beq.n	80106e8 <__sflush_r+0x8c>
 80106e2:	4628      	mov	r0, r5
 80106e4:	f7ff fbe8 	bl	800feb8 <_free_r>
 80106e8:	2300      	movs	r3, #0
 80106ea:	6363      	str	r3, [r4, #52]	@ 0x34
 80106ec:	e00d      	b.n	801070a <__sflush_r+0xae>
 80106ee:	2301      	movs	r3, #1
 80106f0:	4628      	mov	r0, r5
 80106f2:	47b0      	blx	r6
 80106f4:	4602      	mov	r2, r0
 80106f6:	1c50      	adds	r0, r2, #1
 80106f8:	d1c9      	bne.n	801068e <__sflush_r+0x32>
 80106fa:	682b      	ldr	r3, [r5, #0]
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d0c6      	beq.n	801068e <__sflush_r+0x32>
 8010700:	2b1d      	cmp	r3, #29
 8010702:	d001      	beq.n	8010708 <__sflush_r+0xac>
 8010704:	2b16      	cmp	r3, #22
 8010706:	d11d      	bne.n	8010744 <__sflush_r+0xe8>
 8010708:	602f      	str	r7, [r5, #0]
 801070a:	2000      	movs	r0, #0
 801070c:	e021      	b.n	8010752 <__sflush_r+0xf6>
 801070e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010712:	b21b      	sxth	r3, r3
 8010714:	e01a      	b.n	801074c <__sflush_r+0xf0>
 8010716:	690f      	ldr	r7, [r1, #16]
 8010718:	2f00      	cmp	r7, #0
 801071a:	d0f6      	beq.n	801070a <__sflush_r+0xae>
 801071c:	0793      	lsls	r3, r2, #30
 801071e:	680e      	ldr	r6, [r1, #0]
 8010720:	600f      	str	r7, [r1, #0]
 8010722:	bf0c      	ite	eq
 8010724:	694b      	ldreq	r3, [r1, #20]
 8010726:	2300      	movne	r3, #0
 8010728:	eba6 0807 	sub.w	r8, r6, r7
 801072c:	608b      	str	r3, [r1, #8]
 801072e:	f1b8 0f00 	cmp.w	r8, #0
 8010732:	ddea      	ble.n	801070a <__sflush_r+0xae>
 8010734:	4643      	mov	r3, r8
 8010736:	463a      	mov	r2, r7
 8010738:	6a21      	ldr	r1, [r4, #32]
 801073a:	4628      	mov	r0, r5
 801073c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801073e:	47b0      	blx	r6
 8010740:	2800      	cmp	r0, #0
 8010742:	dc08      	bgt.n	8010756 <__sflush_r+0xfa>
 8010744:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010748:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801074c:	f04f 30ff 	mov.w	r0, #4294967295
 8010750:	81a3      	strh	r3, [r4, #12]
 8010752:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010756:	4407      	add	r7, r0
 8010758:	eba8 0800 	sub.w	r8, r8, r0
 801075c:	e7e7      	b.n	801072e <__sflush_r+0xd2>
 801075e:	bf00      	nop
 8010760:	dfbffffe 	.word	0xdfbffffe

08010764 <_fflush_r>:
 8010764:	b538      	push	{r3, r4, r5, lr}
 8010766:	690b      	ldr	r3, [r1, #16]
 8010768:	4605      	mov	r5, r0
 801076a:	460c      	mov	r4, r1
 801076c:	b913      	cbnz	r3, 8010774 <_fflush_r+0x10>
 801076e:	2500      	movs	r5, #0
 8010770:	4628      	mov	r0, r5
 8010772:	bd38      	pop	{r3, r4, r5, pc}
 8010774:	b118      	cbz	r0, 801077e <_fflush_r+0x1a>
 8010776:	6a03      	ldr	r3, [r0, #32]
 8010778:	b90b      	cbnz	r3, 801077e <_fflush_r+0x1a>
 801077a:	f7fe fbc7 	bl	800ef0c <__sinit>
 801077e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010782:	2b00      	cmp	r3, #0
 8010784:	d0f3      	beq.n	801076e <_fflush_r+0xa>
 8010786:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010788:	07d0      	lsls	r0, r2, #31
 801078a:	d404      	bmi.n	8010796 <_fflush_r+0x32>
 801078c:	0599      	lsls	r1, r3, #22
 801078e:	d402      	bmi.n	8010796 <_fflush_r+0x32>
 8010790:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010792:	f7fe fd20 	bl	800f1d6 <__retarget_lock_acquire_recursive>
 8010796:	4628      	mov	r0, r5
 8010798:	4621      	mov	r1, r4
 801079a:	f7ff ff5f 	bl	801065c <__sflush_r>
 801079e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80107a0:	4605      	mov	r5, r0
 80107a2:	07da      	lsls	r2, r3, #31
 80107a4:	d4e4      	bmi.n	8010770 <_fflush_r+0xc>
 80107a6:	89a3      	ldrh	r3, [r4, #12]
 80107a8:	059b      	lsls	r3, r3, #22
 80107aa:	d4e1      	bmi.n	8010770 <_fflush_r+0xc>
 80107ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80107ae:	f7fe fd13 	bl	800f1d8 <__retarget_lock_release_recursive>
 80107b2:	e7dd      	b.n	8010770 <_fflush_r+0xc>

080107b4 <__assert_func>:
 80107b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80107b6:	4614      	mov	r4, r2
 80107b8:	461a      	mov	r2, r3
 80107ba:	4b09      	ldr	r3, [pc, #36]	@ (80107e0 <__assert_func+0x2c>)
 80107bc:	4605      	mov	r5, r0
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	68d8      	ldr	r0, [r3, #12]
 80107c2:	b954      	cbnz	r4, 80107da <__assert_func+0x26>
 80107c4:	4b07      	ldr	r3, [pc, #28]	@ (80107e4 <__assert_func+0x30>)
 80107c6:	461c      	mov	r4, r3
 80107c8:	9100      	str	r1, [sp, #0]
 80107ca:	4907      	ldr	r1, [pc, #28]	@ (80107e8 <__assert_func+0x34>)
 80107cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80107d0:	462b      	mov	r3, r5
 80107d2:	f000 f841 	bl	8010858 <fiprintf>
 80107d6:	f7fd fd65 	bl	800e2a4 <abort>
 80107da:	4b04      	ldr	r3, [pc, #16]	@ (80107ec <__assert_func+0x38>)
 80107dc:	e7f4      	b.n	80107c8 <__assert_func+0x14>
 80107de:	bf00      	nop
 80107e0:	20000018 	.word	0x20000018
 80107e4:	08011335 	.word	0x08011335
 80107e8:	08011307 	.word	0x08011307
 80107ec:	080112fa 	.word	0x080112fa

080107f0 <_calloc_r>:
 80107f0:	b570      	push	{r4, r5, r6, lr}
 80107f2:	fba1 5402 	umull	r5, r4, r1, r2
 80107f6:	b93c      	cbnz	r4, 8010808 <_calloc_r+0x18>
 80107f8:	4629      	mov	r1, r5
 80107fa:	f7fd fd91 	bl	800e320 <_malloc_r>
 80107fe:	4606      	mov	r6, r0
 8010800:	b928      	cbnz	r0, 801080e <_calloc_r+0x1e>
 8010802:	2600      	movs	r6, #0
 8010804:	4630      	mov	r0, r6
 8010806:	bd70      	pop	{r4, r5, r6, pc}
 8010808:	220c      	movs	r2, #12
 801080a:	6002      	str	r2, [r0, #0]
 801080c:	e7f9      	b.n	8010802 <_calloc_r+0x12>
 801080e:	462a      	mov	r2, r5
 8010810:	4621      	mov	r1, r4
 8010812:	f7fe fc0e 	bl	800f032 <memset>
 8010816:	e7f5      	b.n	8010804 <_calloc_r+0x14>

08010818 <__ascii_mbtowc>:
 8010818:	b082      	sub	sp, #8
 801081a:	b901      	cbnz	r1, 801081e <__ascii_mbtowc+0x6>
 801081c:	a901      	add	r1, sp, #4
 801081e:	b142      	cbz	r2, 8010832 <__ascii_mbtowc+0x1a>
 8010820:	b14b      	cbz	r3, 8010836 <__ascii_mbtowc+0x1e>
 8010822:	7813      	ldrb	r3, [r2, #0]
 8010824:	600b      	str	r3, [r1, #0]
 8010826:	7812      	ldrb	r2, [r2, #0]
 8010828:	1e10      	subs	r0, r2, #0
 801082a:	bf18      	it	ne
 801082c:	2001      	movne	r0, #1
 801082e:	b002      	add	sp, #8
 8010830:	4770      	bx	lr
 8010832:	4610      	mov	r0, r2
 8010834:	e7fb      	b.n	801082e <__ascii_mbtowc+0x16>
 8010836:	f06f 0001 	mvn.w	r0, #1
 801083a:	e7f8      	b.n	801082e <__ascii_mbtowc+0x16>

0801083c <__ascii_wctomb>:
 801083c:	4603      	mov	r3, r0
 801083e:	4608      	mov	r0, r1
 8010840:	b141      	cbz	r1, 8010854 <__ascii_wctomb+0x18>
 8010842:	2aff      	cmp	r2, #255	@ 0xff
 8010844:	d904      	bls.n	8010850 <__ascii_wctomb+0x14>
 8010846:	228a      	movs	r2, #138	@ 0x8a
 8010848:	f04f 30ff 	mov.w	r0, #4294967295
 801084c:	601a      	str	r2, [r3, #0]
 801084e:	4770      	bx	lr
 8010850:	2001      	movs	r0, #1
 8010852:	700a      	strb	r2, [r1, #0]
 8010854:	4770      	bx	lr
	...

08010858 <fiprintf>:
 8010858:	b40e      	push	{r1, r2, r3}
 801085a:	b503      	push	{r0, r1, lr}
 801085c:	ab03      	add	r3, sp, #12
 801085e:	4601      	mov	r1, r0
 8010860:	4805      	ldr	r0, [pc, #20]	@ (8010878 <fiprintf+0x20>)
 8010862:	f853 2b04 	ldr.w	r2, [r3], #4
 8010866:	6800      	ldr	r0, [r0, #0]
 8010868:	9301      	str	r3, [sp, #4]
 801086a:	f000 f831 	bl	80108d0 <_vfiprintf_r>
 801086e:	b002      	add	sp, #8
 8010870:	f85d eb04 	ldr.w	lr, [sp], #4
 8010874:	b003      	add	sp, #12
 8010876:	4770      	bx	lr
 8010878:	20000018 	.word	0x20000018

0801087c <__sfputc_r>:
 801087c:	6893      	ldr	r3, [r2, #8]
 801087e:	3b01      	subs	r3, #1
 8010880:	2b00      	cmp	r3, #0
 8010882:	6093      	str	r3, [r2, #8]
 8010884:	b410      	push	{r4}
 8010886:	da08      	bge.n	801089a <__sfputc_r+0x1e>
 8010888:	6994      	ldr	r4, [r2, #24]
 801088a:	42a3      	cmp	r3, r4
 801088c:	db01      	blt.n	8010892 <__sfputc_r+0x16>
 801088e:	290a      	cmp	r1, #10
 8010890:	d103      	bne.n	801089a <__sfputc_r+0x1e>
 8010892:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010896:	f000 b933 	b.w	8010b00 <__swbuf_r>
 801089a:	6813      	ldr	r3, [r2, #0]
 801089c:	1c58      	adds	r0, r3, #1
 801089e:	6010      	str	r0, [r2, #0]
 80108a0:	4608      	mov	r0, r1
 80108a2:	7019      	strb	r1, [r3, #0]
 80108a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80108a8:	4770      	bx	lr

080108aa <__sfputs_r>:
 80108aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108ac:	4606      	mov	r6, r0
 80108ae:	460f      	mov	r7, r1
 80108b0:	4614      	mov	r4, r2
 80108b2:	18d5      	adds	r5, r2, r3
 80108b4:	42ac      	cmp	r4, r5
 80108b6:	d101      	bne.n	80108bc <__sfputs_r+0x12>
 80108b8:	2000      	movs	r0, #0
 80108ba:	e007      	b.n	80108cc <__sfputs_r+0x22>
 80108bc:	463a      	mov	r2, r7
 80108be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80108c2:	4630      	mov	r0, r6
 80108c4:	f7ff ffda 	bl	801087c <__sfputc_r>
 80108c8:	1c43      	adds	r3, r0, #1
 80108ca:	d1f3      	bne.n	80108b4 <__sfputs_r+0xa>
 80108cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080108d0 <_vfiprintf_r>:
 80108d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108d4:	460d      	mov	r5, r1
 80108d6:	b09d      	sub	sp, #116	@ 0x74
 80108d8:	4614      	mov	r4, r2
 80108da:	4698      	mov	r8, r3
 80108dc:	4606      	mov	r6, r0
 80108de:	b118      	cbz	r0, 80108e8 <_vfiprintf_r+0x18>
 80108e0:	6a03      	ldr	r3, [r0, #32]
 80108e2:	b90b      	cbnz	r3, 80108e8 <_vfiprintf_r+0x18>
 80108e4:	f7fe fb12 	bl	800ef0c <__sinit>
 80108e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80108ea:	07d9      	lsls	r1, r3, #31
 80108ec:	d405      	bmi.n	80108fa <_vfiprintf_r+0x2a>
 80108ee:	89ab      	ldrh	r3, [r5, #12]
 80108f0:	059a      	lsls	r2, r3, #22
 80108f2:	d402      	bmi.n	80108fa <_vfiprintf_r+0x2a>
 80108f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80108f6:	f7fe fc6e 	bl	800f1d6 <__retarget_lock_acquire_recursive>
 80108fa:	89ab      	ldrh	r3, [r5, #12]
 80108fc:	071b      	lsls	r3, r3, #28
 80108fe:	d501      	bpl.n	8010904 <_vfiprintf_r+0x34>
 8010900:	692b      	ldr	r3, [r5, #16]
 8010902:	b99b      	cbnz	r3, 801092c <_vfiprintf_r+0x5c>
 8010904:	4629      	mov	r1, r5
 8010906:	4630      	mov	r0, r6
 8010908:	f000 f938 	bl	8010b7c <__swsetup_r>
 801090c:	b170      	cbz	r0, 801092c <_vfiprintf_r+0x5c>
 801090e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010910:	07dc      	lsls	r4, r3, #31
 8010912:	d504      	bpl.n	801091e <_vfiprintf_r+0x4e>
 8010914:	f04f 30ff 	mov.w	r0, #4294967295
 8010918:	b01d      	add	sp, #116	@ 0x74
 801091a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801091e:	89ab      	ldrh	r3, [r5, #12]
 8010920:	0598      	lsls	r0, r3, #22
 8010922:	d4f7      	bmi.n	8010914 <_vfiprintf_r+0x44>
 8010924:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010926:	f7fe fc57 	bl	800f1d8 <__retarget_lock_release_recursive>
 801092a:	e7f3      	b.n	8010914 <_vfiprintf_r+0x44>
 801092c:	2300      	movs	r3, #0
 801092e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010932:	f04f 0901 	mov.w	r9, #1
 8010936:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8010aec <_vfiprintf_r+0x21c>
 801093a:	9309      	str	r3, [sp, #36]	@ 0x24
 801093c:	2320      	movs	r3, #32
 801093e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010942:	2330      	movs	r3, #48	@ 0x30
 8010944:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010948:	4623      	mov	r3, r4
 801094a:	469a      	mov	sl, r3
 801094c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010950:	b10a      	cbz	r2, 8010956 <_vfiprintf_r+0x86>
 8010952:	2a25      	cmp	r2, #37	@ 0x25
 8010954:	d1f9      	bne.n	801094a <_vfiprintf_r+0x7a>
 8010956:	ebba 0b04 	subs.w	fp, sl, r4
 801095a:	d00b      	beq.n	8010974 <_vfiprintf_r+0xa4>
 801095c:	465b      	mov	r3, fp
 801095e:	4622      	mov	r2, r4
 8010960:	4629      	mov	r1, r5
 8010962:	4630      	mov	r0, r6
 8010964:	f7ff ffa1 	bl	80108aa <__sfputs_r>
 8010968:	3001      	adds	r0, #1
 801096a:	f000 80a7 	beq.w	8010abc <_vfiprintf_r+0x1ec>
 801096e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010970:	445a      	add	r2, fp
 8010972:	9209      	str	r2, [sp, #36]	@ 0x24
 8010974:	f89a 3000 	ldrb.w	r3, [sl]
 8010978:	2b00      	cmp	r3, #0
 801097a:	f000 809f 	beq.w	8010abc <_vfiprintf_r+0x1ec>
 801097e:	2300      	movs	r3, #0
 8010980:	f04f 32ff 	mov.w	r2, #4294967295
 8010984:	f10a 0a01 	add.w	sl, sl, #1
 8010988:	9304      	str	r3, [sp, #16]
 801098a:	9307      	str	r3, [sp, #28]
 801098c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010990:	931a      	str	r3, [sp, #104]	@ 0x68
 8010992:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010996:	4654      	mov	r4, sl
 8010998:	2205      	movs	r2, #5
 801099a:	4854      	ldr	r0, [pc, #336]	@ (8010aec <_vfiprintf_r+0x21c>)
 801099c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80109a0:	f7fe fc1b 	bl	800f1da <memchr>
 80109a4:	9a04      	ldr	r2, [sp, #16]
 80109a6:	b9d8      	cbnz	r0, 80109e0 <_vfiprintf_r+0x110>
 80109a8:	06d1      	lsls	r1, r2, #27
 80109aa:	bf44      	itt	mi
 80109ac:	2320      	movmi	r3, #32
 80109ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80109b2:	0713      	lsls	r3, r2, #28
 80109b4:	bf44      	itt	mi
 80109b6:	232b      	movmi	r3, #43	@ 0x2b
 80109b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80109bc:	f89a 3000 	ldrb.w	r3, [sl]
 80109c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80109c2:	d015      	beq.n	80109f0 <_vfiprintf_r+0x120>
 80109c4:	9a07      	ldr	r2, [sp, #28]
 80109c6:	4654      	mov	r4, sl
 80109c8:	2000      	movs	r0, #0
 80109ca:	f04f 0c0a 	mov.w	ip, #10
 80109ce:	4621      	mov	r1, r4
 80109d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80109d4:	3b30      	subs	r3, #48	@ 0x30
 80109d6:	2b09      	cmp	r3, #9
 80109d8:	d94b      	bls.n	8010a72 <_vfiprintf_r+0x1a2>
 80109da:	b1b0      	cbz	r0, 8010a0a <_vfiprintf_r+0x13a>
 80109dc:	9207      	str	r2, [sp, #28]
 80109de:	e014      	b.n	8010a0a <_vfiprintf_r+0x13a>
 80109e0:	eba0 0308 	sub.w	r3, r0, r8
 80109e4:	46a2      	mov	sl, r4
 80109e6:	fa09 f303 	lsl.w	r3, r9, r3
 80109ea:	4313      	orrs	r3, r2
 80109ec:	9304      	str	r3, [sp, #16]
 80109ee:	e7d2      	b.n	8010996 <_vfiprintf_r+0xc6>
 80109f0:	9b03      	ldr	r3, [sp, #12]
 80109f2:	1d19      	adds	r1, r3, #4
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	9103      	str	r1, [sp, #12]
 80109fa:	bfbb      	ittet	lt
 80109fc:	425b      	neglt	r3, r3
 80109fe:	f042 0202 	orrlt.w	r2, r2, #2
 8010a02:	9307      	strge	r3, [sp, #28]
 8010a04:	9307      	strlt	r3, [sp, #28]
 8010a06:	bfb8      	it	lt
 8010a08:	9204      	strlt	r2, [sp, #16]
 8010a0a:	7823      	ldrb	r3, [r4, #0]
 8010a0c:	2b2e      	cmp	r3, #46	@ 0x2e
 8010a0e:	d10a      	bne.n	8010a26 <_vfiprintf_r+0x156>
 8010a10:	7863      	ldrb	r3, [r4, #1]
 8010a12:	2b2a      	cmp	r3, #42	@ 0x2a
 8010a14:	d132      	bne.n	8010a7c <_vfiprintf_r+0x1ac>
 8010a16:	9b03      	ldr	r3, [sp, #12]
 8010a18:	3402      	adds	r4, #2
 8010a1a:	1d1a      	adds	r2, r3, #4
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010a22:	9203      	str	r2, [sp, #12]
 8010a24:	9305      	str	r3, [sp, #20]
 8010a26:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010afc <_vfiprintf_r+0x22c>
 8010a2a:	2203      	movs	r2, #3
 8010a2c:	7821      	ldrb	r1, [r4, #0]
 8010a2e:	4650      	mov	r0, sl
 8010a30:	f7fe fbd3 	bl	800f1da <memchr>
 8010a34:	b138      	cbz	r0, 8010a46 <_vfiprintf_r+0x176>
 8010a36:	eba0 000a 	sub.w	r0, r0, sl
 8010a3a:	2240      	movs	r2, #64	@ 0x40
 8010a3c:	9b04      	ldr	r3, [sp, #16]
 8010a3e:	3401      	adds	r4, #1
 8010a40:	4082      	lsls	r2, r0
 8010a42:	4313      	orrs	r3, r2
 8010a44:	9304      	str	r3, [sp, #16]
 8010a46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a4a:	2206      	movs	r2, #6
 8010a4c:	4828      	ldr	r0, [pc, #160]	@ (8010af0 <_vfiprintf_r+0x220>)
 8010a4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010a52:	f7fe fbc2 	bl	800f1da <memchr>
 8010a56:	2800      	cmp	r0, #0
 8010a58:	d03f      	beq.n	8010ada <_vfiprintf_r+0x20a>
 8010a5a:	4b26      	ldr	r3, [pc, #152]	@ (8010af4 <_vfiprintf_r+0x224>)
 8010a5c:	bb1b      	cbnz	r3, 8010aa6 <_vfiprintf_r+0x1d6>
 8010a5e:	9b03      	ldr	r3, [sp, #12]
 8010a60:	3307      	adds	r3, #7
 8010a62:	f023 0307 	bic.w	r3, r3, #7
 8010a66:	3308      	adds	r3, #8
 8010a68:	9303      	str	r3, [sp, #12]
 8010a6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a6c:	443b      	add	r3, r7
 8010a6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a70:	e76a      	b.n	8010948 <_vfiprintf_r+0x78>
 8010a72:	fb0c 3202 	mla	r2, ip, r2, r3
 8010a76:	460c      	mov	r4, r1
 8010a78:	2001      	movs	r0, #1
 8010a7a:	e7a8      	b.n	80109ce <_vfiprintf_r+0xfe>
 8010a7c:	2300      	movs	r3, #0
 8010a7e:	3401      	adds	r4, #1
 8010a80:	f04f 0c0a 	mov.w	ip, #10
 8010a84:	4619      	mov	r1, r3
 8010a86:	9305      	str	r3, [sp, #20]
 8010a88:	4620      	mov	r0, r4
 8010a8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010a8e:	3a30      	subs	r2, #48	@ 0x30
 8010a90:	2a09      	cmp	r2, #9
 8010a92:	d903      	bls.n	8010a9c <_vfiprintf_r+0x1cc>
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d0c6      	beq.n	8010a26 <_vfiprintf_r+0x156>
 8010a98:	9105      	str	r1, [sp, #20]
 8010a9a:	e7c4      	b.n	8010a26 <_vfiprintf_r+0x156>
 8010a9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010aa0:	4604      	mov	r4, r0
 8010aa2:	2301      	movs	r3, #1
 8010aa4:	e7f0      	b.n	8010a88 <_vfiprintf_r+0x1b8>
 8010aa6:	ab03      	add	r3, sp, #12
 8010aa8:	462a      	mov	r2, r5
 8010aaa:	a904      	add	r1, sp, #16
 8010aac:	4630      	mov	r0, r6
 8010aae:	9300      	str	r3, [sp, #0]
 8010ab0:	4b11      	ldr	r3, [pc, #68]	@ (8010af8 <_vfiprintf_r+0x228>)
 8010ab2:	f7fd fde3 	bl	800e67c <_printf_float>
 8010ab6:	4607      	mov	r7, r0
 8010ab8:	1c78      	adds	r0, r7, #1
 8010aba:	d1d6      	bne.n	8010a6a <_vfiprintf_r+0x19a>
 8010abc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010abe:	07d9      	lsls	r1, r3, #31
 8010ac0:	d405      	bmi.n	8010ace <_vfiprintf_r+0x1fe>
 8010ac2:	89ab      	ldrh	r3, [r5, #12]
 8010ac4:	059a      	lsls	r2, r3, #22
 8010ac6:	d402      	bmi.n	8010ace <_vfiprintf_r+0x1fe>
 8010ac8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010aca:	f7fe fb85 	bl	800f1d8 <__retarget_lock_release_recursive>
 8010ace:	89ab      	ldrh	r3, [r5, #12]
 8010ad0:	065b      	lsls	r3, r3, #25
 8010ad2:	f53f af1f 	bmi.w	8010914 <_vfiprintf_r+0x44>
 8010ad6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010ad8:	e71e      	b.n	8010918 <_vfiprintf_r+0x48>
 8010ada:	ab03      	add	r3, sp, #12
 8010adc:	462a      	mov	r2, r5
 8010ade:	a904      	add	r1, sp, #16
 8010ae0:	4630      	mov	r0, r6
 8010ae2:	9300      	str	r3, [sp, #0]
 8010ae4:	4b04      	ldr	r3, [pc, #16]	@ (8010af8 <_vfiprintf_r+0x228>)
 8010ae6:	f7fe f865 	bl	800ebb4 <_printf_i>
 8010aea:	e7e4      	b.n	8010ab6 <_vfiprintf_r+0x1e6>
 8010aec:	08011336 	.word	0x08011336
 8010af0:	08011340 	.word	0x08011340
 8010af4:	0800e67d 	.word	0x0800e67d
 8010af8:	080108ab 	.word	0x080108ab
 8010afc:	0801133c 	.word	0x0801133c

08010b00 <__swbuf_r>:
 8010b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b02:	460e      	mov	r6, r1
 8010b04:	4614      	mov	r4, r2
 8010b06:	4605      	mov	r5, r0
 8010b08:	b118      	cbz	r0, 8010b12 <__swbuf_r+0x12>
 8010b0a:	6a03      	ldr	r3, [r0, #32]
 8010b0c:	b90b      	cbnz	r3, 8010b12 <__swbuf_r+0x12>
 8010b0e:	f7fe f9fd 	bl	800ef0c <__sinit>
 8010b12:	69a3      	ldr	r3, [r4, #24]
 8010b14:	60a3      	str	r3, [r4, #8]
 8010b16:	89a3      	ldrh	r3, [r4, #12]
 8010b18:	071a      	lsls	r2, r3, #28
 8010b1a:	d501      	bpl.n	8010b20 <__swbuf_r+0x20>
 8010b1c:	6923      	ldr	r3, [r4, #16]
 8010b1e:	b943      	cbnz	r3, 8010b32 <__swbuf_r+0x32>
 8010b20:	4621      	mov	r1, r4
 8010b22:	4628      	mov	r0, r5
 8010b24:	f000 f82a 	bl	8010b7c <__swsetup_r>
 8010b28:	b118      	cbz	r0, 8010b32 <__swbuf_r+0x32>
 8010b2a:	f04f 37ff 	mov.w	r7, #4294967295
 8010b2e:	4638      	mov	r0, r7
 8010b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010b32:	6823      	ldr	r3, [r4, #0]
 8010b34:	b2f6      	uxtb	r6, r6
 8010b36:	6922      	ldr	r2, [r4, #16]
 8010b38:	4637      	mov	r7, r6
 8010b3a:	1a98      	subs	r0, r3, r2
 8010b3c:	6963      	ldr	r3, [r4, #20]
 8010b3e:	4283      	cmp	r3, r0
 8010b40:	dc05      	bgt.n	8010b4e <__swbuf_r+0x4e>
 8010b42:	4621      	mov	r1, r4
 8010b44:	4628      	mov	r0, r5
 8010b46:	f7ff fe0d 	bl	8010764 <_fflush_r>
 8010b4a:	2800      	cmp	r0, #0
 8010b4c:	d1ed      	bne.n	8010b2a <__swbuf_r+0x2a>
 8010b4e:	68a3      	ldr	r3, [r4, #8]
 8010b50:	3b01      	subs	r3, #1
 8010b52:	60a3      	str	r3, [r4, #8]
 8010b54:	6823      	ldr	r3, [r4, #0]
 8010b56:	1c5a      	adds	r2, r3, #1
 8010b58:	6022      	str	r2, [r4, #0]
 8010b5a:	701e      	strb	r6, [r3, #0]
 8010b5c:	1c43      	adds	r3, r0, #1
 8010b5e:	6962      	ldr	r2, [r4, #20]
 8010b60:	429a      	cmp	r2, r3
 8010b62:	d004      	beq.n	8010b6e <__swbuf_r+0x6e>
 8010b64:	89a3      	ldrh	r3, [r4, #12]
 8010b66:	07db      	lsls	r3, r3, #31
 8010b68:	d5e1      	bpl.n	8010b2e <__swbuf_r+0x2e>
 8010b6a:	2e0a      	cmp	r6, #10
 8010b6c:	d1df      	bne.n	8010b2e <__swbuf_r+0x2e>
 8010b6e:	4621      	mov	r1, r4
 8010b70:	4628      	mov	r0, r5
 8010b72:	f7ff fdf7 	bl	8010764 <_fflush_r>
 8010b76:	2800      	cmp	r0, #0
 8010b78:	d0d9      	beq.n	8010b2e <__swbuf_r+0x2e>
 8010b7a:	e7d6      	b.n	8010b2a <__swbuf_r+0x2a>

08010b7c <__swsetup_r>:
 8010b7c:	b538      	push	{r3, r4, r5, lr}
 8010b7e:	4b29      	ldr	r3, [pc, #164]	@ (8010c24 <__swsetup_r+0xa8>)
 8010b80:	4605      	mov	r5, r0
 8010b82:	460c      	mov	r4, r1
 8010b84:	6818      	ldr	r0, [r3, #0]
 8010b86:	b118      	cbz	r0, 8010b90 <__swsetup_r+0x14>
 8010b88:	6a03      	ldr	r3, [r0, #32]
 8010b8a:	b90b      	cbnz	r3, 8010b90 <__swsetup_r+0x14>
 8010b8c:	f7fe f9be 	bl	800ef0c <__sinit>
 8010b90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b94:	0719      	lsls	r1, r3, #28
 8010b96:	d422      	bmi.n	8010bde <__swsetup_r+0x62>
 8010b98:	06da      	lsls	r2, r3, #27
 8010b9a:	d407      	bmi.n	8010bac <__swsetup_r+0x30>
 8010b9c:	2209      	movs	r2, #9
 8010b9e:	602a      	str	r2, [r5, #0]
 8010ba0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ba8:	81a3      	strh	r3, [r4, #12]
 8010baa:	e033      	b.n	8010c14 <__swsetup_r+0x98>
 8010bac:	0758      	lsls	r0, r3, #29
 8010bae:	d512      	bpl.n	8010bd6 <__swsetup_r+0x5a>
 8010bb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010bb2:	b141      	cbz	r1, 8010bc6 <__swsetup_r+0x4a>
 8010bb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010bb8:	4299      	cmp	r1, r3
 8010bba:	d002      	beq.n	8010bc2 <__swsetup_r+0x46>
 8010bbc:	4628      	mov	r0, r5
 8010bbe:	f7ff f97b 	bl	800feb8 <_free_r>
 8010bc2:	2300      	movs	r3, #0
 8010bc4:	6363      	str	r3, [r4, #52]	@ 0x34
 8010bc6:	89a3      	ldrh	r3, [r4, #12]
 8010bc8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010bcc:	81a3      	strh	r3, [r4, #12]
 8010bce:	2300      	movs	r3, #0
 8010bd0:	6063      	str	r3, [r4, #4]
 8010bd2:	6923      	ldr	r3, [r4, #16]
 8010bd4:	6023      	str	r3, [r4, #0]
 8010bd6:	89a3      	ldrh	r3, [r4, #12]
 8010bd8:	f043 0308 	orr.w	r3, r3, #8
 8010bdc:	81a3      	strh	r3, [r4, #12]
 8010bde:	6923      	ldr	r3, [r4, #16]
 8010be0:	b94b      	cbnz	r3, 8010bf6 <__swsetup_r+0x7a>
 8010be2:	89a3      	ldrh	r3, [r4, #12]
 8010be4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010be8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010bec:	d003      	beq.n	8010bf6 <__swsetup_r+0x7a>
 8010bee:	4621      	mov	r1, r4
 8010bf0:	4628      	mov	r0, r5
 8010bf2:	f000 f83e 	bl	8010c72 <__smakebuf_r>
 8010bf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010bfa:	f013 0201 	ands.w	r2, r3, #1
 8010bfe:	d00a      	beq.n	8010c16 <__swsetup_r+0x9a>
 8010c00:	2200      	movs	r2, #0
 8010c02:	60a2      	str	r2, [r4, #8]
 8010c04:	6962      	ldr	r2, [r4, #20]
 8010c06:	4252      	negs	r2, r2
 8010c08:	61a2      	str	r2, [r4, #24]
 8010c0a:	6922      	ldr	r2, [r4, #16]
 8010c0c:	b942      	cbnz	r2, 8010c20 <__swsetup_r+0xa4>
 8010c0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010c12:	d1c5      	bne.n	8010ba0 <__swsetup_r+0x24>
 8010c14:	bd38      	pop	{r3, r4, r5, pc}
 8010c16:	0799      	lsls	r1, r3, #30
 8010c18:	bf58      	it	pl
 8010c1a:	6962      	ldrpl	r2, [r4, #20]
 8010c1c:	60a2      	str	r2, [r4, #8]
 8010c1e:	e7f4      	b.n	8010c0a <__swsetup_r+0x8e>
 8010c20:	2000      	movs	r0, #0
 8010c22:	e7f7      	b.n	8010c14 <__swsetup_r+0x98>
 8010c24:	20000018 	.word	0x20000018

08010c28 <__swhatbuf_r>:
 8010c28:	b570      	push	{r4, r5, r6, lr}
 8010c2a:	460c      	mov	r4, r1
 8010c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010c30:	b096      	sub	sp, #88	@ 0x58
 8010c32:	4615      	mov	r5, r2
 8010c34:	2900      	cmp	r1, #0
 8010c36:	461e      	mov	r6, r3
 8010c38:	da0c      	bge.n	8010c54 <__swhatbuf_r+0x2c>
 8010c3a:	89a3      	ldrh	r3, [r4, #12]
 8010c3c:	2100      	movs	r1, #0
 8010c3e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010c42:	bf14      	ite	ne
 8010c44:	2340      	movne	r3, #64	@ 0x40
 8010c46:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010c4a:	2000      	movs	r0, #0
 8010c4c:	6031      	str	r1, [r6, #0]
 8010c4e:	602b      	str	r3, [r5, #0]
 8010c50:	b016      	add	sp, #88	@ 0x58
 8010c52:	bd70      	pop	{r4, r5, r6, pc}
 8010c54:	466a      	mov	r2, sp
 8010c56:	f000 f849 	bl	8010cec <_fstat_r>
 8010c5a:	2800      	cmp	r0, #0
 8010c5c:	dbed      	blt.n	8010c3a <__swhatbuf_r+0x12>
 8010c5e:	9901      	ldr	r1, [sp, #4]
 8010c60:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010c64:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010c68:	4259      	negs	r1, r3
 8010c6a:	4159      	adcs	r1, r3
 8010c6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c70:	e7eb      	b.n	8010c4a <__swhatbuf_r+0x22>

08010c72 <__smakebuf_r>:
 8010c72:	898b      	ldrh	r3, [r1, #12]
 8010c74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010c76:	079d      	lsls	r5, r3, #30
 8010c78:	4606      	mov	r6, r0
 8010c7a:	460c      	mov	r4, r1
 8010c7c:	d507      	bpl.n	8010c8e <__smakebuf_r+0x1c>
 8010c7e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010c82:	6023      	str	r3, [r4, #0]
 8010c84:	6123      	str	r3, [r4, #16]
 8010c86:	2301      	movs	r3, #1
 8010c88:	6163      	str	r3, [r4, #20]
 8010c8a:	b003      	add	sp, #12
 8010c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c8e:	ab01      	add	r3, sp, #4
 8010c90:	466a      	mov	r2, sp
 8010c92:	f7ff ffc9 	bl	8010c28 <__swhatbuf_r>
 8010c96:	9f00      	ldr	r7, [sp, #0]
 8010c98:	4605      	mov	r5, r0
 8010c9a:	4630      	mov	r0, r6
 8010c9c:	4639      	mov	r1, r7
 8010c9e:	f7fd fb3f 	bl	800e320 <_malloc_r>
 8010ca2:	b948      	cbnz	r0, 8010cb8 <__smakebuf_r+0x46>
 8010ca4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ca8:	059a      	lsls	r2, r3, #22
 8010caa:	d4ee      	bmi.n	8010c8a <__smakebuf_r+0x18>
 8010cac:	f023 0303 	bic.w	r3, r3, #3
 8010cb0:	f043 0302 	orr.w	r3, r3, #2
 8010cb4:	81a3      	strh	r3, [r4, #12]
 8010cb6:	e7e2      	b.n	8010c7e <__smakebuf_r+0xc>
 8010cb8:	89a3      	ldrh	r3, [r4, #12]
 8010cba:	6020      	str	r0, [r4, #0]
 8010cbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010cc0:	81a3      	strh	r3, [r4, #12]
 8010cc2:	9b01      	ldr	r3, [sp, #4]
 8010cc4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010cc8:	b15b      	cbz	r3, 8010ce2 <__smakebuf_r+0x70>
 8010cca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010cce:	4630      	mov	r0, r6
 8010cd0:	f000 f81e 	bl	8010d10 <_isatty_r>
 8010cd4:	b128      	cbz	r0, 8010ce2 <__smakebuf_r+0x70>
 8010cd6:	89a3      	ldrh	r3, [r4, #12]
 8010cd8:	f023 0303 	bic.w	r3, r3, #3
 8010cdc:	f043 0301 	orr.w	r3, r3, #1
 8010ce0:	81a3      	strh	r3, [r4, #12]
 8010ce2:	89a3      	ldrh	r3, [r4, #12]
 8010ce4:	431d      	orrs	r5, r3
 8010ce6:	81a5      	strh	r5, [r4, #12]
 8010ce8:	e7cf      	b.n	8010c8a <__smakebuf_r+0x18>
	...

08010cec <_fstat_r>:
 8010cec:	b538      	push	{r3, r4, r5, lr}
 8010cee:	2300      	movs	r3, #0
 8010cf0:	4d06      	ldr	r5, [pc, #24]	@ (8010d0c <_fstat_r+0x20>)
 8010cf2:	4604      	mov	r4, r0
 8010cf4:	4608      	mov	r0, r1
 8010cf6:	4611      	mov	r1, r2
 8010cf8:	602b      	str	r3, [r5, #0]
 8010cfa:	f7f2 fe41 	bl	8003980 <_fstat>
 8010cfe:	1c43      	adds	r3, r0, #1
 8010d00:	d102      	bne.n	8010d08 <_fstat_r+0x1c>
 8010d02:	682b      	ldr	r3, [r5, #0]
 8010d04:	b103      	cbz	r3, 8010d08 <_fstat_r+0x1c>
 8010d06:	6023      	str	r3, [r4, #0]
 8010d08:	bd38      	pop	{r3, r4, r5, pc}
 8010d0a:	bf00      	nop
 8010d0c:	200004b8 	.word	0x200004b8

08010d10 <_isatty_r>:
 8010d10:	b538      	push	{r3, r4, r5, lr}
 8010d12:	2300      	movs	r3, #0
 8010d14:	4d05      	ldr	r5, [pc, #20]	@ (8010d2c <_isatty_r+0x1c>)
 8010d16:	4604      	mov	r4, r0
 8010d18:	4608      	mov	r0, r1
 8010d1a:	602b      	str	r3, [r5, #0]
 8010d1c:	f7f2 fe40 	bl	80039a0 <_isatty>
 8010d20:	1c43      	adds	r3, r0, #1
 8010d22:	d102      	bne.n	8010d2a <_isatty_r+0x1a>
 8010d24:	682b      	ldr	r3, [r5, #0]
 8010d26:	b103      	cbz	r3, 8010d2a <_isatty_r+0x1a>
 8010d28:	6023      	str	r3, [r4, #0]
 8010d2a:	bd38      	pop	{r3, r4, r5, pc}
 8010d2c:	200004b8 	.word	0x200004b8

08010d30 <_init>:
 8010d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d32:	bf00      	nop
 8010d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010d36:	bc08      	pop	{r3}
 8010d38:	469e      	mov	lr, r3
 8010d3a:	4770      	bx	lr

08010d3c <_fini>:
 8010d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d3e:	bf00      	nop
 8010d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010d42:	bc08      	pop	{r3}
 8010d44:	469e      	mov	lr, r3
 8010d46:	4770      	bx	lr
