// Seed: 175509717
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout reg id_5;
  inout reg id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(*) begin : LABEL_0
    id_4 = -1 - -1;
  end
  always_ff @(*)
    if (~-1) begin : LABEL_1
      id_5 <= -1;
      disable id_7;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  bit id_5;
  ;
  id_6 :
  assert property (@(posedge (-1)) 1)
  else $clog2(63);
  ;
  localparam id_7 = -1 == 1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_5,
      id_5,
      id_6
  );
  always_ff @(posedge 1) begin : LABEL_0
    id_5 <= id_4;
  end
endmodule
