# ï¿½ VHDL LAN Packet Switch (CRC-32 + FSM Based)

This repository contains the final project for the **Computer Architecture** course at [Iran University of Science and Technology (IUST)](https://www.iust.ac.ir/) in Spring 1404 (Persian calendar, 2025), taught by Professor [Amir Mahdi Hosseini Monazzah](https://webpages.iust.ac.ir/monazzah/).

A configurable LAN packet switch implemented in VHDL, featuring CRC-32 error checking and finite state machine (FSM) based packet processing. this project demonstrates modular hardware design principles for network packet routing.

## ğŸ“Œ Project Overview

The system processes serial network packets with the following workflow:
1. Parses destination/source MAC addresses (48-bit)
2. Extracts data length (10-bit) and payload
3. Validates packet integrity using CRC-32
4. Routes packets via a static lookup table

**Core Components:**
| Module | Purpose |
|--------|---------|
| `packet_handler.vhdl` | Main FSM controller |
| `crc32.vhdl` | CRC-32 computation/verification |
| `setting.vhdl` | 16-entry routing table |
| `tb_crc32_calculator.vhdl` | CRC module testbench |
| Python Scripts | CRC generation/validation |

---

## âš™ï¸ Toolchain
- **HDL**: VHDL-2008
- **Simulation**: Xilinx ISE Design Suite  
  *(Windows 10 VM required - not Win11 compatible)*
- **Testing**: Python 3.x (CRC validation scripts)

---

## ğŸ›ï¸ Finite State Machine Diagram
```mermaid
stateDiagram-v2
    [*] --> WAITING
    WAITING --> READ_DEST: Start bit
    READ_DEST --> READ_SRC
    READ_SRC --> READ_LEN
    READ_LEN --> READ_DATA
    READ_DATA --> READ_CRC
    READ_CRC --> VERIFY_CRC
    VERIFY_CRC --> ROUTE_LOOKUP: CRC Valid
    VERIFY_CRC --> DISCARD: CRC Invalid
    ROUTE_LOOKUP --> SEND_DATA: MAC Match
    ROUTE_LOOKUP --> DISCARD: No Match
    SEND_DATA --> WAITING
    DISCARD --> WAITING
```

---

## ğŸ“¦ Repository Structure
```
.
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ crc32.vhdl              # CRC computation core
â”‚   â”œâ”€â”€ main_switch.vhdl        # Top-level entity
â”‚   â”œâ”€â”€ packet_handler.vhdl     # FSM implementation
â”‚   â””â”€â”€ setting.vhdl            # Routing table
â”œâ”€â”€ test/
â”‚   â”œâ”€â”€ tb_crc32_calculator.vhdl
â”‚   â””â”€â”€ python/
â”‚       â”œâ”€â”€ crcGen.py           # Test vector generator
â”‚       â””â”€â”€ crcReciever.py      # Stream validator
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ Ù¾Ø±ÙˆÚ˜Ù‡ Ø¯Ø±Ø³ Ù…Ø¹Ù…Ø§Ø±ÛŒ Ú©Ø§Ù…Ù¾ÛŒÙˆØªØ±.pdf
â””â”€â”€ simulations/                # Waveform captures
```

---

## ğŸš€ Implementation Guide

### Simulation (Xilinx ISE)
1. Create new project targeting your FPGA device
2. Import all VHDL files from `src/`
3. Run behavioral simulation:
   ```tcl
   isim force {clk 1} 0ns, 0 {5ns} -r 10ns
   run 1000ns
   ```

### Python Testing
```bash
# Generate test vectors
python3 test/python/crcGen.py -m "11010101" 

# Validate streams
python3 test/python/crcReciever.py -f test_input.bin
```

---

## ğŸ“Š Verification
See `simulations/` for:
- CRC calculation waveforms
- Packet routing timing diagrams
- Error case handling

---

## ğŸ‘¨â€ğŸ’» Author
- [Farzad Dehghan Manshadi]() 
- [Sourosh Ghaemi]()

