#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000027d3ba8b200 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale 0 0;
v0000027d3bb38500_0 .var "CLK", 0 0;
v0000027d3bb38dc0_0 .var "INSTRUCTION", 31 0;
v0000027d3bb38e60_0 .net "PC", 31 0, v0000027d3bb34330_0;  1 drivers
v0000027d3bb38f00_0 .var "RESET", 0 0;
v0000027d3bb39c20 .array "instr_mem", 0 1023, 7 0;
E_0000027d3ba811d0 .event anyedge, v0000027d3bacb310_0;
S_0000027d3ba4ca90 .scope module, "mycpu" "cpu" 2 53, 3 21 0, S_0000027d3ba8b200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
L_0000027d3ba7e550 .functor OR 1, v0000027d3bac9a10_0, v0000027d3bacb3b0_0, C4<0>, C4<0>;
v0000027d3bb33bb0_0 .net "ALUOP", 2 0, v0000027d3baca5f0_0;  1 drivers
v0000027d3bb34970_0 .net "ALURESULT", 7 0, v0000027d3ba88500_0;  1 drivers
v0000027d3bb33e30_0 .net "BRANCH", 1 0, v0000027d3baca730_0;  1 drivers
v0000027d3bb34c90_0 .net "CLK", 0 0, v0000027d3bb38500_0;  1 drivers
v0000027d3bb34dd0_0 .net "COMPOUT", 7 0, L_0000027d3bb39180;  1 drivers
v0000027d3bb34e70_0 .net "IMMEDIATE", 7 0, L_0000027d3bb39220;  1 drivers
v0000027d3bb34f10_0 .net "INSTRUCTION", 31 0, v0000027d3bb38dc0_0;  1 drivers
v0000027d3bb33070_0 .net "JUMP", 0 0, v0000027d3bac9a10_0;  1 drivers
v0000027d3bb334d0_0 .net "MUXOUT1", 7 0, v0000027d3baca7d0_0;  1 drivers
v0000027d3bb33430_0 .net "MUXOUT2", 7 0, v0000027d3bac9970_0;  1 drivers
v0000027d3bb33110_0 .net "MUXSELECT1", 0 0, v0000027d3bac9c90_0;  1 drivers
v0000027d3bb332f0_0 .net "MUXSELECT2", 0 0, v0000027d3baca410_0;  1 drivers
v0000027d3bb33890_0 .net "OPCODE", 7 0, L_0000027d3bb38fa0;  1 drivers
v0000027d3bb33250_0 .net "PC", 31 0, v0000027d3bb34330_0;  alias, 1 drivers
v0000027d3bb33390_0 .net "PCSELECT", 0 0, L_0000027d3ba7e550;  1 drivers
v0000027d3bb331b0_0 .net "PC_4", 31 0, L_0000027d3bb39040;  1 drivers
v0000027d3bb33930_0 .net "PC_NEXT", 31 0, v0000027d3baca370_0;  1 drivers
v0000027d3bb339d0_0 .net "PC_TARGET", 31 0, L_0000027d3bb392c0;  1 drivers
v0000027d3bb38be0_0 .net "REGOUT1", 7 0, L_0000027d3ba7efd0;  1 drivers
v0000027d3bb38aa0_0 .net "REGOUT2", 7 0, L_0000027d3ba7e2b0;  1 drivers
v0000027d3bb381e0_0 .net "RESET", 0 0, v0000027d3bb38f00_0;  1 drivers
v0000027d3bb38b40_0 .net "SHIFT", 0 0, v0000027d3bacacd0_0;  1 drivers
v0000027d3bb39d60_0 .net "WIRE1", 0 0, v0000027d3bacb3b0_0;  1 drivers
v0000027d3bb38c80_0 .net "WRITEENABLE", 0 0, v0000027d3bacb090_0;  1 drivers
v0000027d3bb38d20_0 .net "ZERO", 0 0, L_0000027d3bb39720;  1 drivers
L_0000027d3bb39220 .part v0000027d3bb38dc0_0, 0, 8;
L_0000027d3bb38fa0 .part v0000027d3bb38dc0_0, 24, 8;
L_0000027d3bb38960 .part v0000027d3bb38dc0_0, 16, 3;
L_0000027d3bb39400 .part v0000027d3bb38dc0_0, 8, 3;
L_0000027d3bb39ea0 .part v0000027d3bb38dc0_0, 0, 3;
L_0000027d3bb395e0 .part v0000027d3bb38dc0_0, 16, 8;
S_0000027d3ba4cc20 .scope module, "Alu" "alu" 3 55, 4 34 0, S_0000027d3ba4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
    .port_info 5 /INPUT 1 "SHIFT";
v0000027d3bac9ab0_0 .net "DATA1", 7 0, L_0000027d3ba7efd0;  alias, 1 drivers
v0000027d3bacaaf0_0 .net "DATA2", 7 0, v0000027d3bac9970_0;  alias, 1 drivers
v0000027d3baca9b0_0 .net "RESULT", 7 0, v0000027d3ba88500_0;  alias, 1 drivers
v0000027d3bacad70_0 .net "SELECT", 0 2, v0000027d3baca5f0_0;  alias, 1 drivers
v0000027d3bac9790_0 .net "SHIFT", 0 0, v0000027d3bacacd0_0;  alias, 1 drivers
v0000027d3bacaf50_0 .net "ZERO", 0 0, L_0000027d3bb39720;  alias, 1 drivers
v0000027d3baca690_0 .net "add_result", 7 0, L_0000027d3bb397c0;  1 drivers
v0000027d3bacab90_0 .net "and_result", 7 0, L_0000027d3ba7eb00;  1 drivers
v0000027d3bacb590_0 .net "forward_result", 7 0, L_0000027d3ba7ec50;  1 drivers
v0000027d3bac9dd0_0 .net "mult_result", 7 0, L_0000027d3bb39680;  1 drivers
v0000027d3baca550_0 .net "or_result", 7 0, L_0000027d3ba7e320;  1 drivers
v0000027d3bacaa50_0 .net "ror_result", 7 0, v0000027d3ba87ba0_0;  1 drivers
v0000027d3baca4b0_0 .net "sl_result", 7 0, v0000027d3ba88140_0;  1 drivers
v0000027d3bac9e70_0 .net "sra_result", 7 0, v0000027d3ba86c00_0;  1 drivers
S_0000027d3ba2ec70 .scope module, "alu_add" "ALU_ADD" 4 59, 4 113 0, S_0000027d3ba4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000027d3ba87ec0_0 .net "DATA1", 7 0, L_0000027d3ba7efd0;  alias, 1 drivers
v0000027d3ba86de0_0 .net "DATA2", 7 0, v0000027d3bac9970_0;  alias, 1 drivers
v0000027d3ba87880_0 .net "RESULT", 7 0, L_0000027d3bb397c0;  alias, 1 drivers
L_0000027d3bb397c0 .delay 8 (2,2,2) L_0000027d3bb397c0/d;
L_0000027d3bb397c0/d .arith/sum 8, L_0000027d3ba7efd0, v0000027d3bac9970_0;
S_0000027d3ba2ee00 .scope module, "alu_and" "ALU_AND" 4 60, 4 148 0, S_0000027d3ba4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000027d3ba7eb00/d .functor AND 8, L_0000027d3ba7efd0, v0000027d3bac9970_0, C4<11111111>, C4<11111111>;
L_0000027d3ba7eb00 .delay 8 (1,1,1) L_0000027d3ba7eb00/d;
v0000027d3ba87560_0 .net "DATA1", 7 0, L_0000027d3ba7efd0;  alias, 1 drivers
v0000027d3ba86ac0_0 .net "DATA2", 7 0, v0000027d3bac9970_0;  alias, 1 drivers
v0000027d3ba885a0_0 .net "RESULT", 7 0, L_0000027d3ba7eb00;  alias, 1 drivers
S_0000027d3ba39780 .scope module, "alu_forward" "ALU_FORWARD" 4 58, 4 96 0, S_0000027d3ba4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000027d3ba7ec50/d .functor BUFZ 8, v0000027d3bac9970_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000027d3ba7ec50 .delay 8 (1,1,1) L_0000027d3ba7ec50/d;
v0000027d3ba87420_0 .net "DATA2", 7 0, v0000027d3bac9970_0;  alias, 1 drivers
v0000027d3ba876a0_0 .net "RESULT", 7 0, L_0000027d3ba7ec50;  alias, 1 drivers
S_0000027d3ba39910 .scope module, "alu_mult" "ALU_MULT" 4 62, 4 130 0, S_0000027d3ba4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000027d3ba87920_0 .net "DATA1", 7 0, L_0000027d3ba7efd0;  alias, 1 drivers
v0000027d3ba87b00_0 .net "DATA2", 7 0, v0000027d3bac9970_0;  alias, 1 drivers
v0000027d3ba87a60_0 .net "RESULT", 7 0, L_0000027d3bb39680;  alias, 1 drivers
L_0000027d3bb39680 .delay 8 (2,2,2) L_0000027d3bb39680/d;
L_0000027d3bb39680/d .arith/mult 8, L_0000027d3ba7efd0, v0000027d3bac9970_0;
S_0000027d3ba33d30 .scope module, "alu_or" "ALU_OR" 4 61, 4 166 0, S_0000027d3ba4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000027d3ba7e320/d .functor OR 8, L_0000027d3ba7efd0, v0000027d3bac9970_0, C4<00000000>, C4<00000000>;
L_0000027d3ba7e320 .delay 8 (1,1,1) L_0000027d3ba7e320/d;
v0000027d3ba86b60_0 .net "DATA1", 7 0, L_0000027d3ba7efd0;  alias, 1 drivers
v0000027d3ba86e80_0 .net "DATA2", 7 0, v0000027d3bac9970_0;  alias, 1 drivers
v0000027d3ba88640_0 .net "RESULT", 7 0, L_0000027d3ba7e320;  alias, 1 drivers
S_0000027d3ba33ec0 .scope module, "alu_ror" "ALU_ROR" 4 65, 4 244 0, S_0000027d3ba4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000027d3ba88320_0 .net "DATA1", 7 0, L_0000027d3ba7efd0;  alias, 1 drivers
v0000027d3ba88000_0 .net "DATA2", 7 0, v0000027d3bac9970_0;  alias, 1 drivers
v0000027d3ba87ba0_0 .var "RESULT", 7 0;
E_0000027d3ba82190 .event anyedge, v0000027d3ba86de0_0, v0000027d3ba87ec0_0;
S_0000027d3ba4d7d0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 258, 4 258 0, S_0000027d3ba33ec0;
 .timescale 0 0;
v0000027d3ba88820_0 .var/i "i", 31 0;
S_0000027d3ba4d960 .scope module, "alu_sl" "ALU_SL" 4 64, 4 209 0, S_0000027d3ba4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SHIFT";
    .port_info 3 /OUTPUT 8 "RESULT";
v0000027d3ba86f20_0 .net "DATA1", 7 0, L_0000027d3ba7efd0;  alias, 1 drivers
v0000027d3ba87060_0 .net "DATA2", 7 0, v0000027d3bac9970_0;  alias, 1 drivers
v0000027d3ba88140_0 .var "RESULT", 7 0;
v0000027d3ba88460_0 .net "SHIFT", 0 0, v0000027d3bacacd0_0;  alias, 1 drivers
E_0000027d3ba81850 .event anyedge, v0000027d3ba88460_0, v0000027d3ba86de0_0, v0000027d3ba87ec0_0;
S_0000027d3ba3a4c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 226, 4 226 0, S_0000027d3ba4d960;
 .timescale 0 0;
v0000027d3ba880a0_0 .var/i "i", 31 0;
S_0000027d3ba3a650 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 231, 4 231 0, S_0000027d3ba4d960;
 .timescale 0 0;
v0000027d3ba86ca0_0 .var/i "i", 31 0;
S_0000027d3ba16fd0 .scope module, "alu_sra" "ALU_SRA" 4 63, 4 183 0, S_0000027d3ba4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000027d3ba888c0_0 .net "DATA1", 7 0, L_0000027d3ba7efd0;  alias, 1 drivers
v0000027d3ba87100_0 .net "DATA2", 7 0, v0000027d3bac9970_0;  alias, 1 drivers
v0000027d3ba86c00_0 .var "RESULT", 7 0;
S_0000027d3ba17160 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 197, 4 197 0, S_0000027d3ba16fd0;
 .timescale 0 0;
v0000027d3ba87c40_0 .var/i "i", 31 0;
S_0000027d3ba29200 .scope module, "mux" "MUX" 4 74, 4 272 0, S_0000027d3ba4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /INPUT 8 "mult_result";
    .port_info 5 /INPUT 8 "sra_result";
    .port_info 6 /INPUT 8 "sl_result";
    .port_info 7 /INPUT 8 "ror_result";
    .port_info 8 /OUTPUT 8 "RESULT";
    .port_info 9 /INPUT 3 "SELECT";
v0000027d3ba88500_0 .var "RESULT", 7 0;
v0000027d3ba87ce0_0 .net "SELECT", 2 0, v0000027d3baca5f0_0;  alias, 1 drivers
v0000027d3ba87f60_0 .net "add_result", 7 0, L_0000027d3bb397c0;  alias, 1 drivers
v0000027d3ba881e0_0 .net "and_result", 7 0, L_0000027d3ba7eb00;  alias, 1 drivers
v0000027d3ba88280_0 .net "forward_result", 7 0, L_0000027d3ba7ec50;  alias, 1 drivers
v0000027d3ba86fc0_0 .net "mult_result", 7 0, L_0000027d3bb39680;  alias, 1 drivers
v0000027d3ba86d40_0 .net "or_result", 7 0, L_0000027d3ba7e320;  alias, 1 drivers
v0000027d3ba7b6b0_0 .net "ror_result", 7 0, v0000027d3ba87ba0_0;  alias, 1 drivers
v0000027d3ba7b250_0 .net "sl_result", 7 0, v0000027d3ba88140_0;  alias, 1 drivers
v0000027d3bac9bf0_0 .net "sra_result", 7 0, v0000027d3ba86c00_0;  alias, 1 drivers
E_0000027d3ba81350/0 .event anyedge, v0000027d3ba87ce0_0, v0000027d3ba87ba0_0, v0000027d3ba88140_0, v0000027d3ba86c00_0;
E_0000027d3ba81350/1 .event anyedge, v0000027d3ba87a60_0, v0000027d3ba88640_0, v0000027d3ba885a0_0, v0000027d3ba87880_0;
E_0000027d3ba81350/2 .event anyedge, v0000027d3ba876a0_0;
E_0000027d3ba81350 .event/or E_0000027d3ba81350/0, E_0000027d3ba81350/1, E_0000027d3ba81350/2;
S_0000027d3ba29390 .scope module, "zero_signal" "ZERO_SIGNAL" 4 68, 4 79 0, S_0000027d3ba4cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "add_result";
    .port_info 1 /OUTPUT 1 "ZERO";
v0000027d3baca870_0 .net "ZERO", 0 0, L_0000027d3bb39720;  alias, 1 drivers
v0000027d3bacac30_0 .net *"_ivl_0", 31 0, L_0000027d3bb39540;  1 drivers
L_0000027d3bb3a2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027d3baca910_0 .net/2u *"_ivl_10", 0 0, L_0000027d3bb3a2a8;  1 drivers
L_0000027d3bb3a1d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027d3bac9f10_0 .net *"_ivl_3", 23 0, L_0000027d3bb3a1d0;  1 drivers
L_0000027d3bb3a218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027d3baca0f0_0 .net/2u *"_ivl_4", 31 0, L_0000027d3bb3a218;  1 drivers
v0000027d3bac9d30_0 .net *"_ivl_6", 0 0, L_0000027d3bb39360;  1 drivers
L_0000027d3bb3a260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027d3bac9fb0_0 .net/2u *"_ivl_8", 0 0, L_0000027d3bb3a260;  1 drivers
v0000027d3bac96f0_0 .net "add_result", 7 0, L_0000027d3bb397c0;  alias, 1 drivers
L_0000027d3bb39540 .concat [ 8 24 0 0], L_0000027d3bb397c0, L_0000027d3bb3a1d0;
L_0000027d3bb39360 .cmp/eq 32, L_0000027d3bb39540, L_0000027d3bb3a218;
L_0000027d3bb39720 .functor MUXZ 1, L_0000027d3bb3a2a8, L_0000027d3bb3a260, L_0000027d3bb39360, C4<>;
S_0000027d3bacb890 .scope module, "Control_Unit" "control_unit" 3 42, 5 7 0, S_0000027d3ba4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "COMP_SELECT";
    .port_info 3 /OUTPUT 1 "IMMEDIATE_SELECT";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 2 "BRANCH";
    .port_info 6 /OUTPUT 3 "ALUOP";
    .port_info 7 /OUTPUT 1 "SHIFT";
v0000027d3baca5f0_0 .var "ALUOP", 2 0;
v0000027d3baca730_0 .var "BRANCH", 1 0;
v0000027d3bac9c90_0 .var "COMP_SELECT", 0 0;
v0000027d3baca410_0 .var "IMMEDIATE_SELECT", 0 0;
v0000027d3bac9a10_0 .var "JUMP", 0 0;
v0000027d3baca050_0 .net "OPCODE", 7 0, L_0000027d3bb38fa0;  alias, 1 drivers
v0000027d3bacacd0_0 .var "SHIFT", 0 0;
v0000027d3bacb090_0 .var "WRITEENABLE", 0 0;
E_0000027d3ba80c90 .event anyedge, v0000027d3baca050_0;
S_0000027d3bacc510 .scope module, "Mux1" "mux_8" 3 50, 6 49 0, S_0000027d3ba4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0000027d3bacb4f0_0 .net "DATA1", 7 0, L_0000027d3ba7e2b0;  alias, 1 drivers
v0000027d3bacb130_0 .net "DATA2", 7 0, L_0000027d3bb39180;  alias, 1 drivers
v0000027d3baca7d0_0 .var "OUTPUT", 7 0;
v0000027d3bacb1d0_0 .net "SELECT", 0 0, v0000027d3bac9c90_0;  alias, 1 drivers
E_0000027d3ba81390 .event anyedge, v0000027d3bac9c90_0, v0000027d3bacb130_0, v0000027d3bacb4f0_0;
S_0000027d3bacba20 .scope module, "Mux2" "mux_8" 3 52, 6 49 0, S_0000027d3ba4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0000027d3baca190_0 .net "DATA1", 7 0, v0000027d3baca7d0_0;  alias, 1 drivers
v0000027d3bac9b50_0 .net "DATA2", 7 0, L_0000027d3bb39220;  alias, 1 drivers
v0000027d3bac9970_0 .var "OUTPUT", 7 0;
v0000027d3baca2d0_0 .net "SELECT", 0 0, v0000027d3baca410_0;  alias, 1 drivers
E_0000027d3ba81e90 .event anyedge, v0000027d3baca410_0, v0000027d3bac9b50_0, v0000027d3baca7d0_0;
S_0000027d3bacc1f0 .scope module, "Mux3" "mux_32" 3 64, 6 67 0, S_0000027d3ba4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUTPUT";
v0000027d3bacaff0_0 .net "DATA1", 31 0, L_0000027d3bb39040;  alias, 1 drivers
v0000027d3baca230_0 .net "DATA2", 31 0, L_0000027d3bb392c0;  alias, 1 drivers
v0000027d3baca370_0 .var "OUTPUT", 31 0;
v0000027d3bacae10_0 .net "SELECT", 0 0, L_0000027d3ba7e550;  alias, 1 drivers
E_0000027d3ba82090 .event anyedge, v0000027d3bacae10_0, v0000027d3baca230_0, v0000027d3bacaff0_0;
S_0000027d3bacbbb0 .scope module, "MuxBranch" "mux_branch" 3 59, 6 22 0, S_0000027d3ba4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1";
    .port_info 1 /INPUT 2 "SELECT";
    .port_info 2 /OUTPUT 1 "OUTPUT";
v0000027d3bacaeb0_0 .net "DATA1", 0 0, L_0000027d3bb39720;  alias, 1 drivers
v0000027d3bacb3b0_0 .var "OUTPUT", 0 0;
v0000027d3bacb270_0 .net "SELECT", 1 0, v0000027d3baca730_0;  alias, 1 drivers
E_0000027d3ba819d0 .event anyedge, v0000027d3baca730_0, v0000027d3baca870_0;
S_0000027d3bacc380 .scope module, "Pc" "pc" 3 41, 7 5 0, S_0000027d3ba4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_TO";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
    .port_info 4 /OUTPUT 32 "PC_NEXT";
v0000027d3bac98d0_0 .net "CLK", 0 0, v0000027d3bb38500_0;  alias, 1 drivers
v0000027d3bb34330_0 .var "PC", 31 0;
v0000027d3bb33c50_0 .net "PC_NEXT", 31 0, L_0000027d3bb39040;  alias, 1 drivers
v0000027d3bb341f0_0 .net "PC_TO", 31 0, v0000027d3baca370_0;  alias, 1 drivers
v0000027d3bb340b0_0 .net "RESET", 0 0, v0000027d3bb38f00_0;  alias, 1 drivers
E_0000027d3ba81250 .event posedge, v0000027d3bac98d0_0;
S_0000027d3bacbd40 .scope module, "pc_adder" "pc_add" 7 16, 7 33 0, S_0000027d3bacc380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v0000027d3bacb310_0 .net "PC", 31 0, v0000027d3bb34330_0;  alias, 1 drivers
L_0000027d3bb3a068 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027d3bacb450_0 .net/2u *"_ivl_0", 31 0, L_0000027d3bb3a068;  1 drivers
v0000027d3bac9830_0 .net "adder_out", 31 0, L_0000027d3bb39040;  alias, 1 drivers
L_0000027d3bb39040 .delay 32 (1,1,1) L_0000027d3bb39040/d;
L_0000027d3bb39040/d .arith/sum 32, v0000027d3bb34330_0, L_0000027d3bb3a068;
S_0000027d3bacc060 .scope module, "Pc_Adder" "pc_adder" 3 47, 6 85 0, S_0000027d3ba4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
v0000027d3bb34290_0 .net/s "DATA1", 31 0, L_0000027d3bb39040;  alias, 1 drivers
v0000027d3bb33ed0_0 .net/s "DATA2", 7 0, L_0000027d3bb395e0;  1 drivers
v0000027d3bb33a70_0 .net "RESULT", 31 0, L_0000027d3bb392c0;  alias, 1 drivers
v0000027d3bb336b0_0 .net/s *"_ivl_0", 31 0, L_0000027d3bb394a0;  1 drivers
L_0000027d3bb3a188 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027d3bb34d30_0 .net/2s *"_ivl_2", 31 0, L_0000027d3bb3a188;  1 drivers
v0000027d3bb33570_0 .net/s *"_ivl_5", 31 0, L_0000027d3bb385a0;  1 drivers
L_0000027d3bb394a0 .extend/s 32, L_0000027d3bb395e0;
L_0000027d3bb385a0 .arith/mult 32, L_0000027d3bb394a0, L_0000027d3bb3a188;
L_0000027d3bb392c0 .delay 32 (2,2,2) L_0000027d3bb392c0/d;
L_0000027d3bb392c0/d .arith/sum 32, L_0000027d3bb39040, L_0000027d3bb385a0;
S_0000027d3bacb700 .scope module, "Reg_File" "reg_file" 3 43, 8 23 0, S_0000027d3ba4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000027d3ba7efd0/d .functor BUFZ 8, L_0000027d3bb38640, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000027d3ba7efd0 .delay 8 (2,2,2) L_0000027d3ba7efd0/d;
L_0000027d3ba7e2b0/d .functor BUFZ 8, L_0000027d3bb39f40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000027d3ba7e2b0 .delay 8 (2,2,2) L_0000027d3ba7e2b0/d;
v0000027d3bb33b10_0 .net "CLK", 0 0, v0000027d3bb38500_0;  alias, 1 drivers
v0000027d3bb34a10_0 .net "IN", 7 0, v0000027d3ba88500_0;  alias, 1 drivers
v0000027d3bb34790_0 .net "INADDRESS", 2 0, L_0000027d3bb38960;  1 drivers
v0000027d3bb33610_0 .net "OUT1", 7 0, L_0000027d3ba7efd0;  alias, 1 drivers
v0000027d3bb34010_0 .net "OUT1ADDRESS", 2 0, L_0000027d3bb39400;  1 drivers
v0000027d3bb343d0_0 .net "OUT2", 7 0, L_0000027d3ba7e2b0;  alias, 1 drivers
v0000027d3bb34470_0 .net "OUT2ADDRESS", 2 0, L_0000027d3bb39ea0;  1 drivers
v0000027d3bb34510_0 .net "RESET", 0 0, v0000027d3bb38f00_0;  alias, 1 drivers
v0000027d3bb33f70_0 .net "WRITE", 0 0, v0000027d3bacb090_0;  alias, 1 drivers
v0000027d3bb345b0_0 .net *"_ivl_0", 7 0, L_0000027d3bb38640;  1 drivers
v0000027d3bb33cf0_0 .net *"_ivl_10", 4 0, L_0000027d3bb388c0;  1 drivers
L_0000027d3bb3a0f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027d3bb33750_0 .net *"_ivl_13", 1 0, L_0000027d3bb3a0f8;  1 drivers
v0000027d3bb346f0_0 .net *"_ivl_2", 4 0, L_0000027d3bb390e0;  1 drivers
L_0000027d3bb3a0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027d3bb33d90_0 .net *"_ivl_5", 1 0, L_0000027d3bb3a0b0;  1 drivers
v0000027d3bb34ab0_0 .net *"_ivl_8", 7 0, L_0000027d3bb39f40;  1 drivers
v0000027d3bb337f0 .array "registers", 0 7, 7 0;
L_0000027d3bb38640 .array/port v0000027d3bb337f0, L_0000027d3bb390e0;
L_0000027d3bb390e0 .concat [ 3 2 0 0], L_0000027d3bb39400, L_0000027d3bb3a0b0;
L_0000027d3bb39f40 .array/port v0000027d3bb337f0, L_0000027d3bb388c0;
L_0000027d3bb388c0 .concat [ 3 2 0 0], L_0000027d3bb39ea0, L_0000027d3bb3a0f8;
S_0000027d3bacbed0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 8 64, 8 64 0, S_0000027d3bacb700;
 .timescale 0 0;
v0000027d3bb34650_0 .var/i "i", 31 0;
S_0000027d3bb359e0 .scope module, "Two_Com" "two_comp" 3 44, 6 11 0, S_0000027d3ba4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "OUT";
L_0000027d3ba7e710 .functor NOT 8, L_0000027d3ba7e2b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000027d3bb34830_0 .net "DATA", 7 0, L_0000027d3ba7e2b0;  alias, 1 drivers
v0000027d3bb34b50_0 .net "OUT", 7 0, L_0000027d3bb39180;  alias, 1 drivers
v0000027d3bb348d0_0 .net *"_ivl_0", 7 0, L_0000027d3ba7e710;  1 drivers
L_0000027d3bb3a140 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000027d3bb34bf0_0 .net/2u *"_ivl_2", 7 0, L_0000027d3bb3a140;  1 drivers
L_0000027d3bb39180 .delay 8 (1,1,1) L_0000027d3bb39180/d;
L_0000027d3bb39180/d .arith/sum 8, L_0000027d3ba7e710, L_0000027d3bb3a140;
    .scope S_0000027d3bacc380;
T_0 ;
    %wait E_0000027d3ba81250;
    %load/vec4 v0000027d3bb340b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d3bb34330_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v0000027d3bb341f0_0;
    %store/vec4 v0000027d3bb34330_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027d3bacb890;
T_1 ;
    %wait E_0000027d3ba80c90;
    %delay 1, 0;
    %load/vec4 v0000027d3baca050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %jmp T_1.14;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacb090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bac9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3baca410_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027d3baca5f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bac9a10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027d3baca730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacacd0_0, 0, 1;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027d3bacb700;
T_2 ;
    %wait E_0000027d3ba81250;
    %load/vec4 v0000027d3bb33f70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000027d3bb34510_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v0000027d3bb34a10_0;
    %load/vec4 v0000027d3bb34790_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000027d3bb337f0, 4, 0;
T_2.0 ;
    %load/vec4 v0000027d3bb34510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %delay 1, 0;
    %fork t_1, S_0000027d3bacbed0;
    %jmp t_0;
    .scope S_0000027d3bacbed0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d3bb34650_0, 0, 32;
T_2.5 ;
    %load/vec4 v0000027d3bb34650_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000027d3bb34650_0;
    %store/vec4a v0000027d3bb337f0, 4, 0;
    %load/vec4 v0000027d3bb34650_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d3bb34650_0, 0, 32;
    %jmp T_2.5;
T_2.6 ;
    %end;
    .scope S_0000027d3bacb700;
t_0 %join;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027d3bacc510;
T_3 ;
    %wait E_0000027d3ba81390;
    %load/vec4 v0000027d3bacb1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000027d3bacb130_0;
    %store/vec4 v0000027d3baca7d0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027d3bacb4f0_0;
    %store/vec4 v0000027d3baca7d0_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027d3bacba20;
T_4 ;
    %wait E_0000027d3ba81e90;
    %load/vec4 v0000027d3baca2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000027d3bac9b50_0;
    %store/vec4 v0000027d3bac9970_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027d3baca190_0;
    %store/vec4 v0000027d3bac9970_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027d3ba16fd0;
T_5 ;
    %wait E_0000027d3ba82190;
    %delay 1, 0;
    %load/vec4 v0000027d3ba888c0_0;
    %store/vec4 v0000027d3ba86c00_0, 0, 8;
    %fork t_3, S_0000027d3ba17160;
    %jmp t_2;
    .scope S_0000027d3ba17160;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d3ba87c40_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000027d3ba87c40_0;
    %load/vec4 v0000027d3ba87100_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000027d3ba888c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000027d3ba86c00_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027d3ba86c00_0, 0, 8;
    %load/vec4 v0000027d3ba87c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d3ba87c40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0000027d3ba16fd0;
t_2 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027d3ba4d960;
T_6 ;
    %wait E_0000027d3ba81850;
    %delay 1, 0;
    %load/vec4 v0000027d3ba86f20_0;
    %store/vec4 v0000027d3ba88140_0, 0, 8;
    %load/vec4 v0000027d3ba88460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_5, S_0000027d3ba3a4c0;
    %jmp t_4;
    .scope S_0000027d3ba3a4c0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d3ba880a0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0000027d3ba880a0_0;
    %load/vec4 v0000027d3ba87060_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.3, 5;
    %load/vec4 v0000027d3ba88140_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027d3ba88140_0, 0, 8;
    %load/vec4 v0000027d3ba880a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d3ba880a0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0000027d3ba4d960;
t_4 %join;
    %jmp T_6.1;
T_6.0 ;
    %fork t_7, S_0000027d3ba3a650;
    %jmp t_6;
    .scope S_0000027d3ba3a650;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d3ba86ca0_0, 0, 32;
T_6.4 ;
    %load/vec4 v0000027d3ba86ca0_0;
    %load/vec4 v0000027d3ba87060_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000027d3ba88140_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027d3ba88140_0, 0, 8;
    %load/vec4 v0000027d3ba86ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d3ba86ca0_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %end;
    .scope S_0000027d3ba4d960;
t_6 %join;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027d3ba33ec0;
T_7 ;
    %wait E_0000027d3ba82190;
    %delay 1, 0;
    %load/vec4 v0000027d3ba88320_0;
    %store/vec4 v0000027d3ba87ba0_0, 0, 8;
    %fork t_9, S_0000027d3ba4d7d0;
    %jmp t_8;
    .scope S_0000027d3ba4d7d0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027d3ba88820_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000027d3ba88820_0;
    %load/vec4 v0000027d3ba88000_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000027d3ba87ba0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000027d3ba87ba0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027d3ba87ba0_0, 0, 8;
    %load/vec4 v0000027d3ba88820_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027d3ba88820_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0000027d3ba33ec0;
t_8 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027d3ba29200;
T_8 ;
    %wait E_0000027d3ba81350;
    %load/vec4 v0000027d3ba87ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027d3ba88500_0, 0, 8;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0000027d3ba88280_0;
    %store/vec4 v0000027d3ba88500_0, 0, 8;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0000027d3ba87f60_0;
    %store/vec4 v0000027d3ba88500_0, 0, 8;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0000027d3ba881e0_0;
    %store/vec4 v0000027d3ba88500_0, 0, 8;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0000027d3ba86d40_0;
    %store/vec4 v0000027d3ba88500_0, 0, 8;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0000027d3ba86fc0_0;
    %store/vec4 v0000027d3ba88500_0, 0, 8;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0000027d3ba7b250_0;
    %store/vec4 v0000027d3ba88500_0, 0, 8;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0000027d3bac9bf0_0;
    %store/vec4 v0000027d3ba88500_0, 0, 8;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0000027d3ba7b6b0_0;
    %store/vec4 v0000027d3ba88500_0, 0, 8;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000027d3bacbbb0;
T_9 ;
    %wait E_0000027d3ba819d0;
    %load/vec4 v0000027d3bacb270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bacb3b0_0, 0, 1;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0000027d3bacaeb0_0;
    %store/vec4 v0000027d3bacb3b0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000027d3bacaeb0_0;
    %inv;
    %store/vec4 v0000027d3bacb3b0_0, 0, 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000027d3bacc1f0;
T_10 ;
    %wait E_0000027d3ba82090;
    %load/vec4 v0000027d3bacae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000027d3baca230_0;
    %store/vec4 v0000027d3baca370_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027d3bacaff0_0;
    %store/vec4 v0000027d3baca370_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027d3ba8b200;
T_11 ;
    %wait E_0000027d3ba811d0;
    %delay 2, 0;
    %load/vec4 v0000027d3bb38e60_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000027d3bb39c20, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027d3bb38dc0_0, 4, 8;
    %load/vec4 v0000027d3bb38e60_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000027d3bb39c20, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027d3bb38dc0_0, 4, 8;
    %load/vec4 v0000027d3bb38e60_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000027d3bb39c20, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027d3bb38dc0_0, 4, 8;
    %ix/getv 4, v0000027d3bb38e60_0;
    %load/vec4a v0000027d3bb39c20, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027d3bb38dc0_0, 4, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000027d3ba8b200;
T_12 ;
    %vpi_call 2 44 "$readmemb", "instr_mem.mem", v0000027d3bb39c20 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000027d3ba8b200;
T_13 ;
    %vpi_call 2 59 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000011, S_0000027d3ba8b200, &A<v0000027d3bb337f0, 0>, &A<v0000027d3bb337f0, 1>, &A<v0000027d3bb337f0, 2>, &A<v0000027d3bb337f0, 3>, &A<v0000027d3bb337f0, 4>, &A<v0000027d3bb337f0, 5>, &A<v0000027d3bb337f0, 6>, &A<v0000027d3bb337f0, 7> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bb38500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bb38f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d3bb38f00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d3bb38f00_0, 0, 1;
    %delay 150, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000027d3ba8b200;
T_14 ;
    %delay 4, 0;
    %load/vec4 v0000027d3bb38500_0;
    %inv;
    %store/vec4 v0000027d3bb38500_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000027d3ba8b200;
T_15 ;
    %vpi_call 2 81 "$monitor", $time, " %d %b", v0000027d3bb38e60_0, v0000027d3bb38dc0_0 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./modules.v";
    "./pc.v";
    "./reg_file.v";
