// Seed: 2131087938
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    output uwire id_5,
    input wor id_6,
    output supply0 id_7,
    output tri id_8
);
  assign id_5 = 1 ? 1'b0 : 1'b0 ? -1 <-> -1 : id_8++;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input wand id_3,
    output tri1 id_4,
    input uwire id_5,
    output logic id_6,
    output tri0 id_7
);
  always begin : LABEL_0
    id_6 <= id_1;
  end
  module_0 modCall_1 (
      id_2,
      id_4,
      id_5,
      id_0,
      id_3,
      id_4,
      id_5,
      id_4,
      id_7
  );
  wire id_9;
endmodule
