{"Source Block": ["oh/src/mio/hdl/mtx_fifo.v@87:100@HdlStmAssign", "        \t       (~emode & datamode_in[1:0]==2'b01) ? 8'h03 : //word\n         \t       (~emode & datamode_in[1:0]==2'b10) ? 8'h0F : //short\t \n                                                            8'hFF;  //default\n\t\t\t   \n   // folding data for fifo\n   assign fifo_data_in[63:0] = ~emode          ? data_wide[63:0]       :\n                                emesh_cycle[0] ? packet_wide[127:64]   :\n      \t\t                emesh_cycle[1] ? packet_wide[191:128]  :\n\t\t                                 packet_wide[63:0];\n\n   assign fifo_packet_in[71:0] = {fifo_data_in[63:0], valid[7:0]};\n   \n   // fifo access\n   assign fifo_access_in = access_in | (|emesh_cycle[1:0]);\n"], "Clone Blocks": [["oh/src/mio/hdl/mtx_fifo.v@92:102", "   assign fifo_data_in[63:0] = ~emode          ? data_wide[63:0]       :\n                                emesh_cycle[0] ? packet_wide[127:64]   :\n      \t\t                emesh_cycle[1] ? packet_wide[191:128]  :\n\t\t                                 packet_wide[63:0];\n\n   assign fifo_packet_in[71:0] = {fifo_data_in[63:0], valid[7:0]};\n   \n   // fifo access\n   assign fifo_access_in = access_in | (|emesh_cycle[1:0]);\n      \n   // pushback wait while emesh transaction is active or while fifo is half-full\n"]], "Diff Content": {"Delete": [[93, "                                emesh_cycle[0] ? packet_wide[127:64]   :\n"], [94, "      \t\t                emesh_cycle[1] ? packet_wide[191:128]  :\n"], [95, "\t\t                                 packet_wide[63:0];\n"]], "Add": [[95, "                                emesh_cycle[0] ? packet_buffer[127:64]   :\n"], [95, "      \t\t                emesh_cycle[1] ? packet_buffer[191:128]  :\n"], [95, "\t\t                                  packet_in[63:0];\n"]]}}