Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/tb_idea_single_isim_beh.exe -prj D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/tb_idea_single_beh.prj work.tb_idea_single 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/xorop.vhd" into library work
Parsing VHDL file "D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/mulop.vhd" into library work
Parsing VHDL file "D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/addop.vhd" into library work
Parsing VHDL file "D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/trafo.vhd" into library work
Parsing VHDL file "D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/round.vhd" into library work
Parsing VHDL file "D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/register_16.vhd" into library work
Parsing VHDL file "D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/mux2x1.vhd" into library work
Parsing VHDL file "D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/keygen.vhd" into library work
Parsing VHDL file "D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/control.vhd" into library work
Parsing VHDL file "D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/idea_single.vhd" into library work
Parsing VHDL file "D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/tb_idea_single.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity mux2x1 [mux2x1_default]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity mulop [mulop_default]
Compiling architecture behavioral of entity addop [addop_default]
Compiling architecture behavioral of entity xorop [xorop_default]
Compiling architecture behavioral of entity round [round_default]
Compiling architecture behavioral of entity register_16 [register_16_default]
Compiling architecture behavioral of entity trafo [trafo_default]
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavioral of entity keygen [keygen_default]
Compiling architecture structural of entity idea_single [idea_single_default]
Compiling architecture behavior of entity tb_idea_single
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/tb_idea_single_isim_beh.exe
Fuse Memory Usage: 34548 KB
Fuse CPU Usage: 625 ms
