Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Tue Nov  4 11:29:59 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 99.60%
Constraint File     : C:/Users/Lenovo/Desktop/key34/key34/source_code/constraints/UDP.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -4.759ns, STNS: -673.603ns
	HWNS: -5.040ns, HTNS: -489.425ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         1935   u_clk_gen/u_pll_0/pll_inst.clkc[1]
           clk1:      125.000          677   u_clk_gen/u_pll_0/pll_inst.clkc[0]
           clk2:      125.000          643   phy1_rgmii_rx_clk
           clk3:      100.000          377   sd_card_clk
           clk4:       10.000          254   config_inst.jtck
           clk5:       25.000          180   video_clk
           clk6:      125.000           37   video_clk_5x
           clk7:       50.000            6   clk_in
           clk8:      125.000            2   u_clk_gen/u_pll_0/pll_inst.clkc[4]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                12.136          82.399           -1.368   -119.986           -5.040   -409.687            4.451             1935                7             no       no
       clk1           local            0.000      4.000                 8.000         125.000                14.265          70.102           -4.699   -164.578           -1.163     -2.300            0.326              677                8             no       no
       clk2           local            0.000      4.000                 8.000         125.000                 7.251         137.912            0.749      0.000           -0.004     -0.004            0.254              643                5             no       no
       clk3           local            0.000      5.000                10.000         100.000                33.795          29.590           -4.759   -182.118           -3.121    -51.604            4.214              377                7             no       no
       clk4           local            0.000     50.000               100.000          10.000                21.216          47.134           39.392      0.000           -0.065     -0.195            0.066              254               10             no       no
       clk5           local            0.000     20.000                40.000          25.000                52.090          19.198           -2.418   -105.122           -1.798    -25.635            3.954              180                8             no       no
       clk6           local            0.000      4.000                 8.000         125.000                 3.049         327.976            4.951      0.000            0.223      0.000            0.480               37                1             no       no
       clk7           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                6                0             no       no
       clk8           local            2.000      6.000                 8.000         125.000                21.416          46.694           -3.354   -101.799            5.867      0.000            4.215                2                1             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     9.368ns
Fmax           :     106.746MHz

Statistics:
Max            : SWNS     -1.368ns, STNS   -111.864ns,       242 Viol Endpoints,      6365 Total Endpoints,     46140 Paths Analyzed
Min            : HWNS     -3.271ns, HTNS    -39.781ns,        21 Viol Endpoints,      6365 Total Endpoints,     46140 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.368ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[13]_syn_3.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.088ns (cell 2.384ns (26%), net 6.704ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=4  LUT4=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z2          0.146    r     3.868          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.q[0]
net (fo=8)                              2.541          6.409          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[29],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.a[0]
LUT4                x018y019z3          0.424    f     6.833       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.f[0]
net (fo=1)                              0.456          7.289          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_38,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.a[1]
LUT5                x017y017z3          0.424    f     7.713       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.f[1]
net (fo=1)                              0.594          8.307          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_42,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.a[0]
LUT5                x017y018z3          0.424    f     8.731       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.f[0]
net (fo=5)                              0.687          9.418          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_56,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_420.c[1]
LUT5                x015y019z1          0.448    r     9.866       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_420.fx[0]
net (fo=1)                              0.355         10.221          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_411,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[3]_syn_4.b[1]
LUT5                x015y021z3          0.431    f    10.652       5  pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[3]_syn_4.f[1]
net (fo=26)                             2.071         12.723          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[0],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[13]_syn_3.ce
reg                 x004y014z1          0.087    r    12.810               
--------------------------------------------------------------------  ---------------
Arrival                                               12.810               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[13]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.368               

Slack               : -1.331ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[29]_syn_3.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.051ns (cell 2.384ns (26%), net 6.667ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=4  LUT4=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z2          0.146    r     3.868          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.q[0]
net (fo=8)                              2.541          6.409          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[29],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.a[0]
LUT4                x018y019z3          0.424    f     6.833       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.f[0]
net (fo=1)                              0.456          7.289          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_38,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.a[1]
LUT5                x017y017z3          0.424    f     7.713       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.f[1]
net (fo=1)                              0.594          8.307          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_42,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.a[0]
LUT5                x017y018z3          0.424    f     8.731       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.f[0]
net (fo=5)                              0.687          9.418          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_56,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_420.c[1]
LUT5                x015y019z1          0.448    r     9.866       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_420.fx[0]
net (fo=1)                              0.355         10.221          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_411,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[3]_syn_4.b[1]
LUT5                x015y021z3          0.431    f    10.652       5  pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[3]_syn_4.f[1]
net (fo=26)                             2.034         12.686          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[0],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[29]_syn_3.ce
reg                 x005y016z3          0.087    r    12.773               
--------------------------------------------------------------------  ---------------
Arrival                                               12.773               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[29]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.331               

Slack               : -1.319ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[159]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.039ns (cell 2.277ns (25%), net 6.762ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z2          0.146    r     3.868          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.q[0]
net (fo=8)                              2.541          6.409          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[29],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.a[0]
LUT4                x018y019z3          0.424    f     6.833       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.f[0]
net (fo=1)                              0.456          7.289          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_38,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.a[1]
LUT5                x017y017z3          0.424    f     7.713       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.f[1]
net (fo=1)                              0.594          8.307          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_42,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.a[0]
LUT5                x017y018z3          0.424    f     8.731       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.f[0]
net (fo=5)                              0.474          9.205          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_56,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.c[1]
LUT4                x017y020z3          0.348    f     9.553       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.f[1]
net (fo=4)                              0.823         10.376          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_405,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_32.a[0]
LUT5                x014y022z2          0.424    f    10.800       5  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_32.f[0]
net (fo=28)                             1.874         12.674          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[190],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[159]_syn_4.ce
reg                 x005y014z3          0.087    r    12.761               
--------------------------------------------------------------------  ---------------
Arrival                                               12.761               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[159]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.319               

Slack               : -1.278ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[57]_syn_3.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.998ns (cell 2.277ns (25%), net 6.721ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z2          0.146    r     3.868          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.q[0]
net (fo=8)                              2.541          6.409          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[29],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.a[0]
LUT4                x018y019z3          0.424    f     6.833       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.f[0]
net (fo=1)                              0.456          7.289          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_38,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.a[1]
LUT5                x017y017z3          0.424    f     7.713       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.f[1]
net (fo=1)                              0.594          8.307          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_42,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.a[0]
LUT5                x017y018z3          0.424    f     8.731       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.f[0]
net (fo=5)                              0.474          9.205          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_56,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.c[1]
LUT4                x017y020z3          0.348    f     9.553       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.f[1]
net (fo=4)                              0.672         10.225          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_405,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[3]_syn_4.a[0]
LUT5                x015y021z3          0.424    f    10.649       5  pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[3]_syn_4.f[0]
net (fo=29)                             1.984         12.633          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[48],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[57]_syn_3.ce
reg                 x005y018z0          0.087    r    12.720               
--------------------------------------------------------------------  ---------------
Arrival                                               12.720               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[57]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.278               

Slack               : -1.278ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[65]_syn_3.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.998ns (cell 2.277ns (25%), net 6.721ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z2          0.146    r     3.868          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.q[0]
net (fo=8)                              2.541          6.409          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[29],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.a[0]
LUT4                x018y019z3          0.424    f     6.833       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.f[0]
net (fo=1)                              0.456          7.289          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_38,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.a[1]
LUT5                x017y017z3          0.424    f     7.713       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.f[1]
net (fo=1)                              0.594          8.307          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_42,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.a[0]
LUT5                x017y018z3          0.424    f     8.731       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.f[0]
net (fo=5)                              0.474          9.205          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_56,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.c[1]
LUT4                x017y020z3          0.348    f     9.553       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.f[1]
net (fo=4)                              0.672         10.225          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_405,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[3]_syn_4.a[0]
LUT5                x015y021z3          0.424    f    10.649       5  pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[3]_syn_4.f[0]
net (fo=29)                             1.984         12.633          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[48],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[65]_syn_3.ce
reg                 x007y015z1          0.087    r    12.720               
--------------------------------------------------------------------  ---------------
Arrival                                               12.720               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[65]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.278               

Slack               : -1.274ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/arp_send_module/arp_tx_data_b[2]_syn_28.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.994ns (cell 2.277ns (25%), net 6.717ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z2          0.146    r     3.868          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.q[0]
net (fo=8)                              2.541          6.409          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[29],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.a[0]
LUT4                x018y019z3          0.424    f     6.833       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.f[0]
net (fo=1)                              0.456          7.289          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_38,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.a[1]
LUT5                x017y017z3          0.424    f     7.713       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.f[1]
net (fo=1)                              0.594          8.307          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_42,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.a[0]
LUT5                x017y018z3          0.424    f     8.731       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.f[0]
net (fo=5)                              0.474          9.205          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_56,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.c[1]
LUT4                x017y020z3          0.348    f     9.553       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.f[1]
net (fo=4)                              0.823         10.376          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_405,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_32.a[0]
LUT5                x014y022z2          0.424    f    10.800       5  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_32.f[0]
net (fo=28)                             1.829         12.629          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[190],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/arp_tx_data_b[2]_syn_28.ce
reg                 x006y014z1          0.087    r    12.716               
--------------------------------------------------------------------  ---------------
Arrival                                               12.716               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/arp_tx_data_b[2]_syn_28.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.274               

Slack               : -1.271ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[113]_syn_3.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.991ns (cell 2.089ns (23%), net 6.902ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z2          0.146    r     3.868          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.q[0]
net (fo=8)                              2.541          6.409          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[29],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.a[0]
LUT4                x018y019z3          0.424    f     6.833       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.f[0]
net (fo=1)                              0.456          7.289          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_38,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.a[1]
LUT5                x017y017z3          0.424    f     7.713       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.f[1]
net (fo=1)                              0.594          8.307          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_42,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.a[0]
LUT5                x017y018z3          0.424    f     8.731       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.f[0]
net (fo=5)                              0.323          9.054          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_56,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_327.c[1]
LUT2                x017y019z0          0.251    r     9.305       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_327.f[1]
net (fo=4)                              1.127         10.432          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_227,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[17]_syn_4.b[0]
LUT4                x015y021z1          0.333    f    10.765       5  pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[17]_syn_4.f[0]
net (fo=30)                             1.861         12.626          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[113]_syn_3.ce
reg                 x006y015z1          0.087    r    12.713               
--------------------------------------------------------------------  ---------------
Arrival                                               12.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[113]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.271               

Slack               : -1.255ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[97]_syn_3.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.975ns (cell 2.089ns (23%), net 6.886ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z2          0.146    r     3.868          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.q[0]
net (fo=8)                              2.541          6.409          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[29],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.a[0]
LUT4                x018y019z3          0.424    f     6.833       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.f[0]
net (fo=1)                              0.456          7.289          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_38,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.a[1]
LUT5                x017y017z3          0.424    f     7.713       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.f[1]
net (fo=1)                              0.594          8.307          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_42,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.a[0]
LUT5                x017y018z3          0.424    f     8.731       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.f[0]
net (fo=5)                              0.323          9.054          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_56,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_327.c[1]
LUT2                x017y019z0          0.251    r     9.305       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_327.f[1]
net (fo=4)                              1.127         10.432          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_227,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[17]_syn_4.b[0]
LUT4                x015y021z1          0.333    f    10.765       5  pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[17]_syn_4.f[0]
net (fo=30)                             1.845         12.610          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[97]_syn_3.ce
reg                 x004y018z0          0.087    r    12.697               
--------------------------------------------------------------------  ---------------
Arrival                                               12.697               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[97]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.255               

Slack               : -1.234ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[101]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.954ns (cell 2.089ns (23%), net 6.865ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z2          0.146    r     3.868          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.q[0]
net (fo=8)                              2.541          6.409          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[29],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.a[0]
LUT4                x018y019z3          0.424    f     6.833       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.f[0]
net (fo=1)                              0.456          7.289          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_38,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.a[1]
LUT5                x017y017z3          0.424    f     7.713       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.f[1]
net (fo=1)                              0.594          8.307          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_42,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.a[0]
LUT5                x017y018z3          0.424    f     8.731       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.f[0]
net (fo=5)                              0.323          9.054          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_56,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_327.c[1]
LUT2                x017y019z0          0.251    r     9.305       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_327.f[1]
net (fo=4)                              1.127         10.432          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_227,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[17]_syn_4.b[0]
LUT4                x015y021z1          0.333    f    10.765       5  pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[17]_syn_4.f[0]
net (fo=30)                             1.824         12.589          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[101]_syn_4.ce
reg                 x003y020z1          0.087    r    12.676               
--------------------------------------------------------------------  ---------------
Arrival                                               12.676               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[101]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.234               

Slack               : -1.205ns
Begin Point         : u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_369.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.925ns (cell 2.277ns (25%), net 6.648ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z2          0.146    r     3.868          pin: u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[29]_syn_4.q[0]
net (fo=8)                              2.541          6.409          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[29],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.a[0]
LUT4                x018y019z3          0.424    f     6.833       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_297.f[0]
net (fo=1)                              0.456          7.289          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_38,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.a[1]
LUT5                x017y017z3          0.424    f     7.713       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_284.f[1]
net (fo=1)                              0.594          8.307          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_42,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.a[0]
LUT5                x017y018z3          0.424    f     8.731       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.f[0]
net (fo=5)                              0.474          9.205          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_56,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.c[1]
LUT4                x017y020z3          0.348    f     9.553       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.f[1]
net (fo=4)                              0.594         10.147          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_405,  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[9]_syn_4.a[0]
LUT5                x017y022z3          0.424    f    10.571       5  pin: u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[9]_syn_4.f[0]
net (fo=21)                             1.989         12.560          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_2[1],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_369.ce
reg                 x023y024z1          0.087    r    12.647               
--------------------------------------------------------------------  ---------------
Arrival                                               12.647               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_369.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.205               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -3.271ns
Begin Point         : u_hdmi_writer/write_data_reg[18]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dia[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.990ns (cell 0.403ns (40%), net 0.587ns (60%))
Clock Skew          : 3.961ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_writer/write_data_reg[18]_syn_3.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x023y041z3          0.128    f     3.474          pin: u_hdmi_writer/write_data_reg[18]_syn_3.q[1]
net (fo=1)                              0.138          3.612          net: u_hdmi_writer/write_data[18],  ../../import/udp_packet_to_sdram.v(26)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[19]_syn_4.b[1]
LUT3                x023y041z1          0.275    r     3.887       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[19]_syn_4.f[1]
net (fo=1)                              0.449          4.336          net: u_frame_rw/write_data[18],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dia[0]
EMB (reg)           x024y036            0.000    f     4.336       2       
--------------------------------------------------------------------  ---------------
Arrival                                                4.336               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.312          7.607               
--------------------------------------------------------------------  ---------------
Required                                               7.607               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.271               

Slack               : -3.252ns
Begin Point         : u_hdmi_writer/write_data_reg[8]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dib[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.009ns (cell 0.403ns (39%), net 0.606ns (61%))
Clock Skew          : 3.961ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_writer/write_data_reg[8]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z3          0.128    f     3.474          pin: u_hdmi_writer/write_data_reg[8]_syn_4.q[0]
net (fo=1)                              0.281          3.755          net: u_hdmi_writer/write_data[9],  ../../import/udp_packet_to_sdram.v(26)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.b[1]
LUT3                x026y046z1          0.275    r     4.030       1  pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.f[1]
net (fo=1)                              0.325          4.355          net: u_frame_rw/write_data[9],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dib[0]
EMB (reg)           x024y045            0.000    f     4.355       2       
--------------------------------------------------------------------  ---------------
Arrival                                                4.355               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.312          7.607               
--------------------------------------------------------------------  ---------------
Required                                               7.607               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.252               

Slack               : -3.054ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_31.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dib[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.207ns (cell 0.276ns (22%), net 0.931ns (78%))
Clock Skew          : 3.961ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 70
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_31.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x027y044z0          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_31.q[1]
net (fo=70)                             0.466          3.940          net: img_mode_dup_61,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.d[0]
LUT3                x026y043z1          0.148    f     4.088       1  pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.f[0]
net (fo=1)                              0.465          4.553          net: u_frame_rw/write_data[27],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dib[0]
EMB (reg)           x024y036            0.000    f     4.553       2       
--------------------------------------------------------------------  ---------------
Arrival                                                4.553               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.312          7.607               
--------------------------------------------------------------------  ---------------
Required                                               7.607               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.054               

Slack               : -2.933ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_31.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dia[8] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.328ns (cell 0.276ns (20%), net 1.052ns (80%))
Clock Skew          : 3.961ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 70
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_31.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x027y044z0          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_31.q[1]
net (fo=70)                             0.515          3.989          net: img_mode_dup_61,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.d[1]
LUT3                x026y046z0          0.148    f     4.137       1  pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.f[1]
net (fo=1)                              0.537          4.674          net: u_frame_rw/write_data[8],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dia[8]
EMB (reg)           x024y045            0.000    f     4.674       2       
--------------------------------------------------------------------  ---------------
Arrival                                                4.674               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.312          7.607               
--------------------------------------------------------------------  ---------------
Required                                               7.607               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.933               

Slack               : -2.151ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_27.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.110ns (cell 0.681ns (32%), net 1.429ns (68%))
Clock Skew          : 3.961ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_27.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z1          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_27.q[1]
net (fo=11)                             0.310          3.784          net: img_mode_dup_56,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.b[1]
LUT3                x025y040z1          0.275    r     4.059       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          4.656          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     4.934       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          5.456          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea
EMB (reg)           x024y036            0.000    f     5.456               
--------------------------------------------------------------------  ---------------
Arrival                                                5.456               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.312          7.607               
--------------------------------------------------------------------  ---------------
Required                                               7.607               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.151               

Slack               : -2.115ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_27.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.146ns (cell 0.681ns (31%), net 1.465ns (69%))
Clock Skew          : 3.961ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_27.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z1          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_27.q[1]
net (fo=11)                             0.310          3.784          net: img_mode_dup_56,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.b[1]
LUT3                x025y040z1          0.275    r     4.059       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          4.656          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     4.934       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.558          5.492          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea
EMB (reg)           x024y045            0.000    f     5.492               
--------------------------------------------------------------------  ---------------
Arrival                                                5.492               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.312          7.607               
--------------------------------------------------------------------  ---------------
Required                                               7.607               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.115               

Slack               : -2.058ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_27.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.077ns (cell 0.744ns (35%), net 1.333ns (65%))
Clock Skew          : 3.961ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_27.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z1          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_27.q[1]
net (fo=11)                             0.310          3.784          net: img_mode_dup_56,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.b[1]
LUT3                x025y040z1          0.275    r     4.059       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          4.656          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     4.934       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.426          5.360          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce
reg                 x022y042z3          0.063    f     5.423               
--------------------------------------------------------------------  ---------------
Arrival                                                5.423               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.312          7.481               
--------------------------------------------------------------------  ---------------
Required                                               7.481               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.058               

Slack               : -1.962ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_27.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.173ns (cell 0.744ns (34%), net 1.429ns (66%))
Clock Skew          : 3.961ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_27.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z1          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_27.q[1]
net (fo=11)                             0.310          3.784          net: img_mode_dup_56,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.b[1]
LUT3                x025y040z1          0.275    r     4.059       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          4.656          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     4.934       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          5.456          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce
reg                 x023y042z1          0.063    f     5.519               
--------------------------------------------------------------------  ---------------
Arrival                                                5.519               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.312          7.481               
--------------------------------------------------------------------  ---------------
Required                                               7.481               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.962               

Slack               : -1.962ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_27.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.173ns (cell 0.744ns (34%), net 1.429ns (66%))
Clock Skew          : 3.961ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_27.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z1          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_27.q[1]
net (fo=11)                             0.310          3.784          net: img_mode_dup_56,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.b[1]
LUT3                x025y040z1          0.275    r     4.059       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          4.656          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     4.934       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          5.456          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce
reg                 x022y043z2          0.063    f     5.519               
--------------------------------------------------------------------  ---------------
Arrival                                                5.519               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.312          7.481               
--------------------------------------------------------------------  ---------------
Required                                               7.481               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.962               

Slack               : -1.962ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_27.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.173ns (cell 0.744ns (34%), net 1.429ns (66%))
Clock Skew          : 3.961ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_27.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z1          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_27.q[1]
net (fo=11)                             0.310          3.784          net: img_mode_dup_56,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.b[1]
LUT3                x025y040z1          0.275    r     4.059       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          4.656          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     4.934       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          5.456          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce
reg                 x023y045z1          0.063    f     5.519               
--------------------------------------------------------------------  ---------------
Arrival                                                5.519               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.312          7.481               
--------------------------------------------------------------------  ---------------
Required                                               7.481               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.962               


----------------------------------------------------------------------------------------------------
Path Group     :     phy1_rgmii_rx_clk -> phy1_rgmii_rx_clk
Type           :     Self
From Clock     :     phy1_rgmii_rx_clk
To Clock       :     phy1_rgmii_rx_clk
Min Period     :     7.251ns
Fmax           :     137.912MHz

Statistics:
Max            : SWNS      0.749ns, STNS      0.000ns,         0 Viol Endpoints,      1609 Total Endpoints,      3021 Paths Analyzed
Min            : HWNS     -0.004ns, HTNS     -0.004ns,         1 Viol Endpoints,      1609 Total Endpoints,      3021 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.749ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[75]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.971ns (cell 0.495ns (7%), net 6.476ns (93%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x013y069z0          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.q[0]
net (fo=2)                              0.602          4.995          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.d[0]
LUT2                x013y068z3          0.262    r     5.257       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.f[0]
net (fo=53)                             5.874         11.131          net: debug_hub_top/U_0_handshake_sync_ctrl/req_sync_pos_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[75]_syn_3.ce
reg                 x038y069z1          0.087    r    11.218               
--------------------------------------------------------------------  ---------------
Arrival                                               11.218               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[75]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  0.749               

Slack               : 1.618ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[72]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.102ns (cell 0.495ns (8%), net 5.607ns (92%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x013y069z0          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.q[0]
net (fo=2)                              0.602          4.995          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.d[0]
LUT2                x013y068z3          0.262    r     5.257       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.f[0]
net (fo=53)                             5.005         10.262          net: debug_hub_top/U_0_handshake_sync_ctrl/req_sync_pos_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[72]_syn_3.ce
reg                 x037y069z2          0.087    r    10.349               
--------------------------------------------------------------------  ---------------
Arrival                                               10.349               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[72]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.618               

Slack               : 1.644ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[75]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.076ns (cell 0.233ns (3%), net 5.843ns (97%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x013y068z3          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.q[0]
net (fo=53)                             5.843         10.236          net: debug_hub_top/slave_0_ctrl_sync_vld,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[75]_syn_3.ce
reg                 x037y070z2          0.087    r    10.323               
--------------------------------------------------------------------  ---------------
Arrival                                               10.323               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[75]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.644               

Slack               : 1.807ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[83]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.913ns (cell 0.233ns (3%), net 5.680ns (97%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x013y068z3          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.q[0]
net (fo=53)                             5.680         10.073          net: debug_hub_top/slave_0_ctrl_sync_vld,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[83]_syn_3.ce
reg                 x037y067z3          0.087    r    10.160               
--------------------------------------------------------------------  ---------------
Arrival                                               10.160               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[83]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.807               

Slack               : 1.807ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[94]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.913ns (cell 0.233ns (3%), net 5.680ns (97%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x013y068z3          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.q[0]
net (fo=53)                             5.680         10.073          net: debug_hub_top/slave_0_ctrl_sync_vld,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[94]_syn_3.ce
reg                 x034y067z2          0.087    r    10.160               
--------------------------------------------------------------------  ---------------
Arrival                                               10.160               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[94]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.807               

Slack               : 1.891ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[71]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.829ns (cell 0.495ns (8%), net 5.334ns (92%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x013y069z0          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.q[0]
net (fo=2)                              0.602          4.995          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.d[0]
LUT2                x013y068z3          0.262    r     5.257       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.f[0]
net (fo=53)                             4.732          9.989          net: debug_hub_top/U_0_handshake_sync_ctrl/req_sync_pos_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[71]_syn_3.ce
reg                 x037y065z0          0.087    r    10.076               
--------------------------------------------------------------------  ---------------
Arrival                                               10.076               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[71]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.891               

Slack               : 1.891ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[79]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.829ns (cell 0.495ns (8%), net 5.334ns (92%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x013y069z0          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.q[0]
net (fo=2)                              0.602          4.995          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.d[0]
LUT2                x013y068z3          0.262    r     5.257       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.f[0]
net (fo=53)                             4.732          9.989          net: debug_hub_top/U_0_handshake_sync_ctrl/req_sync_pos_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[79]_syn_3.ce
reg                 x037y065z1          0.087    r    10.076               
--------------------------------------------------------------------  ---------------
Arrival                                               10.076               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[79]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.891               

Slack               : 1.891ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.829ns (cell 0.495ns (8%), net 5.334ns (92%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x013y069z0          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.q[0]
net (fo=2)                              0.602          4.995          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.d[0]
LUT2                x013y068z3          0.262    r     5.257       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.f[0]
net (fo=53)                             4.732          9.989          net: debug_hub_top/U_0_handshake_sync_ctrl/req_sync_pos_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.ce
reg                 x037y065z2          0.087    r    10.076               
--------------------------------------------------------------------  ---------------
Arrival                                               10.076               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.891               

Slack               : 1.891ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[86]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.829ns (cell 0.495ns (8%), net 5.334ns (92%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x013y069z0          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_4.q[0]
net (fo=2)                              0.602          4.995          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.d[0]
LUT2                x013y068z3          0.262    r     5.257       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.f[0]
net (fo=53)                             4.732          9.989          net: debug_hub_top/U_0_handshake_sync_ctrl/req_sync_pos_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[86]_syn_3.ce
reg                 x038y060z0          0.087    r    10.076               
--------------------------------------------------------------------  ---------------
Arrival                                               10.076               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[86]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.891               

Slack               : 1.933ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[72]_syn_3.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.787ns (cell 0.233ns (4%), net 5.554ns (96%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            2.062          4.247          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x013y068z3          0.146    r     4.393          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.q[0]
net (fo=53)                             5.554          9.947          net: debug_hub_top/slave_0_ctrl_sync_vld,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[72]_syn_3.ce
reg                 x037y070z0          0.087    r    10.034               
--------------------------------------------------------------------  ---------------
Arrival                                               10.034               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.853          3.818          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[72]_syn_3.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.933               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.004ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[2]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_15.addra[5] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.341ns (cell 0.109ns (31%), net 0.232ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[2]_syn_3.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x023y064z1          0.109    f     3.438          pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[2]_syn_3.q[0]
net (fo=7)                              0.232          3.670          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_addr[2],  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_15.addra[5]
EMB (reg)           x024y063            0.000    f     3.670       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.670               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_15.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.004               

Slack               : 0.021ns
Begin Point         : u7_rx_fifo/wr_addr_reg[4]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_1.addra[8] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.366ns (cell 0.109ns (29%), net 0.257ns (71%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x005y050z1          0.109    f     3.438          pin: u7_rx_fifo/wr_addr_reg[4]_syn_4.q[0]
net (fo=7)                              0.257          3.695          net: u7_rx_fifo/wr_addr[5],  ../../import/rx_client_fifo.v(76)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.addra[8]
EMB (reg)           x008y045            0.000    f     3.695       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.695               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.021               

Slack               : 0.035ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[48]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.417ns (cell 0.161ns (38%), net 0.256ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x014y057z2          0.109    f     3.438          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.q[0]
net (fo=28)                             0.256          3.694          net: cwc_slave_0_rst_dup_2,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[48]_syn_3.sr
reg                 x014y058z3          0.052    f     3.746               
--------------------------------------------------------------------  ---------------
Arrival                                                3.746               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[48]_syn_3.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.912               
clock uncertainty                       0.100          4.012               
clock pessimism                        -0.301          3.711               
--------------------------------------------------------------------  ---------------
Required                                               3.711               
--------------------------------------------------------------------  ---------------
Slack                                                  0.035               

Slack               : 0.035ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.417ns (cell 0.161ns (38%), net 0.256ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x014y057z2          0.109    f     3.438          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.q[0]
net (fo=28)                             0.256          3.694          net: cwc_slave_0_rst_dup_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_3.sr
reg                 x014y058z2          0.052    f     3.746               
--------------------------------------------------------------------  ---------------
Arrival                                                3.746               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_3.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.912               
clock uncertainty                       0.100          4.012               
clock pessimism                        -0.301          3.711               
--------------------------------------------------------------------  ---------------
Required                                               3.711               
--------------------------------------------------------------------  ---------------
Slack                                                  0.035               

Slack               : 0.054ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[8]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/stop_count_reg[5]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[8]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x027y069z0          0.109    f     3.438          pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[8]_syn_4.q[0]
net (fo=32)                             0.256          3.694          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/U_cwc_bus_top/trig_rstn,  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/stop_count_reg[5]_syn_4.sr
reg                 x025y069z2          0.087    r     3.781               
--------------------------------------------------------------------  ---------------
Arrival                                                3.781               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/stop_count_reg[5]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.912               
clock uncertainty                       0.100          4.012               
clock pessimism                        -0.285          3.727               
--------------------------------------------------------------------  ---------------
Required                                               3.727               
--------------------------------------------------------------------  ---------------
Slack                                                  0.054               

Slack               : 0.054ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[8]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/stop_count_reg[7]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[8]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x027y069z0          0.109    f     3.438          pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[8]_syn_4.q[0]
net (fo=32)                             0.256          3.694          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/U_cwc_bus_top/trig_rstn,  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/stop_count_reg[7]_syn_4.sr
reg                 x025y069z3          0.087    r     3.781               
--------------------------------------------------------------------  ---------------
Arrival                                                3.781               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/stop_count_reg[7]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.912               
clock uncertainty                       0.100          4.012               
clock pessimism                        -0.285          3.727               
--------------------------------------------------------------------  ---------------
Required                                               3.727               
--------------------------------------------------------------------  ---------------
Slack                                                  0.054               

Slack               : 0.054ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[50]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.161ns (36%), net 0.275ns (64%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x014y057z2          0.109    f     3.438          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.q[0]
net (fo=28)                             0.275          3.713          net: cwc_slave_0_rst_dup_2,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[50]_syn_3.sr
reg                 x014y056z2          0.052    f     3.765               
--------------------------------------------------------------------  ---------------
Arrival                                                3.765               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[50]_syn_3.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.912               
clock uncertainty                       0.100          4.012               
clock pessimism                        -0.301          3.711               
--------------------------------------------------------------------  ---------------
Required                                               3.711               
--------------------------------------------------------------------  ---------------
Slack                                                  0.054               

Slack               : 0.086ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_1.dia[6] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.431ns (cell 0.109ns (25%), net 0.322ns (75%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[6]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x007y050z3          0.109    f     3.438          pin: u7_rx_fifo/wr_data_bram_reg[6]_syn_4.q[1]
net (fo=4)                              0.322          3.760          net: u7_rx_fifo/wr_data_bram[6],  ../../import/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.dia[6]
EMB (reg)           x008y045            0.000    f     3.760       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.760               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.086               

Slack               : 0.086ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_11.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.431ns (cell 0.109ns (25%), net 0.322ns (75%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[6]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x007y050z3          0.109    f     3.438          pin: u7_rx_fifo/wr_data_bram_reg[6]_syn_4.q[0]
net (fo=4)                              0.322          3.760          net: u7_rx_fifo/wr_data_bram[7],  ../../import/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.dia[7]
EMB (reg)           x008y045            0.000    f     3.760       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.760               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.086               

Slack               : 0.086ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[1]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.dia[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.431ns (cell 0.109ns (25%), net 0.322ns (75%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.756          3.329          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[1]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x023y058z3          0.109    f     3.438          pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[1]_syn_4.q[1]
net (fo=1)                              0.322          3.760          net: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/dia[1],  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.dia[1]
EMB (reg)           x024y054            0.000    f     3.760       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.760               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            1.930          3.659          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.086               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     8.906ns
Fmax           :     112.284MHz

Statistics:
Max            : SWNS     -0.906ns, STNS     -3.686ns,         7 Viol Endpoints,      1333 Total Endpoints,      3166 Paths Analyzed
Min            : HWNS     -0.004ns, HTNS     -0.004ns,         1 Viol Endpoints,      1333 Total Endpoints,      3166 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.906ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/state_reg[3]_syn_4.a[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.626ns (cell 4.346ns (50%), net 4.280ns (50%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y045z2          0.146    r     3.868          pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.q[0]
net (fo=8)                              1.452          5.320          net: u_frame_rw/write_buf/rd_addr[4],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.b[1]
ADDER               x018y044z0          0.539    f     5.859       1  pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          5.859          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     5.932          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          5.932          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.144    f     6.076       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[0]
net (fo=3)                              0.858          6.934          net: u_frame_rw/frame_fifo_write_m0/rdusedw[7],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.a[0]
ADDER               x015y040z2          0.947    r     7.881       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          7.881          net: u_frame_rw/frame_fifo_write_m0/add1_syn_116,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x015y040z3          0.132    f     8.013          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          8.013          net: u_frame_rw/frame_fifo_write_m0/add1_syn_120,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x015y041z2          0.453    f     8.466       4  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fx[1]
net (fo=1)                              0.675          9.141          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[18],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.b[1]
ADDER               x017y042z1          0.539    f     9.680       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          9.680          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_41,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x017y043z0          0.073    f     9.753          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          9.753          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x017y043z1          0.144    f     9.897       6  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=6)                              0.680         10.577          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.a[1]
LUT3                x015y045z3          0.424    f    11.001       7  pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.f[1]
net (fo=5)                              0.615         11.616          net: u_frame_rw/frame_fifo_read_m0/sel2_syn_168,  ../../import/frame_fifo_read.v(198)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/state_reg[3]_syn_4.a[1]
LUT5 (reg)          x014y048z1          0.732    f    12.348       8  net: u_frame_rw/frame_fifo_read_m0/state_reg_syn_1[3],  ../../import/frame_fifo_read.v(183)
--------------------------------------------------------------------  ---------------
Arrival                                               12.348               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/state_reg[3]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.906               

Slack               : -0.806ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/App_rd_en_r_reg_syn_8.a[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.526ns (cell 4.346ns (50%), net 4.180ns (50%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y045z2          0.146    r     3.868          pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.q[0]
net (fo=8)                              1.452          5.320          net: u_frame_rw/write_buf/rd_addr[4],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.b[1]
ADDER               x018y044z0          0.539    f     5.859       1  pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          5.859          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     5.932          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          5.932          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.144    f     6.076       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[0]
net (fo=3)                              0.858          6.934          net: u_frame_rw/frame_fifo_write_m0/rdusedw[7],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.a[0]
ADDER               x015y040z2          0.947    r     7.881       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          7.881          net: u_frame_rw/frame_fifo_write_m0/add1_syn_116,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x015y040z3          0.132    f     8.013          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          8.013          net: u_frame_rw/frame_fifo_write_m0/add1_syn_120,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x015y041z2          0.453    f     8.466       4  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fx[1]
net (fo=1)                              0.675          9.141          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[18],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.b[1]
ADDER               x017y042z1          0.539    f     9.680       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          9.680          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_41,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x017y043z0          0.073    f     9.753          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          9.753          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x017y043z1          0.144    f     9.897       6  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=6)                              0.680         10.577          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.a[1]
LUT3                x015y045z3          0.424    f    11.001       7  pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.f[1]
net (fo=5)                              0.515         11.516          net: u_frame_rw/frame_fifo_read_m0/sel2_syn_168,  ../../import/frame_fifo_read.v(198)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/App_rd_en_r_reg_syn_8.a[1]
LUT5 (reg)          x014y048z0          0.732    f    12.248       8  net: u_frame_rw/frame_fifo_read_m0/App_rd_en_r,  ../../import/frame_fifo_read.v(70)
--------------------------------------------------------------------  ---------------
Arrival                                               12.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/App_rd_en_r_reg_syn_8.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.806               

Slack               : -0.723ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/App_rd_en_d0_reg_syn_5.a[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.443ns (cell 4.156ns (49%), net 4.287ns (51%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT4=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y045z2          0.146    r     3.868          pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.q[0]
net (fo=8)                              1.452          5.320          net: u_frame_rw/write_buf/rd_addr[4],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.b[1]
ADDER               x018y044z0          0.539    f     5.859       1  pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          5.859          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     5.932          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          5.932          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.144    f     6.076       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[0]
net (fo=3)                              0.858          6.934          net: u_frame_rw/frame_fifo_write_m0/rdusedw[7],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.a[0]
ADDER               x015y040z2          0.947    r     7.881       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          7.881          net: u_frame_rw/frame_fifo_write_m0/add1_syn_116,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x015y040z3          0.132    f     8.013          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          8.013          net: u_frame_rw/frame_fifo_write_m0/add1_syn_120,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x015y041z2          0.453    f     8.466       4  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fx[1]
net (fo=1)                              0.675          9.141          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[18],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.b[1]
ADDER               x017y042z1          0.539    f     9.680       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          9.680          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_41,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x017y043z0          0.073    f     9.753          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          9.753          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x017y043z1          0.144    f     9.897       6  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=6)                              0.680         10.577          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.a[1]
LUT3                x015y045z3          0.424    f    11.001       7  pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.f[1]
net (fo=5)                              0.622         11.623          net: u_frame_rw/frame_fifo_read_m0/sel2_syn_168,  ../../import/frame_fifo_read.v(198)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/App_rd_en_d0_reg_syn_5.a[0]
LUT4 (reg)          x014y049z3          0.542    f    12.165       8  net: u_frame_rw/frame_fifo_read_m0/state_reg_syn_1[2],  ../../import/frame_fifo_read.v(183)
--------------------------------------------------------------------  ---------------
Arrival                                               12.165               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/App_rd_en_d0_reg_syn_5.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.723               

Slack               : -0.471ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.addrb[8] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.057ns (cell 2.004ns (24%), net 6.053ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT3=2  ADDER=2  LUT5=1  EMB=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y045z2          0.146    r     3.868          pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.q[0]
net (fo=8)                              1.452          5.320          net: u_frame_rw/write_buf/rd_addr[4],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.b[1]
ADDER               x018y044z0          0.539    f     5.859       1  pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          5.859          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     5.932          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          5.932          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.355    f     6.287       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=8)                              0.757          7.044          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/write_buf/rd_addr_b[8]_syn_12.a[1]
LUT5                x017y043z2          0.424    f     7.468       3  pin: u_frame_rw/write_buf/rd_addr_b[8]_syn_12.f[1]
net (fo=1)                              0.795          8.263          net: u_frame_rw/write_buf/rd_addr_b[8]_syn_2,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_2d_reg[7]_syn_4.d[0]
LUT3                x015y042z1          0.205    r     8.468       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_2d_reg[7]_syn_4.f[0]
net (fo=14)                             2.108         10.576          net: u_frame_rw/write_buf/rd_en_s,  ../../import/afifo_16_32_256.v(56)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.d[0]
LUT3                x020y046z2          0.262    r    10.838       5  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.f[0]
net (fo=2)                              0.941         11.779          net: u_frame_rw/write_buf/rd_addr_b[4],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.addrb[8]
EMB (reg)           x024y036            0.000    f    11.779       6       
--------------------------------------------------------------------  ---------------
Arrival                                               11.779               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clkb
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.250         11.096               
clock uncertainty                      -0.100         10.996               
clock pessimism                         0.312         11.308               
--------------------------------------------------------------------  ---------------
Required                                              11.308               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.471               

Slack               : -0.448ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/state_reg[2]_syn_4.a[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.168ns (cell 4.184ns (51%), net 3.984ns (49%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y045z2          0.146    r     3.868          pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.q[0]
net (fo=8)                              1.452          5.320          net: u_frame_rw/write_buf/rd_addr[4],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.b[1]
ADDER               x018y044z0          0.539    f     5.859       1  pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          5.859          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     5.932          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          5.932          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.144    f     6.076       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[0]
net (fo=3)                              0.858          6.934          net: u_frame_rw/frame_fifo_write_m0/rdusedw[7],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.a[0]
ADDER               x015y040z2          0.947    r     7.881       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          7.881          net: u_frame_rw/frame_fifo_write_m0/add1_syn_116,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x015y040z3          0.132    f     8.013          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          8.013          net: u_frame_rw/frame_fifo_write_m0/add1_syn_120,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x015y041z2          0.453    f     8.466       4  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fx[1]
net (fo=1)                              0.675          9.141          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[18],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.b[1]
ADDER               x017y042z1          0.539    f     9.680       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          9.680          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_41,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x017y043z0          0.073    f     9.753          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          9.753          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x017y043z1          0.144    f     9.897       6  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=6)                              0.532         10.429          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.d[0]
LUT3                x015y045z3          0.262    r    10.691       7  pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.f[0]
net (fo=2)                              0.467         11.158          net: u_frame_rw/frame_fifo_write_m0/sel2_syn_162,  ../../import/frame_fifo_write.v(163)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/state_reg[2]_syn_4.a[1]
LUT5 (reg)          x014y045z1          0.732    f    11.890       8  net: u_frame_rw/frame_fifo_write_m0/state_reg_syn_1[2],  ../../import/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                               11.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.448               

Slack               : -0.171ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/state_reg[3]_syn_4.a[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.891ns (cell 3.922ns (49%), net 3.969ns (51%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( ADDER=6  LUT5=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y045z2          0.146    r     3.868          pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.q[0]
net (fo=8)                              1.452          5.320          net: u_frame_rw/write_buf/rd_addr[4],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.b[1]
ADDER               x018y044z0          0.539    f     5.859       1  pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          5.859          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     5.932          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          5.932          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.144    f     6.076       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[0]
net (fo=3)                              0.858          6.934          net: u_frame_rw/frame_fifo_write_m0/rdusedw[7],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.a[0]
ADDER               x015y040z2          0.947    r     7.881       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          7.881          net: u_frame_rw/frame_fifo_write_m0/add1_syn_116,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x015y040z3          0.132    f     8.013          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          8.013          net: u_frame_rw/frame_fifo_write_m0/add1_syn_120,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x015y041z2          0.453    f     8.466       4  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fx[1]
net (fo=1)                              0.675          9.141          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[18],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.b[1]
ADDER               x017y042z1          0.539    f     9.680       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          9.680          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_41,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x017y043z0          0.073    f     9.753          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          9.753          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x017y043z1          0.144    f     9.897       6  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=6)                              0.984         10.881          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/state_reg[3]_syn_4.a[1]
LUT5 (reg)          x015y045z0          0.732    f    11.613       7  net: u_frame_rw/frame_fifo_write_m0/state_reg_syn_1[3],  ../../import/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                               11.613               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/state_reg[3]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.171               

Slack               : -0.161ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addrb[11] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.747ns (cell 2.004ns (25%), net 5.743ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT3=2  ADDER=2  LUT5=1  EMB=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y045z2          0.146    r     3.868          pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.q[0]
net (fo=8)                              1.452          5.320          net: u_frame_rw/write_buf/rd_addr[4],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.b[1]
ADDER               x018y044z0          0.539    f     5.859       1  pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          5.859          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     5.932          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          5.932          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.355    f     6.287       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=8)                              0.757          7.044          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/write_buf/rd_addr_b[8]_syn_12.a[1]
LUT5                x017y043z2          0.424    f     7.468       3  pin: u_frame_rw/write_buf/rd_addr_b[8]_syn_12.f[1]
net (fo=1)                              0.795          8.263          net: u_frame_rw/write_buf/rd_addr_b[8]_syn_2,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_2d_reg[7]_syn_4.d[0]
LUT3                x015y042z1          0.205    r     8.468       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_2d_reg[7]_syn_4.f[0]
net (fo=14)                             2.108         10.576          net: u_frame_rw/write_buf/rd_en_s,  ../../import/afifo_16_32_256.v(56)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.d[1]
LUT3                x020y046z2          0.262    r    10.838       5  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.f[1]
net (fo=2)                              0.631         11.469          net: u_frame_rw/write_buf/rd_addr_b[7],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addrb[11]
EMB (reg)           x024y045            0.000    f    11.469       6       
--------------------------------------------------------------------  ---------------
Arrival                                               11.469               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clkb
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.250         11.096               
clock uncertainty                      -0.100         10.996               
clock pessimism                         0.312         11.308               
--------------------------------------------------------------------  ---------------
Required                                              11.308               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.161               

Slack               : 0.272ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.448ns (cell 3.922ns (52%), net 3.526ns (48%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( ADDER=6  LUT5=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y045z2          0.146    r     3.868          pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.q[0]
net (fo=8)                              1.452          5.320          net: u_frame_rw/write_buf/rd_addr[4],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.b[1]
ADDER               x018y044z0          0.539    f     5.859       1  pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          5.859          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     5.932          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          5.932          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.144    f     6.076       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[0]
net (fo=3)                              0.858          6.934          net: u_frame_rw/frame_fifo_write_m0/rdusedw[7],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.a[0]
ADDER               x015y040z2          0.947    r     7.881       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          7.881          net: u_frame_rw/frame_fifo_write_m0/add1_syn_116,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x015y040z3          0.132    f     8.013          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          8.013          net: u_frame_rw/frame_fifo_write_m0/add1_syn_120,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x015y041z2          0.453    f     8.466       4  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fx[1]
net (fo=1)                              0.675          9.141          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[18],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.b[1]
ADDER               x017y042z1          0.539    f     9.680       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          9.680          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_41,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x017y043z0          0.073    f     9.753          pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          9.753          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x017y043z1          0.144    f     9.897       6  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=6)                              0.541         10.438          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[1]
LUT5 (reg)          x015y044z1          0.732    f    11.170       7  net: u_frame_rw/frame_fifo_write_m0/App_wr_en_r,  ../../import/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                               11.170               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                  0.272               

Slack               : 0.954ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_addr_reg[7]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.766ns (cell 1.829ns (27%), net 4.937ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y045z2          0.146    r     3.868          pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.q[0]
net (fo=8)                              1.452          5.320          net: u_frame_rw/write_buf/rd_addr[4],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.b[1]
ADDER               x018y044z0          0.539    f     5.859       1  pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          5.859          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     5.932          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          5.932          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.355    f     6.287       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=8)                              0.757          7.044          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/write_buf/rd_addr_b[8]_syn_12.a[1]
LUT5                x017y043z2          0.424    f     7.468       3  pin: u_frame_rw/write_buf/rd_addr_b[8]_syn_12.f[1]
net (fo=1)                              0.795          8.263          net: u_frame_rw/write_buf/rd_addr_b[8]_syn_2,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_2d_reg[7]_syn_4.d[0]
LUT3                x015y042z1          0.205    r     8.468       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_2d_reg[7]_syn_4.f[0]
net (fo=14)                             1.933         10.401          net: u_frame_rw/write_buf/rd_en_s,  ../../import/afifo_16_32_256.v(56)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[7]_syn_4.ce
reg                 x019y046z3          0.087    r    10.488               
--------------------------------------------------------------------  ---------------
Arrival                                               10.488               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[7]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                  0.954               

Slack               : 1.243ns
Begin Point         : u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_addr_reg[5]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.477ns (cell 1.829ns (28%), net 4.648ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x018y045z2          0.146    r     3.868          pin: u_frame_rw/write_buf/rd_addr_reg[0]_syn_4.q[0]
net (fo=8)                              1.452          5.320          net: u_frame_rw/write_buf/rd_addr[4],  ../../import/afifo_16_32_256.v(54)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.b[1]
ADDER               x018y044z0          0.539    f     5.859       1  pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          5.859          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     5.932          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          5.932          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.355    f     6.287       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=8)                              0.757          7.044          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/write_buf/rd_addr_b[8]_syn_12.a[1]
LUT5                x017y043z2          0.424    f     7.468       3  pin: u_frame_rw/write_buf/rd_addr_b[8]_syn_12.f[1]
net (fo=1)                              0.795          8.263          net: u_frame_rw/write_buf/rd_addr_b[8]_syn_2,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_2d_reg[7]_syn_4.d[0]
LUT3                x015y042z1          0.205    r     8.468       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_2d_reg[7]_syn_4.f[0]
net (fo=14)                             1.644         10.112          net: u_frame_rw/write_buf/rd_en_s,  ../../import/afifo_16_32_256.v(56)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[5]_syn_4.ce
reg                 x019y046z1          0.087    r    10.199               
--------------------------------------------------------------------  ---------------
Arrival                                               10.199               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_addr_reg[5]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.312         11.442               
--------------------------------------------------------------------  ---------------
Required                                              11.442               
--------------------------------------------------------------------  ---------------
Slack                                                  1.243               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.004ns
Begin Point         : u_frame_rw/read_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.addra[6] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.341ns (cell 0.109ns (31%), net 0.232ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.938          2.940          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x023y050z1          0.109    f     3.049          pin: u_frame_rw/read_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=8)                              0.232          3.281          net: u_frame_rw/read_buf/wr_addr[2],  ../../import/afifo_32_16_256.v(53)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.addra[6]
EMB (reg)           x024y045            0.000    f     3.281       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.281               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clka
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.004               

Slack               : 0.103ns
Begin Point         : u_frame_rw/read_buf/wr_addr_reg[3]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addra[4] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.938          2.940          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_addr_reg[3]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x023y051z0          0.109    f     3.049          pin: u_frame_rw/read_buf/wr_addr_reg[3]_syn_4.q[0]
net (fo=8)                              0.339          3.388          net: u_frame_rw/read_buf/wr_addr[1],  ../../import/afifo_32_16_256.v(53)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addra[4]
EMB (reg)           x024y045            0.000    f     3.388       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.388               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clka
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.103               

Slack               : 0.112ns
Begin Point         : u_frame_rw/read_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.510ns (cell 0.161ns (31%), net 0.349ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.938          2.940          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x028y048z0          0.109    f     3.049          pin: u_frame_rw/read_buf/asy_w_rst1_reg_syn_4.q[1]
net (fo=25)                             0.349          3.398          net: u_frame_rw/read_buf/ram_inst/rsta,  ../../import/afifo_32_16_256.v(376)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.sr
reg                 x025y048z0          0.052    f     3.450               
--------------------------------------------------------------------  ---------------
Arrival                                                3.450               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.485               
clock uncertainty                       0.100          3.585               
clock pessimism                        -0.247          3.338               
--------------------------------------------------------------------  ---------------
Required                                               3.338               
--------------------------------------------------------------------  ---------------
Slack                                                  0.112               

Slack               : 0.118ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/found_reg_syn_50.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.516ns (cell 0.161ns (31%), net 0.355ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.938          2.940          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.109    f     3.049          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.355          3.404          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/found_reg_syn_50.sr
reg                 x023y038z1          0.052    f     3.456               
--------------------------------------------------------------------  ---------------
Arrival                                                3.456               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/found_reg_syn_50.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.485               
clock uncertainty                       0.100          3.585               
clock pessimism                        -0.247          3.338               
--------------------------------------------------------------------  ---------------
Required                                               3.338               
--------------------------------------------------------------------  ---------------
Slack                                                  0.118               

Slack               : 0.151ns
Begin Point         : u6_tx_fifo/rd_start_addr_reg[4]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.938          2.940          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[4]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y035z1          0.109    f     3.049          pin: u6_tx_fifo/rd_start_addr_reg[4]_syn_3.q[0]
net (fo=1)                              0.216          3.265          net: u6_tx_fifo/rd_start_addr[5],  ../../import/tx_client_fifo.v(149)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.mi[0]
reg                 x004y036z3          0.095    f     3.360          net: u6_tx_fifo/rd_addr_txfer[5],  ../../import/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.184          3.209               
--------------------------------------------------------------------  ---------------
Required                                               3.209               
--------------------------------------------------------------------  ---------------
Slack                                                  0.151               

Slack               : 0.188ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_n_syn_18.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.rstb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.583ns (cell 0.109ns (18%), net 0.474ns (82%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.938          2.940          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_n_syn_18.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x022y039z1          0.109    f     3.049          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_n_syn_18.q[0]
net (fo=26)                             0.474          3.523          net: u_frame_rw/write_buf/ram_inst/rstb,  ../../import/afifo_16_32_256.v(383)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.rstb
EMB (reg)           x024y045            0.000    f     3.523               
--------------------------------------------------------------------  ---------------
Arrival                                                3.523               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clkb
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.247          3.335               
--------------------------------------------------------------------  ---------------
Required                                               3.335               
--------------------------------------------------------------------  ---------------
Slack                                                  0.188               

Slack               : 0.205ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_n_syn_18.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.603ns (cell 0.161ns (26%), net 0.442ns (74%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.938          2.940          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.109    f     3.049          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.442          3.491          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_n_syn_18.sr
reg                 x022y039z1          0.052    f     3.543               
--------------------------------------------------------------------  ---------------
Arrival                                                3.543               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_n_syn_18.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.485               
clock uncertainty                       0.100          3.585               
clock pessimism                        -0.247          3.338               
--------------------------------------------------------------------  ---------------
Required                                               3.338               
--------------------------------------------------------------------  ---------------
Slack                                                  0.205               

Slack               : 0.214ns
Begin Point         : u6_tx_fifo/rd_start_addr_reg[11]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.938          2.940          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[11]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x005y037z1          0.109    f     3.049          pin: u6_tx_fifo/rd_start_addr_reg[11]_syn_4.q[0]
net (fo=1)                              0.216          3.265          net: u6_tx_fifo/rd_start_addr[11],  ../../import/tx_client_fifo.v(149)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.mi[0]
reg                 x004y037z2          0.095    f     3.360          net: u6_tx_fifo/rd_addr_txfer[11],  ../../import/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_sdram/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[10]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[15]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.938          2.940          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[10]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x010y044z0          0.109    f     3.049          pin: u_sdram/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[10]_syn_3.q[0]
net (fo=1)                              0.216          3.265          net: u_sdram/u2_ram/u1_init_ref/sdr_ref_ack_sft[14],  ../../import/sdr_init_ref.enc.v(46)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[15]_syn_4.mi[0]
reg                 x011y044z2          0.095    f     3.360          net: u_sdram/u2_ram/u1_init_ref/sdr_ref_ack_sft[15],  ../../import/sdr_init_ref.enc.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[15]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/App_rd_addr_r_reg[15]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/app_rd_addr_1d_reg[15]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.938          2.940          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/App_rd_addr_r_reg[15]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x026y038z2          0.109    f     3.049          pin: u_frame_rw/frame_fifo_read_m0/App_rd_addr_r_reg[15]_syn_4.q[0]
net (fo=2)                              0.216          3.265          net: u_frame_rw/frame_fifo_read_m0/App_rd_addr[15],  ../../import/frame_fifo_read.v(28)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_rd_addr_1d_reg[15]_syn_3.mi[1]
reg                 x025y038z3          0.095    f     3.360          net: u_sdram/u2_ram/u2_wrrd/app_rd_addr_1d[15],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_rd_addr_1d_reg[15]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> sd_card_clk
Type           :     Self
From Clock     :     sd_card_clk
To Clock       :     sd_card_clk
Min Period     :     10.248ns
Fmax           :     97.580MHz

Statistics:
Max            : SWNS     -0.248ns, STNS     -0.248ns,         1 Viol Endpoints,       939 Total Endpoints,      6033 Paths Analyzed
Min            : HWNS     -3.121ns, HTNS    -28.127ns,        12 Viol Endpoints,       939 Total Endpoints,      6033 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.248ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.968ns (cell 6.056ns (60%), net 3.912ns (40%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.276          1.869          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y030z0          0.146    r     2.015          pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.q[1]
net (fo=5)                              1.784          3.799          net: u_sd_card_bmp/bmp_read_m0/width[1],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[1]
MULT18              x016y027            3.563    f     7.362       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[8]
net (fo=1)                              0.767          8.129          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_110,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.e[0]
ADDER               x015y033z2          1.102    f     9.231       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fx[1]
net (fo=1)                              0.607          9.838          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[10],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.e[1]
ADDER               x014y033z2          0.715    f    10.553       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fco
net (fo=1)                              0.000         10.553          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_376,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.fci
ADDER               x014y033z3          0.387    f    10.940       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.fx[0]
net (fo=1)                              0.754         11.694          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[12],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28]_syn_4.mi[0]
reg                 x014y033z1          0.143    r    11.837          net: u_sd_card_bmp/bmp_read_m0/total_pixels[30],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                               11.837               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.248               

Slack               : 0.063ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[24]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.657ns (cell 6.056ns (62%), net 3.601ns (38%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.276          1.869          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y030z0          0.146    r     2.015          pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.q[1]
net (fo=5)                              1.784          3.799          net: u_sd_card_bmp/bmp_read_m0/width[1],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[1]
MULT18              x016y027            3.563    f     7.362       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[1]
net (fo=1)                              0.473          7.835          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_103,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.d[1]
ADDER               x015y032z2          0.715    f     8.550       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fco
net (fo=1)                              0.000          8.550          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_295,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fci
ADDER               x015y032z3          0.387    f     8.937       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fx[0]
net (fo=1)                              0.607          9.544          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[4],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.e[0]
ADDER               x014y032z3          1.102    f    10.646       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fx[1]
net (fo=1)                              0.737         11.383          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[6],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[24]_syn_4.mi[0]
reg                 x014y033z0          0.143    r    11.526          net: u_sd_card_bmp/bmp_read_m0/total_pixels[24],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                               11.526               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[24]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.063               

Slack               : 0.173ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.547ns (cell 5.933ns (62%), net 3.614ns (38%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.276          1.869          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y030z0          0.146    r     2.015          pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.q[1]
net (fo=5)                              1.784          3.799          net: u_sd_card_bmp/bmp_read_m0/width[1],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[1]
MULT18              x016y027            3.563    f     7.362       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[8]
net (fo=1)                              0.767          8.129          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_110,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.e[0]
ADDER               x015y033z2          1.102    f     9.231       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fx[1]
net (fo=1)                              0.607          9.838          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[10],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.e[1]
ADDER               x014y033z2          0.715    f    10.553       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fco
net (fo=1)                              0.000         10.553          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_376,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.fci
ADDER               x014y033z3          0.264    r    10.817       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.f[1]
net (fo=1)                              0.456         11.273          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[13],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29]_syn_4.mi[0]
reg                 x013y034z3          0.143    r    11.416          net: u_sd_card_bmp/bmp_read_m0/total_pixels[31],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                               11.416               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.173               

Slack               : 0.208ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28]_syn_4.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.512ns (cell 6.188ns (65%), net 3.324ns (35%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( ADDER=4  MULT18=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.276          1.869          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y030z0          0.146    r     2.015          pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.q[1]
net (fo=5)                              1.784          3.799          net: u_sd_card_bmp/bmp_read_m0/width[1],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[1]
MULT18              x016y027            3.563    f     7.362       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[1]
net (fo=1)                              0.473          7.835          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_103,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.d[1]
ADDER               x015y032z2          0.715    f     8.550       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fco
net (fo=1)                              0.000          8.550          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_295,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fci
ADDER               x015y032z3          0.387    f     8.937       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fx[0]
net (fo=1)                              0.607          9.544          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[4],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.e[0]
ADDER               x014y032z3          0.781    f    10.325       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fco
net (fo=1)                              0.000         10.325          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_372,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fci
ADDER               x014y033z2          0.453    f    10.778       5  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fx[1]
net (fo=1)                              0.460         11.238          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[10],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28]_syn_4.mi[1]
reg                 x014y033z1          0.143    r    11.381          net: u_sd_card_bmp/bmp_read_m0/total_pixels[28],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                               11.381               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.208               

Slack               : 0.236ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29]_syn_4.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.484ns (cell 5.867ns (61%), net 3.617ns (39%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.276          1.869          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y030z0          0.146    r     2.015          pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.q[1]
net (fo=5)                              1.784          3.799          net: u_sd_card_bmp/bmp_read_m0/width[1],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[1]
MULT18              x016y027            3.563    f     7.362       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[8]
net (fo=1)                              0.767          8.129          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_110,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.e[0]
ADDER               x015y033z2          1.102    f     9.231       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fx[1]
net (fo=1)                              0.607          9.838          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[10],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.e[1]
ADDER               x014y033z2          0.715    f    10.553       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fco
net (fo=1)                              0.000         10.553          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_376,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.fci
ADDER               x014y033z3          0.198    r    10.751       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.f[0]
net (fo=1)                              0.459         11.210          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[11],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29]_syn_4.mi[1]
reg                 x013y034z3          0.143    r    11.353          net: u_sd_card_bmp/bmp_read_m0/total_pixels[29],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                               11.353               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.236               

Slack               : 0.259ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[20]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.461ns (cell 6.056ns (64%), net 3.405ns (36%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.276          1.869          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y030z0          0.146    r     2.015          pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.q[0]
net (fo=6)                              1.295          3.310          net: u_sd_card_bmp/bmp_read_m0/width[0],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[0]
MULT18              x016y027            3.563    f     6.873       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[0]
net (fo=1)                              0.765          7.638          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_102,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.e[0]
ADDER               x015y032z2          1.102    f     8.740       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fx[1]
net (fo=1)                              0.591          9.331          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[2],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.e[1]
ADDER               x014y032z2          0.715    f    10.046       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.fco
net (fo=1)                              0.000         10.046          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_368,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fci
ADDER               x014y032z3          0.387    f    10.433       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fx[0]
net (fo=1)                              0.754         11.187          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[4],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[20]_syn_3.mi[0]
reg                 x014y032z0          0.143    r    11.330          net: u_sd_card_bmp/bmp_read_m0/total_pixels[22],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                               11.330               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[20]_syn_3.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.259               

Slack               : 0.271ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.449ns (cell 6.122ns (64%), net 3.327ns (36%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( ADDER=4  MULT18=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.276          1.869          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y030z0          0.146    r     2.015          pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.q[1]
net (fo=5)                              1.784          3.799          net: u_sd_card_bmp/bmp_read_m0/width[1],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[1]
MULT18              x016y027            3.563    f     7.362       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[1]
net (fo=1)                              0.473          7.835          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_103,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.d[1]
ADDER               x015y032z2          0.715    f     8.550       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fco
net (fo=1)                              0.000          8.550          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_295,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fci
ADDER               x015y032z3          0.387    f     8.937       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fx[0]
net (fo=1)                              0.607          9.544          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[4],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.e[0]
ADDER               x014y032z3          0.781    f    10.325       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fco
net (fo=1)                              0.000         10.325          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_372,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fci
ADDER               x014y033z2          0.387    f    10.712       5  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fx[0]
net (fo=1)                              0.463         11.175          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[8],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26]_syn_3.mi[1]
reg                 x013y035z2          0.143    r    11.318          net: u_sd_card_bmp/bmp_read_m0/total_pixels[26],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                               11.318               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26]_syn_3.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.271               

Slack               : 0.386ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[21]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.334ns (cell 5.933ns (63%), net 3.401ns (37%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.276          1.869          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y030z0          0.146    r     2.015          pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.q[0]
net (fo=6)                              1.295          3.310          net: u_sd_card_bmp/bmp_read_m0/width[0],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[0]
MULT18              x016y027            3.563    f     6.873       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[0]
net (fo=1)                              0.765          7.638          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_102,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.e[0]
ADDER               x015y032z2          1.102    f     8.740       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fx[1]
net (fo=1)                              0.591          9.331          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[2],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.e[1]
ADDER               x014y032z2          0.715    f    10.046       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.fco
net (fo=1)                              0.000         10.046          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_368,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fci
ADDER               x014y032z3          0.264    r    10.310       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.f[1]
net (fo=1)                              0.750         11.060          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[5],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[21]_syn_3.mi[0]
reg                 x014y032z1          0.143    r    11.203          net: u_sd_card_bmp/bmp_read_m0/total_pixels[23],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                               11.203               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[21]_syn_3.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.386               

Slack               : 0.389ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.331ns (cell 5.999ns (64%), net 3.332ns (36%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( ADDER=4  MULT18=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.276          1.869          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y030z0          0.146    r     2.015          pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.q[1]
net (fo=5)                              1.784          3.799          net: u_sd_card_bmp/bmp_read_m0/width[1],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[1]
MULT18              x016y027            3.563    f     7.362       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[1]
net (fo=1)                              0.473          7.835          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_103,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.d[1]
ADDER               x015y032z2          0.715    f     8.550       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fco
net (fo=1)                              0.000          8.550          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_295,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fci
ADDER               x015y032z3          0.387    f     8.937       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fx[0]
net (fo=1)                              0.607          9.544          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[4],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.e[0]
ADDER               x014y032z3          0.781    f    10.325       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fco
net (fo=1)                              0.000         10.325          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_372,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fci
ADDER               x014y033z2          0.264    r    10.589       5  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.f[1]
net (fo=1)                              0.468         11.057          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[9],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26]_syn_3.mi[0]
reg                 x013y035z2          0.143    r    11.200          net: u_sd_card_bmp/bmp_read_m0/total_pixels[27],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                               11.200               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26]_syn_3.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.389               

Slack               : 0.404ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[20]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.316ns (cell 5.724ns (61%), net 3.592ns (39%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( ADDER=2  MULT18=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.276          1.869          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y030z0          0.146    r     2.015          pin: u_sd_card_bmp/bmp_read_m0/width_reg[1]_syn_3.q[0]
net (fo=6)                              1.295          3.310          net: u_sd_card_bmp/bmp_read_m0/width[0],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.a[0]
MULT18              x016y027            3.563    f     6.873       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[0]
net (fo=1)                              0.765          7.638          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_102,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.e[0]
ADDER               x015y032z2          1.102    f     8.740       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fx[1]
net (fo=1)                              0.591          9.331          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[2],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.e[1]
ADDER               x014y032z2          0.770    f    10.101       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.fx[1]
net (fo=1)                              0.941         11.042          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[2],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[20]_syn_3.mi[1]
reg                 x014y032z0          0.143    r    11.185          net: u_sd_card_bmp/bmp_read_m0/total_pixels[20],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                               11.185               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[20]_syn_3.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.404               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -3.121ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dib[5] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.031ns (cell 0.305ns (29%), net 0.726ns (71%))
Clock Skew          : 3.852ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x026y046z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.q[0]
net (fo=1)                              0.401          2.210          net: u_sd_card_bmp/bmp_read_m0/bmp_data[6],  ../../import/bmp_read.v(22)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.c[0]
LUT3                x026y046z1          0.177    f     2.387       1  pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.f[0]
net (fo=1)                              0.325          2.712          net: u_frame_rw/write_data[14],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dib[5]
EMB (reg)           x024y045            0.000    f     2.712       2       
--------------------------------------------------------------------  ---------------
Arrival                                                2.712               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.200          5.857               
clock uncertainty                       0.100          5.957               
clock pessimism                        -0.124          5.833               
--------------------------------------------------------------------  ---------------
Required                                               5.833               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.121               

Slack               : -3.012ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dib[2] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.140ns (cell 0.406ns (35%), net 0.734ns (65%))
Clock Skew          : 3.852ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x026y043z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.q[1]
net (fo=1)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data[21],  ../../import/bmp_read.v(22)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[25]_syn_4.c[1]
LUT3                x025y043z3          0.278    r     2.356       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[25]_syn_4.f[1]
net (fo=1)                              0.465          2.821          net: u_frame_rw/write_data[29],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dib[2]
EMB (reg)           x024y036            0.000    f     2.821       2       
--------------------------------------------------------------------  ---------------
Arrival                                                2.821               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.200          5.857               
clock uncertainty                       0.100          5.957               
clock pessimism                        -0.124          5.833               
--------------------------------------------------------------------  ---------------
Required                                               5.833               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.012               

Slack               : -2.986ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_reg[17]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dia[7] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.166ns (cell 0.305ns (26%), net 0.861ns (74%))
Clock Skew          : 3.852ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[17]_syn_3.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x026y043z0          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[17]_syn_3.q[0]
net (fo=1)                              0.401          2.210          net: u_sd_card_bmp/bmp_read_m0/bmp_data[17],  ../../import/bmp_read.v(22)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.c[1]
LUT3                x026y043z1          0.177    f     2.387       1  pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.f[1]
net (fo=1)                              0.460          2.847          net: u_frame_rw/write_data[25],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dia[7]
EMB (reg)           x024y036            0.000    f     2.847       2       
--------------------------------------------------------------------  ---------------
Arrival                                                2.847               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.200          5.857               
clock uncertainty                       0.100          5.957               
clock pessimism                        -0.124          5.833               
--------------------------------------------------------------------  ---------------
Required                                               5.833               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.986               

Slack               : -2.670ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dia[8] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.482ns (cell 0.305ns (20%), net 1.177ns (80%))
Clock Skew          : 3.852ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x026y046z0          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.q[1]
net (fo=1)                              0.640          2.449          net: u_sd_card_bmp/bmp_read_m0/bmp_data[0],  ../../import/bmp_read.v(22)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.c[1]
LUT3                x026y046z0          0.177    f     2.626       1  pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.f[1]
net (fo=1)                              0.537          3.163          net: u_frame_rw/write_data[8],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dia[8]
EMB (reg)           x024y045            0.000    f     3.163       2       
--------------------------------------------------------------------  ---------------
Arrival                                                3.163               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.200          5.857               
clock uncertainty                       0.100          5.957               
clock pessimism                        -0.124          5.833               
--------------------------------------------------------------------  ---------------
Required                                               5.833               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.670               

Slack               : -2.181ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.971ns (cell 0.583ns (29%), net 1.388ns (71%))
Clock Skew          : 3.852ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x025y041z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[1]
net (fo=2)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en,  ../../import/bmp_read.v(21)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.c[1]
LUT3                x025y040z1          0.177    f     2.255       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          2.852          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     3.130       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          3.652          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea
EMB (reg)           x024y036            0.000    f     3.652               
--------------------------------------------------------------------  ---------------
Arrival                                                3.652               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.200          5.857               
clock uncertainty                       0.100          5.957               
clock pessimism                        -0.124          5.833               
--------------------------------------------------------------------  ---------------
Required                                               5.833               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.181               

Slack               : -2.145ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.007ns (cell 0.583ns (29%), net 1.424ns (71%))
Clock Skew          : 3.852ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x025y041z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[1]
net (fo=2)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en,  ../../import/bmp_read.v(21)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.c[1]
LUT3                x025y040z1          0.177    f     2.255       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          2.852          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     3.130       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.558          3.688          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea
EMB (reg)           x024y045            0.000    f     3.688               
--------------------------------------------------------------------  ---------------
Arrival                                                3.688               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.200          5.857               
clock uncertainty                       0.100          5.957               
clock pessimism                        -0.124          5.833               
--------------------------------------------------------------------  ---------------
Required                                               5.833               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.145               

Slack               : -2.088ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.938ns (cell 0.646ns (33%), net 1.292ns (67%))
Clock Skew          : 3.852ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x025y041z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[1]
net (fo=2)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en,  ../../import/bmp_read.v(21)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.c[1]
LUT3                x025y040z1          0.177    f     2.255       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          2.852          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     3.130       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.426          3.556          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce
reg                 x022y042z3          0.063    f     3.619               
--------------------------------------------------------------------  ---------------
Arrival                                                3.619               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.124          5.707               
--------------------------------------------------------------------  ---------------
Required                                               5.707               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.088               

Slack               : -1.992ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.034ns (cell 0.646ns (31%), net 1.388ns (69%))
Clock Skew          : 3.852ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x025y041z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[1]
net (fo=2)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en,  ../../import/bmp_read.v(21)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.c[1]
LUT3                x025y040z1          0.177    f     2.255       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          2.852          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     3.130       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          3.652          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce
reg                 x023y042z1          0.063    f     3.715               
--------------------------------------------------------------------  ---------------
Arrival                                                3.715               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.124          5.707               
--------------------------------------------------------------------  ---------------
Required                                               5.707               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.992               

Slack               : -1.992ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.034ns (cell 0.646ns (31%), net 1.388ns (69%))
Clock Skew          : 3.852ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x025y041z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[1]
net (fo=2)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en,  ../../import/bmp_read.v(21)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.c[1]
LUT3                x025y040z1          0.177    f     2.255       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          2.852          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     3.130       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          3.652          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce
reg                 x022y043z2          0.063    f     3.715               
--------------------------------------------------------------------  ---------------
Arrival                                                3.715               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.124          5.707               
--------------------------------------------------------------------  ---------------
Required                                               5.707               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.992               

Slack               : -1.992ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.034ns (cell 0.646ns (31%), net 1.388ns (69%))
Clock Skew          : 3.852ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x025y041z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[1]
net (fo=2)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en,  ../../import/bmp_read.v(21)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.c[1]
LUT3                x025y040z1          0.177    f     2.255       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          2.852          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     3.130       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          3.652          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce
reg                 x023y045z1          0.063    f     3.715               
--------------------------------------------------------------------  ---------------
Arrival                                                3.715               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.124          5.707               
--------------------------------------------------------------------  ---------------
Required                                               5.707               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.992               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     8.781ns
Fmax           :     113.882MHz

Statistics:
Max            : SWNS     48.787ns, STNS      0.000ns,         0 Viol Endpoints,       803 Total Endpoints,      1682 Paths Analyzed
Min            : HWNS     -0.065ns, HTNS     -0.195ns,         3 Viol Endpoints,       803 Total Endpoints,      1682 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 48.787ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_11.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.sr (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : recovery
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.772ns (cell 0.232ns (30%), net 0.540ns (70%))
Clock Skew          : 0.041ns
Logic Level         : 0
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x007y068z1          0.146    r     3.537          pin: debug_hub_top/U_tap/rst_reg_syn_11.q[0]
net (fo=16)                             0.540          4.077          net: debug_hub_top/U_0_register/rst_dup_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.sr
reg                 x006y067z0          0.086    r     4.163               
--------------------------------------------------------------------  ---------------
Arrival                                                4.163               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.107          3.107          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.clk
capture edge                           50.000    f    53.107               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         52.807               
clock uncertainty                      -0.100         52.707               
clock pessimism                         0.243         52.950               
--------------------------------------------------------------------  ---------------
Required                                              52.950               
--------------------------------------------------------------------  ---------------
Slack                                                 48.787               

Slack               : 48.972ns
Begin Point         : debug_hub_top/U_0_register/update_0_d1_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.mi[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.041ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x007y068z0          0.146    r     3.537          pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.q[0]
net (fo=2)                              0.482          4.019          net: debug_hub_top/U_tap/ctrl_flag,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.mi[0]
reg                 x006y067z0          0.143    r     4.162          net: debug_hub_top/U_tap/ctrl_flag_r,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.162               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.107          3.107          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.clk
capture edge                           50.000    f    53.107               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         52.991               
clock uncertainty                      -0.100         52.891               
clock pessimism                         0.243         53.134               
--------------------------------------------------------------------  ---------------
Required                                              53.134               
--------------------------------------------------------------------  ---------------
Slack                                                 48.972               

Slack               : 91.219ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.501ns (cell 0.832ns (9%), net 7.669ns (91%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x011y069z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.602          4.139          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.c[0]
LUT2                x013y069z1          0.251    r     4.390       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.f[0]
net (fo=8)                              0.769          5.159          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.c[1]
LUT5                x011y068z3          0.348    f     5.507       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             6.298         11.805          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_3.ce
reg                 x037y063z1          0.087    r    11.892               
--------------------------------------------------------------------  ---------------
Arrival                                               11.892               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.219               

Slack               : 91.345ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[86]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.375ns (cell 0.832ns (9%), net 7.543ns (91%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x011y069z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.602          4.139          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.c[0]
LUT2                x013y069z1          0.251    r     4.390       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.f[0]
net (fo=8)                              0.769          5.159          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.c[1]
LUT5                x011y068z3          0.348    f     5.507       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             6.172         11.679          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[86]_syn_3.ce
reg                 x037y062z3          0.087    r    11.766               
--------------------------------------------------------------------  ---------------
Arrival                                               11.766               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[86]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.345               

Slack               : 91.345ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[87]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.375ns (cell 0.832ns (9%), net 7.543ns (91%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x011y069z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.602          4.139          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.c[0]
LUT2                x013y069z1          0.251    r     4.390       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.f[0]
net (fo=8)                              0.769          5.159          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.c[1]
LUT5                x011y068z3          0.348    f     5.507       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             6.172         11.679          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[87]_syn_3.ce
reg                 x037y062z2          0.087    r    11.766               
--------------------------------------------------------------------  ---------------
Arrival                                               11.766               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[87]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.345               

Slack               : 91.382ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.338ns (cell 0.832ns (9%), net 7.506ns (91%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x011y069z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.602          4.139          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.c[0]
LUT2                x013y069z1          0.251    r     4.390       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.f[0]
net (fo=8)                              0.769          5.159          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.c[1]
LUT5                x011y068z3          0.348    f     5.507       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             6.135         11.642          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.ce
reg                 x036y064z0          0.087    r    11.729               
--------------------------------------------------------------------  ---------------
Arrival                                               11.729               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.382               

Slack               : 91.382ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[92]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.338ns (cell 0.832ns (9%), net 7.506ns (91%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x011y069z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.602          4.139          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.c[0]
LUT2                x013y069z1          0.251    r     4.390       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.f[0]
net (fo=8)                              0.769          5.159          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.c[1]
LUT5                x011y068z3          0.348    f     5.507       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             6.135         11.642          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[92]_syn_3.ce
reg                 x036y063z1          0.087    r    11.729               
--------------------------------------------------------------------  ---------------
Arrival                                               11.729               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[92]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.382               

Slack               : 91.541ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[72]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.179ns (cell 0.832ns (10%), net 7.347ns (90%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x011y069z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.602          4.139          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.c[0]
LUT2                x013y069z1          0.251    r     4.390       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.f[0]
net (fo=8)                              0.769          5.159          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.c[1]
LUT5                x011y068z3          0.348    f     5.507       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             5.976         11.483          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[72]_syn_3.ce
reg                 x038y069z2          0.087    r    11.570               
--------------------------------------------------------------------  ---------------
Arrival                                               11.570               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[72]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.541               

Slack               : 91.541ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.179ns (cell 0.832ns (10%), net 7.347ns (90%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x011y069z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.602          4.139          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.c[0]
LUT2                x013y069z1          0.251    r     4.390       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.f[0]
net (fo=8)                              0.769          5.159          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.c[1]
LUT5                x011y068z3          0.348    f     5.507       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             5.976         11.483          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_3.ce
reg                 x038y066z2          0.087    r    11.570               
--------------------------------------------------------------------  ---------------
Arrival                                               11.570               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.541               

Slack               : 91.704ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 8.016ns (cell 0.832ns (10%), net 7.184ns (90%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x011y069z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.602          4.139          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.c[0]
LUT2                x013y069z1          0.251    r     4.390       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.f[0]
net (fo=8)                              0.769          5.159          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.c[1]
LUT5                x011y068z3          0.348    f     5.507       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             5.813         11.320          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_4.ce
reg                 x035y066z1          0.087    r    11.407               
--------------------------------------------------------------------  ---------------
Arrival                                               11.407               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.282        103.111               
--------------------------------------------------------------------  ---------------
Required                                             103.111               
--------------------------------------------------------------------  ---------------
Slack                                                 91.704               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.065ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_10.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.417ns (cell 0.161ns (38%), net 0.256ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x011y067z0          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_10.q[0]
net (fo=28)                             0.256          3.097          net: debug_hub_top/U_0_register/rst_dup_7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.sr
reg                 x011y068z3          0.052    f     3.149               
--------------------------------------------------------------------  ---------------
Arrival                                                3.149               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.240          3.214               
--------------------------------------------------------------------  ---------------
Required                                               3.214               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.065               

Slack               : -0.065ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_10.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.417ns (cell 0.161ns (38%), net 0.256ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x011y067z0          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_10.q[0]
net (fo=28)                             0.256          3.097          net: debug_hub_top/U_0_register/rst_dup_7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.sr
reg                 x011y069z3          0.052    f     3.149               
--------------------------------------------------------------------  ---------------
Arrival                                                3.149               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.240          3.214               
--------------------------------------------------------------------  ---------------
Required                                               3.214               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.065               

Slack               : -0.065ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_10.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/cwc_vpi_sel_reg[2]_syn_7.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.417ns (cell 0.161ns (38%), net 0.256ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x011y067z0          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_10.q[0]
net (fo=28)                             0.256          3.097          net: debug_hub_top/U_0_register/rst_dup_7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[2]_syn_7.sr
reg                 x011y069z2          0.052    f     3.149               
--------------------------------------------------------------------  ---------------
Arrival                                                3.149               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[2]_syn_7.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.240          3.214               
--------------------------------------------------------------------  ---------------
Required                                               3.214               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.065               

Slack               : 0.011ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_12.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/add1_syn_56.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.509ns (cell 0.161ns (31%), net 0.348ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 46
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x020y067z1          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_12.q[0]
net (fo=46)                             0.348          3.189          net: debug_hub_top/U_0_register/rst,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/add1_syn_56.sr
ADDER (reg)         x023y067z2          0.052    f     3.241               
--------------------------------------------------------------------  ---------------
Arrival                                                3.241               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/add1_syn_56.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.011               

Slack               : 0.012ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_12.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[2]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.510ns (cell 0.161ns (31%), net 0.349ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 46
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x020y067z1          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_12.q[0]
net (fo=46)                             0.349          3.190          net: debug_hub_top/U_0_register/rst,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[2]_syn_3.sr
reg                 x019y068z0          0.052    f     3.242               
--------------------------------------------------------------------  ---------------
Arrival                                                3.242               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[2]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.012               

Slack               : 0.012ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_12.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[22]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.510ns (cell 0.161ns (31%), net 0.349ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 46
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x020y067z1          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_12.q[0]
net (fo=46)                             0.349          3.190          net: debug_hub_top/U_0_register/rst,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[22]_syn_3.sr
reg                 x022y068z1          0.052    f     3.242               
--------------------------------------------------------------------  ---------------
Arrival                                                3.242               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[22]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.012               

Slack               : 0.012ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_12.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/stat_shift_reg[3]_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.510ns (cell 0.161ns (31%), net 0.349ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 46
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x020y067z1          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_12.q[0]
net (fo=46)                             0.349          3.190          net: debug_hub_top/U_0_register/rst,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[3]_syn_4.sr
reg                 x019y068z1          0.052    f     3.242               
--------------------------------------------------------------------  ---------------
Arrival                                                3.242               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[3]_syn_4.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.012               

Slack               : 0.018ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[65]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.516ns (cell 0.161ns (31%), net 0.355ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 96
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x020y063z1          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_7.q[0]
net (fo=96)                             0.355          3.196          net: debug_hub_top/U_0_register/rst_dup_4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[65]_syn_3.sr
reg                 x019y064z1          0.052    f     3.248               
--------------------------------------------------------------------  ---------------
Arrival                                                3.248               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[65]_syn_3.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.018               

Slack               : 0.026ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_11.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_preamble_reg_syn_16.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.524ns (cell 0.161ns (30%), net 0.363ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 16
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x007y068z1          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_11.q[0]
net (fo=16)                             0.363          3.204          net: debug_hub_top/U_0_register/rst_dup_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_16.sr
reg                 x006y069z0          0.052    f     3.256               
--------------------------------------------------------------------  ---------------
Arrival                                                3.256               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_16.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.026               

Slack               : 0.026ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_11.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/stat_preamble_reg_syn_16.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.524ns (cell 0.161ns (30%), net 0.363ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 16
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x007y068z1          0.109    f     2.841          pin: debug_hub_top/U_tap/rst_reg_syn_11.q[0]
net (fo=16)                             0.363          3.204          net: debug_hub_top/U_0_register/rst_dup_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_preamble_reg_syn_16.sr
reg                 x006y067z1          0.052    f     3.256               
--------------------------------------------------------------------  ---------------
Arrival                                                3.256               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_preamble_reg_syn_16.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                        -0.224          3.230               
--------------------------------------------------------------------  ---------------
Required                                               3.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.026               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> video_clk
Type           :     Self
From Clock     :     video_clk
To Clock       :     video_clk
Min Period     :     8.499ns
Fmax           :     117.661MHz

Statistics:
Max            : SWNS     31.501ns, STNS      0.000ns,         0 Viol Endpoints,       356 Total Endpoints,      1147 Paths Analyzed
Min            : HWNS     -1.513ns, HTNS     -9.975ns,         8 Viol Endpoints,       356 Total Endpoints,      1147 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 31.501ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[18]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.431ns (cell 3.616ns (81%), net 0.815ns (19%))
Clock Skew          : 3.852ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[1]
net (fo=2)                              0.815          9.717          net: frame_read_data[27],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[18]_syn_4.d[0]
LUT3 (reg)          x025y053z3          0.371    r    10.088       1  net: u_hdmi_tx/Inst_DVITransmitter/RED_I[3],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                               10.088               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[18]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.501               

Slack               : 31.527ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.405ns (cell 3.559ns (80%), net 0.846ns (20%))
Clock Skew          : 3.852ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[2]
net (fo=2)                              0.846          9.748          net: frame_read_data[19],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.d[0]
LUT3 (reg)          x027y052z1          0.314    r    10.062       1  net: u_hdmi_tx/Inst_DVITransmitter/GREEN_I[3],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(17)
--------------------------------------------------------------------  ---------------
Arrival                                               10.062               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.527               

Slack               : 31.644ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[7]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.288ns (cell 3.616ns (84%), net 0.672ns (16%))
Clock Skew          : 3.852ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[0]
net (fo=2)                              0.672          9.574          net: frame_read_data[17],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[7]_syn_4.d[0]
LUT3 (reg)          x026y051z3          0.371    r     9.945       1  net: u_hdmi_tx/Inst_DVITransmitter/GREEN_I[1],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(17)
--------------------------------------------------------------------  ---------------
Arrival                                                9.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[7]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.644               

Slack               : 31.646ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[7]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.286ns (cell 3.616ns (84%), net 0.670ns (16%))
Clock Skew          : 3.852ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.doa[7]
net (fo=2)                              0.670          9.572          net: frame_read_data[15],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[7]_syn_4.d[1]
LUT3 (reg)          x026y051z3          0.371    r     9.943       1  net: u_hdmi_tx/Inst_DVITransmitter/BLUE_I[7],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(18)
--------------------------------------------------------------------  ---------------
Arrival                                                9.943               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[7]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.646               

Slack               : 31.700ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.232ns (cell 3.559ns (84%), net 0.673ns (16%))
Clock Skew          : 3.852ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[1]
net (fo=2)                              0.673          9.575          net: frame_read_data[18],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.d[1]
LUT3 (reg)          x027y052z1          0.314    r     9.889       1  net: u_hdmi_tx/Inst_DVITransmitter/GREEN_I[2],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(17)
--------------------------------------------------------------------  ---------------
Arrival                                                9.889               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.700               

Slack               : 31.701ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[0]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.231ns (cell 3.559ns (84%), net 0.672ns (16%))
Clock Skew          : 3.852ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.doa[0]
net (fo=2)                              0.672          9.574          net: frame_read_data[8],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[0]_syn_4.d[1]
LUT3 (reg)          x026y050z1          0.314    r     9.888       1  net: u_hdmi_tx/Inst_DVITransmitter/BLUE_I[0],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(18)
--------------------------------------------------------------------  ---------------
Arrival                                                9.888               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[0]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.701               

Slack               : 31.722ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[14]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.210ns (cell 3.559ns (84%), net 0.651ns (16%))
Clock Skew          : 3.852ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[5]
net (fo=2)                              0.651          9.553          net: frame_read_data[22],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[14]_syn_4.d[1]
LUT3 (reg)          x026y051z1          0.314    r     9.867       1  net: u_hdmi_tx/Inst_DVITransmitter/GREEN_I[6],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(17)
--------------------------------------------------------------------  ---------------
Arrival                                                9.867               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[14]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.722               

Slack               : 31.722ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[16]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.210ns (cell 3.559ns (84%), net 0.651ns (16%))
Clock Skew          : 3.852ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[8]
net (fo=2)                              0.651          9.553          net: frame_read_data[25],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[16]_syn_4.d[0]
LUT3 (reg)          x026y051z0          0.314    r     9.867       1  net: u_hdmi_tx/Inst_DVITransmitter/RED_I[1],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                                9.867               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[16]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.722               

Slack               : 31.722ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[16]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.210ns (cell 3.559ns (84%), net 0.651ns (16%))
Clock Skew          : 3.852ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[7]
net (fo=2)                              0.651          9.553          net: frame_read_data[24],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[16]_syn_4.d[1]
LUT3 (reg)          x026y051z0          0.314    r     9.867       1  net: u_hdmi_tx/Inst_DVITransmitter/RED_I[0],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                                9.867               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[16]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.722               

Slack               : 31.722ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[23]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.210ns (cell 3.559ns (84%), net 0.651ns (16%))
Clock Skew          : 3.852ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[3]
net (fo=2)                              0.651          9.553          net: frame_read_data[29],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[23]_syn_4.d[0]
LUT3 (reg)          x026y052z0          0.314    r     9.867       1  net: u_hdmi_tx/Inst_DVITransmitter/RED_I[5],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                                9.867               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[23]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.722               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.513ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[0]_syn_4.ce (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 2.485ns (cell 0.747ns (30%), net 1.738ns (70%))
Clock Skew          : 3.824ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.128    f     1.809          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.461          2.270          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.278    r     2.548       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.807          3.355          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.278    r     3.633       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.470          4.103          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[0]_syn_4.ce
reg                 x023y054z3          0.063    f     4.166               
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.152          5.679               
--------------------------------------------------------------------  ---------------
Required                                               5.679               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.513               

Slack               : -1.513ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.ce (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 2.485ns (cell 0.747ns (30%), net 1.738ns (70%))
Clock Skew          : 3.824ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.128    f     1.809          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.461          2.270          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.278    r     2.548       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.807          3.355          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.278    r     3.633       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.470          4.103          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.ce
reg                 x022y054z2          0.063    f     4.166               
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.152          5.679               
--------------------------------------------------------------------  ---------------
Required                                               5.679               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.513               

Slack               : -1.513ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.ce (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 2.485ns (cell 0.747ns (30%), net 1.738ns (70%))
Clock Skew          : 3.824ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.128    f     1.809          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.461          2.270          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.278    r     2.548       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.807          3.355          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.278    r     3.633       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.470          4.103          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.ce
reg                 x022y054z3          0.063    f     4.166               
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.152          5.679               
--------------------------------------------------------------------  ---------------
Required                                               5.679               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.513               

Slack               : -1.493ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.ceb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 2.155ns (cell 0.583ns (27%), net 1.572ns (73%))
Clock Skew          : 3.348ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.109    f     1.443          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.370          1.813          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.237    r     2.050       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.645          2.695          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.237    r     2.932       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.557          3.489          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.ceb
EMB (reg)           x024y045            0.000    f     3.489               
--------------------------------------------------------------------  ---------------
Arrival                                                3.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.200          4.986               
clock uncertainty                       0.100          5.086               
clock pessimism                        -0.104          4.982               
--------------------------------------------------------------------  ---------------
Required                                               4.982               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.493               

Slack               : -1.383ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.csb[2] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 2.265ns (cell 0.583ns (25%), net 1.682ns (75%))
Clock Skew          : 3.348ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.109    f     1.443          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.370          1.813          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.237    r     2.050       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.645          2.695          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.237    r     2.932       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.667          3.599          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.csb[2]
EMB (reg)           x024y045            0.000    f     3.599               
--------------------------------------------------------------------  ---------------
Arrival                                                3.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.200          4.986               
clock uncertainty                       0.100          5.086               
clock pessimism                        -0.104          4.982               
--------------------------------------------------------------------  ---------------
Required                                               4.982               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.383               

Slack               : -1.366ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.ce (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 2.632ns (cell 0.747ns (28%), net 1.885ns (72%))
Clock Skew          : 3.824ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.128    f     1.809          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.461          2.270          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.278    r     2.548       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.807          3.355          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.278    r     3.633       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.617          4.250          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.ce
reg                 x022y053z2          0.063    f     4.313               
--------------------------------------------------------------------  ---------------
Arrival                                                4.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.152          5.679               
--------------------------------------------------------------------  ---------------
Required                                               5.679               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.366               

Slack               : -1.191ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.ce (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 2.318ns (cell 0.636ns (27%), net 1.682ns (73%))
Clock Skew          : 3.348ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.109    f     1.443          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.370          1.813          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.237    r     2.050       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.645          2.695          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.237    r     2.932       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.667          3.599          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.ce
reg                 x023y053z1          0.053    f     3.652               
--------------------------------------------------------------------  ---------------
Arrival                                                3.652               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.061          4.847               
clock uncertainty                       0.100          4.947               
clock pessimism                        -0.104          4.843               
--------------------------------------------------------------------  ---------------
Required                                               4.843               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.191               

Slack               : -0.003ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addrb[4] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.342ns (cell 0.109ns (31%), net 0.233ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x023y053z1          0.109    f     4.466          pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.q[0]
net (fo=8)                              0.233          4.699          net: u_frame_rw/read_buf/rd_addr[1],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addrb[4]
EMB (reg)           x024y045            0.000    f     4.699       1       
--------------------------------------------------------------------  ---------------
Arrival                                                4.699               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.200          4.986               
clock uncertainty                       0.100          5.086               
clock pessimism                        -0.384          4.702               
--------------------------------------------------------------------  ---------------
Required                                               4.702               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.003               

Slack               : 0.113ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.addrb[5] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.458ns (cell 0.109ns (23%), net 0.349ns (77%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x023y053z1          0.109    f     4.466          pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.q[0]
net (fo=8)                              0.349          4.815          net: u_frame_rw/read_buf/rd_addr[1],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.addrb[5]
EMB (reg)           x024y045            0.000    f     4.815       1       
--------------------------------------------------------------------  ---------------
Arrival                                                4.815               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.200          4.986               
clock uncertainty                       0.100          5.086               
clock pessimism                        -0.384          4.702               
--------------------------------------------------------------------  ---------------
Required                                               4.702               
--------------------------------------------------------------------  ---------------
Slack                                                  0.113               

Slack               : 0.128ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.161ns (30%), net 0.365ns (70%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.109    f     4.466          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.365          4.831          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.sr
reg                 x021y054z1          0.052    f     4.883               
--------------------------------------------------------------------  ---------------
Arrival                                                4.883               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
removal                                 0.253          5.039               
clock uncertainty                       0.100          5.139               
clock pessimism                        -0.384          4.755               
--------------------------------------------------------------------  ---------------
Required                                               4.755               
--------------------------------------------------------------------  ---------------
Slack                                                  0.128               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     7.834ns
Fmax           :     127.649MHz

Statistics:
Max            : SWNS      0.166ns, STNS      0.000ns,         0 Viol Endpoints,       205 Total Endpoints,       763 Paths Analyzed
Min            : HWNS      0.253ns, HTNS      0.000ns,         0 Viol Endpoints,       205 Total Endpoints,       763 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.166ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.597ns (cell 1.731ns (22%), net 5.866ns (78%))
Clock Skew          : 0.021ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z0          0.146    r     3.868          pin: soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=15)                             0.636          4.504          net: soft_reset_cnt[2],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.c[1]
LUT5                x004y002z2          0.348    f     4.852       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.578          6.430          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     6.854       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.468          7.322          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     7.584       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.533          8.117          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     8.525       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.651         11.176          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.mi[0]
reg                 x039y011z1          0.143    r    11.319          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_7,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.319               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  0.166               

Slack               : 0.419ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_52.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.344ns (cell 1.731ns (23%), net 5.613ns (77%))
Clock Skew          : 0.021ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z0          0.146    r     3.868          pin: soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=15)                             0.636          4.504          net: soft_reset_cnt[2],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.c[1]
LUT5                x004y002z2          0.348    f     4.852       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.578          6.430          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     6.854       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.468          7.322          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     7.584       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.533          8.117          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     8.525       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.398         10.923          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_52.mi[0]
reg                 x039y047z2          0.143    r    11.066          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_12,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.066               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_52.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  0.419               

Slack               : 0.459ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_36.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.171ns (cell 1.123ns (15%), net 6.048ns (85%))
Clock Skew          : 0.209ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 40
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z0          0.146    r     3.868          pin: soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=15)                             0.636          4.504          net: soft_reset_cnt[2],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.c[1]
LUT5                x004y002z2          0.348    f     4.852       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.981          6.833          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f     7.257       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.569          9.826          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_6d_reg[24]_syn_4.d[0]
LUT3                x034y023z0          0.205    r    10.031       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_6d_reg[24]_syn_4.f[0]
net (fo=40)                             0.862         10.893          net: u7_rx_fifo/wr_sreset_dup_89,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/sdram_syn_36.do[0]
PAD (reg)           x040y023            0.000    f    10.893          net: dm3,  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.893               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_36.osclk
capture edge                            8.000    r    11.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         11.097               
clock uncertainty                      -0.100         10.997               
clock pessimism                         0.355         11.352               
--------------------------------------------------------------------  ---------------
Required                                              11.352               
--------------------------------------------------------------------  ---------------
Slack                                                  0.459               

Slack               : 0.473ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_60.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.290ns (cell 1.731ns (23%), net 5.559ns (77%))
Clock Skew          : 0.021ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z0          0.146    r     3.868          pin: soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=15)                             0.636          4.504          net: soft_reset_cnt[2],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.c[1]
LUT5                x004y002z2          0.348    f     4.852       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.578          6.430          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     6.854       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.468          7.322          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     7.584       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.533          8.117          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     8.525       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.344         10.869          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_60.mi[0]
reg                 x039y014z2          0.143    r    11.012          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_8,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.012               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  0.473               

Slack               : 0.510ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/app_wr_din_3d_reg[20]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.253ns (cell 1.731ns (23%), net 5.522ns (77%))
Clock Skew          : 0.021ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z0          0.146    r     3.868          pin: soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=15)                             0.636          4.504          net: soft_reset_cnt[2],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.c[1]
LUT5                x004y002z2          0.348    f     4.852       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.578          6.430          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     6.854       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.468          7.322          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     7.584       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.533          8.117          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     8.525       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.307         10.832          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_3d_reg[20]_syn_3.mi[0]
reg                 x002y014z0          0.143    r    10.975          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_21,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.975               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_3d_reg[20]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  0.510               

Slack               : 0.703ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.060ns (cell 1.731ns (24%), net 5.329ns (76%))
Clock Skew          : 0.021ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z0          0.146    r     3.868          pin: soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=15)                             0.636          4.504          net: soft_reset_cnt[2],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.c[1]
LUT5                x004y002z2          0.348    f     4.852       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.578          6.430          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     6.854       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.468          7.322          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     7.584       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.533          8.117          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     8.525       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.114         10.639          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.mi[0]
reg                 x039y053z2          0.143    r    10.782          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_11,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  0.703               

Slack               : 0.732ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_50.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.031ns (cell 1.731ns (24%), net 5.300ns (76%))
Clock Skew          : 0.021ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z0          0.146    r     3.868          pin: soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=15)                             0.636          4.504          net: soft_reset_cnt[2],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.c[1]
LUT5                x004y002z2          0.348    f     4.852       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.578          6.430          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     6.854       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.468          7.322          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     7.584       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.533          8.117          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     8.525       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.085         10.610          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_50.mi[0]
reg                 x039y044z0          0.143    r    10.753          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_14,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.753               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 0.790ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u1_init_ref/ref_vld_reg_syn_10.a[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.973ns (cell 1.514ns (21%), net 5.459ns (79%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z2          0.146    r     3.868          pin: soft_reset_cnt_reg[4]_syn_4.q[1]
net (fo=17)                             2.607          6.475          net: soft_reset_cnt[4],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.b[0]
LUT5                x004y033z2          0.431    f     6.906       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.f[0]
net (fo=13)                             1.814          8.720          net: soft_reset_cnt_b_n_dup_7,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_3d_reg[6]_syn_4.d[0]
LUT3                x011y043z1          0.205    r     8.925       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_3d_reg[6]_syn_4.f[0]
net (fo=39)                             1.038          9.963          net: u7_rx_fifo/wr_sreset_dup_74,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ref_vld_reg_syn_10.a[1]
LUT5 (reg)          x013y045z1          0.732    f    10.695       3  net: u_sdram/u2_ram/u1_init_ref/ref_vld,  ../../import/sdr_init_ref.enc.v(47)
--------------------------------------------------------------------  ---------------
Arrival                                               10.695               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ref_vld_reg_syn_10.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  0.790               

Slack               : 0.815ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_64.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.948ns (cell 1.731ns (24%), net 5.217ns (76%))
Clock Skew          : 0.021ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z0          0.146    r     3.868          pin: soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=15)                             0.636          4.504          net: soft_reset_cnt[2],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.c[1]
LUT5                x004y002z2          0.348    f     4.852       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.578          6.430          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     6.854       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.468          7.322          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     7.584       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.533          8.117          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     8.525       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.002         10.527          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_64.mi[0]
reg                 x001y016z0          0.143    r    10.670          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_6,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.670               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  0.815               

Slack               : 0.854ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/init_ref_vld_1d_reg_syn_5.a[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.909ns (cell 1.324ns (19%), net 5.585ns (81%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.276          3.722          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z2          0.146    r     3.868          pin: soft_reset_cnt_reg[4]_syn_4.q[1]
net (fo=17)                             2.607          6.475          net: soft_reset_cnt[4],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.b[0]
LUT5                x004y033z2          0.431    f     6.906       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.f[0]
net (fo=13)                             1.814          8.720          net: soft_reset_cnt_b_n_dup_7,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_3d_reg[6]_syn_4.d[0]
LUT3                x011y043z1          0.205    r     8.925       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_3d_reg[6]_syn_4.f[0]
net (fo=39)                             1.164         10.089          net: u7_rx_fifo/wr_sreset_dup_74,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/init_ref_vld_1d_reg_syn_5.a[0]
LUT4 (reg)          x013y046z3          0.542    f    10.631       3  net: u_frame_rw/Sdr_init_done,  ../../import/frame_read_write.v(15)
--------------------------------------------------------------------  ---------------
Arrival                                               10.631               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/init_ref_vld_1d_reg_syn_5.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  0.854               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.253ns
Begin Point         : u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x001y035z2          0.109    f     3.049          pin: u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.q[0]
net (fo=2)                              0.225          3.274          net: u6_tx_fifo/wr_frame_in_fifo,  ../../import/tx_client_fifo.v(129)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.mi[0]
reg                 x001y037z2          0.095    f     3.369          net: u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../import/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.471ns
Begin Point         : u_hdmi_writer/write_data_b[15]_syn_7.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.647ns (cell 0.325ns (50%), net 0.322ns (50%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_writer/write_data_b[15]_syn_7.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x021y041z2          0.109    f     3.049          pin: u_hdmi_writer/write_data_b[15]_syn_7.q[0]
net (fo=2)                              0.322          3.371          net: u_hdmi_writer/write_req,  ../../import/udp_packet_to_sdram.v(23)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.d[1]
LUT3 (reg)          x021y039z1          0.216    f     3.587       1  net: u_frame_rw/frame_fifo_write_m0/write_req_d0,  ../../import/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                3.587               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.795ns
Begin Point         : u_udp_simple_send/read_req_reg_syn_16.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.c[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.971ns (cell 0.350ns (36%), net 0.621ns (64%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_req_reg_syn_16.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x028y052z0          0.109    f     3.049          pin: u_udp_simple_send/read_req_reg_syn_16.q[0]
net (fo=2)                              0.621          3.670          net: u_udp_simple_send/read_req,  ../../import/udp_simple_send.v(11)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.c[0]
LUT3 (reg)          x022y048z1          0.241    f     3.911       1  net: u_frame_rw/frame_fifo_read_m0/read_req_d0,  ../../import/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.911               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.795               

Slack               : 2.286ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.409ns (cell 0.503ns (20%), net 1.906ns (80%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z3          0.109    f     3.049          pin: soft_reset_cnt_reg[6]_syn_4.q[0]
net (fo=14)                             1.346          4.395          net: soft_reset_cnt[7],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.e[0]
LUT5                x004y033z2          0.216    f     4.611       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.f[0]
net (fo=13)                             0.328          4.939          net: soft_reset_cnt_b_n_dup_7,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.d[0]
LUT3                x004y037z0          0.126    f     5.065       2  pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.f[0]
net (fo=33)                             0.232          5.297          net: u7_rx_fifo/wr_sreset_dup_64,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.sr
reg                 x004y036z2          0.052    f     5.349               
--------------------------------------------------------------------  ---------------
Arrival                                                5.349               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.277          3.063               
--------------------------------------------------------------------  ---------------
Required                                               3.063               
--------------------------------------------------------------------  ---------------
Slack                                                  2.286               

Slack               : 2.286ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.409ns (cell 0.503ns (20%), net 1.906ns (80%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z3          0.109    f     3.049          pin: soft_reset_cnt_reg[6]_syn_4.q[0]
net (fo=14)                             1.346          4.395          net: soft_reset_cnt[7],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.e[0]
LUT5                x004y033z2          0.216    f     4.611       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.f[0]
net (fo=13)                             0.328          4.939          net: soft_reset_cnt_b_n_dup_7,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.d[0]
LUT3                x004y037z0          0.126    f     5.065       2  pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.f[0]
net (fo=33)                             0.232          5.297          net: u7_rx_fifo/wr_sreset_dup_64,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.sr
reg                 x004y036z3          0.052    f     5.349               
--------------------------------------------------------------------  ---------------
Arrival                                                5.349               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.277          3.063               
--------------------------------------------------------------------  ---------------
Required                                               3.063               
--------------------------------------------------------------------  ---------------
Slack                                                  2.286               

Slack               : 2.299ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.422ns (cell 0.519ns (21%), net 1.903ns (79%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z3          0.109    f     3.049          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=15)                             1.246          4.295          net: soft_reset_cnt[6],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.d[0]
LUT5                x015y026z2          0.179    f     4.474       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.328          4.802          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.179    f     4.981       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.329          5.310          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.sr
reg                 x015y030z3          0.052    f     5.362               
--------------------------------------------------------------------  ---------------
Arrival                                                5.362               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.277          3.063               
--------------------------------------------------------------------  ---------------
Required                                               3.063               
--------------------------------------------------------------------  ---------------
Slack                                                  2.299               

Slack               : 2.305ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[4]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.428ns (cell 0.503ns (20%), net 1.925ns (80%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z3          0.109    f     3.049          pin: soft_reset_cnt_reg[6]_syn_4.q[0]
net (fo=14)                             1.346          4.395          net: soft_reset_cnt[7],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.e[0]
LUT5                x004y033z2          0.216    f     4.611       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.f[0]
net (fo=13)                             0.328          4.939          net: soft_reset_cnt_b_n_dup_7,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.d[0]
LUT3                x004y037z0          0.126    f     5.065       2  pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.f[0]
net (fo=33)                             0.251          5.316          net: u7_rx_fifo/wr_sreset_dup_64,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[4]_syn_4.sr
reg                 x002y037z2          0.052    f     5.368               
--------------------------------------------------------------------  ---------------
Arrival                                                5.368               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.277          3.063               
--------------------------------------------------------------------  ---------------
Required                                               3.063               
--------------------------------------------------------------------  ---------------
Slack                                                  2.305               

Slack               : 2.305ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[7]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.428ns (cell 0.503ns (20%), net 1.925ns (80%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z3          0.109    f     3.049          pin: soft_reset_cnt_reg[6]_syn_4.q[0]
net (fo=14)                             1.346          4.395          net: soft_reset_cnt[7],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.e[0]
LUT5                x004y033z2          0.216    f     4.611       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.f[0]
net (fo=13)                             0.328          4.939          net: soft_reset_cnt_b_n_dup_7,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.d[0]
LUT3                x004y037z0          0.126    f     5.065       2  pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.f[0]
net (fo=33)                             0.251          5.316          net: u7_rx_fifo/wr_sreset_dup_64,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[7]_syn_4.sr
reg                 x002y037z3          0.052    f     5.368               
--------------------------------------------------------------------  ---------------
Arrival                                                5.368               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_reg[7]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.277          3.063               
--------------------------------------------------------------------  ---------------
Required                                               3.063               
--------------------------------------------------------------------  ---------------
Slack                                                  2.305               

Slack               : 2.305ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.428ns (cell 0.503ns (20%), net 1.925ns (80%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z3          0.109    f     3.049          pin: soft_reset_cnt_reg[6]_syn_4.q[0]
net (fo=14)                             1.346          4.395          net: soft_reset_cnt[7],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.e[0]
LUT5                x004y033z2          0.216    f     4.611       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_11.f[0]
net (fo=13)                             0.328          4.939          net: soft_reset_cnt_b_n_dup_7,  NOFILE(0)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.d[0]
LUT3                x004y037z0          0.126    f     5.065       2  pin: u6_tx_fifo/rd_16_count_reg[3]_syn_4.f[0]
net (fo=33)                             0.251          5.316          net: u7_rx_fifo/wr_sreset_dup_64,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr
reg                 x003y037z2          0.052    f     5.368               
--------------------------------------------------------------------  ---------------
Arrival                                                5.368               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.277          3.063               
--------------------------------------------------------------------  ---------------
Required                                               3.063               
--------------------------------------------------------------------  ---------------
Slack                                                  2.305               

Slack               : 2.331ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/mux24_syn_178.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.699ns (cell 0.519ns (19%), net 2.180ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y003z3          0.109    f     3.049          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=15)                             1.321          4.370          net: soft_reset_cnt[6],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.d[0]
LUT5                x019y029z2          0.179    f     4.549       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             0.518          5.067          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_52.d[0]
LUT3                x018y041z3          0.179    f     5.246       2  pin: u_hdmi_writer/state_reg[2]_syn_52.f[0]
net (fo=23)                             0.341          5.587          net: u7_rx_fifo/wr_sreset_dup_75,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/mux24_syn_178.sr
reg                 x018y041z2          0.052    f     5.639               
--------------------------------------------------------------------  ---------------
Arrival                                                5.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/mux24_syn_178.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.485               
clock uncertainty                       0.100          3.585               
clock pessimism                        -0.277          3.308               
--------------------------------------------------------------------  ---------------
Required                                               3.308               
--------------------------------------------------------------------  ---------------
Slack                                                  2.331               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> video_clk
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     video_clk
Min Period     :     52.090ns
Fmax           :     19.198MHz

Statistics:
Max            : SWNS     -2.418ns, STNS   -105.122ns,        96 Viol Endpoints,       175 Total Endpoints,       511 Paths Analyzed
Min            : HWNS      0.073ns, HTNS      0.000ns,         0 Viol Endpoints,       175 Total Endpoints,       511 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.418ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[18]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 4.431ns (cell 3.616ns (81%), net 0.815ns (19%))
Clock Skew          : 5.771ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                            32.000    r    39.619               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f    42.864          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[1]
net (fo=2)                              0.815         43.679          net: frame_read_data[27],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[18]_syn_4.d[0]
LUT3 (reg)          x025y053z3          0.371    r    44.050       1  net: u_hdmi_tx/Inst_DVITransmitter/RED_I[3],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                               44.050               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[18]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.167         41.632               
--------------------------------------------------------------------  ---------------
Required                                              41.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.418               

Slack               : -2.392ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 4.405ns (cell 3.559ns (80%), net 0.846ns (20%))
Clock Skew          : 5.771ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                            32.000    r    39.619               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f    42.864          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[2]
net (fo=2)                              0.846         43.710          net: frame_read_data[19],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.d[0]
LUT3 (reg)          x027y052z1          0.314    r    44.024       1  net: u_hdmi_tx/Inst_DVITransmitter/GREEN_I[3],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(17)
--------------------------------------------------------------------  ---------------
Arrival                                               44.024               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.167         41.632               
--------------------------------------------------------------------  ---------------
Required                                              41.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.392               

Slack               : -2.275ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[7]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 4.288ns (cell 3.616ns (84%), net 0.672ns (16%))
Clock Skew          : 5.771ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                            32.000    r    39.619               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f    42.864          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[0]
net (fo=2)                              0.672         43.536          net: frame_read_data[17],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[7]_syn_4.d[0]
LUT3 (reg)          x026y051z3          0.371    r    43.907       1  net: u_hdmi_tx/Inst_DVITransmitter/GREEN_I[1],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(17)
--------------------------------------------------------------------  ---------------
Arrival                                               43.907               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[7]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.167         41.632               
--------------------------------------------------------------------  ---------------
Required                                              41.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.275               

Slack               : -2.273ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[7]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 4.286ns (cell 3.616ns (84%), net 0.670ns (16%))
Clock Skew          : 5.771ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                            32.000    r    39.619               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f    42.864          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.doa[7]
net (fo=2)                              0.670         43.534          net: frame_read_data[15],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[7]_syn_4.d[1]
LUT3 (reg)          x026y051z3          0.371    r    43.905       1  net: u_hdmi_tx/Inst_DVITransmitter/BLUE_I[7],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(18)
--------------------------------------------------------------------  ---------------
Arrival                                               43.905               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[7]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.167         41.632               
--------------------------------------------------------------------  ---------------
Required                                              41.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.273               

Slack               : -2.219ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 4.232ns (cell 3.559ns (84%), net 0.673ns (16%))
Clock Skew          : 5.771ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                            32.000    r    39.619               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f    42.864          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[1]
net (fo=2)                              0.673         43.537          net: frame_read_data[18],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.d[1]
LUT3 (reg)          x027y052z1          0.314    r    43.851       1  net: u_hdmi_tx/Inst_DVITransmitter/GREEN_I[2],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(17)
--------------------------------------------------------------------  ---------------
Arrival                                               43.851               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.167         41.632               
--------------------------------------------------------------------  ---------------
Required                                              41.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.219               

Slack               : -2.218ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[0]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 4.231ns (cell 3.559ns (84%), net 0.672ns (16%))
Clock Skew          : 5.771ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                            32.000    r    39.619               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f    42.864          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.doa[0]
net (fo=2)                              0.672         43.536          net: frame_read_data[8],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[0]_syn_4.d[1]
LUT3 (reg)          x026y050z1          0.314    r    43.850       1  net: u_hdmi_tx/Inst_DVITransmitter/BLUE_I[0],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(18)
--------------------------------------------------------------------  ---------------
Arrival                                               43.850               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[0]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.167         41.632               
--------------------------------------------------------------------  ---------------
Required                                              41.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.218               

Slack               : -2.197ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[14]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 4.210ns (cell 3.559ns (84%), net 0.651ns (16%))
Clock Skew          : 5.771ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                            32.000    r    39.619               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f    42.864          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[5]
net (fo=2)                              0.651         43.515          net: frame_read_data[22],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[14]_syn_4.d[1]
LUT3 (reg)          x026y051z1          0.314    r    43.829       1  net: u_hdmi_tx/Inst_DVITransmitter/GREEN_I[6],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(17)
--------------------------------------------------------------------  ---------------
Arrival                                               43.829               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[14]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.167         41.632               
--------------------------------------------------------------------  ---------------
Required                                              41.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.197               

Slack               : -2.197ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[16]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 4.210ns (cell 3.559ns (84%), net 0.651ns (16%))
Clock Skew          : 5.771ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                            32.000    r    39.619               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f    42.864          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[8]
net (fo=2)                              0.651         43.515          net: frame_read_data[25],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[16]_syn_4.d[0]
LUT3 (reg)          x026y051z0          0.314    r    43.829       1  net: u_hdmi_tx/Inst_DVITransmitter/RED_I[1],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                               43.829               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[16]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.167         41.632               
--------------------------------------------------------------------  ---------------
Required                                              41.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.197               

Slack               : -2.197ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[16]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 4.210ns (cell 3.559ns (84%), net 0.651ns (16%))
Clock Skew          : 5.771ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                            32.000    r    39.619               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f    42.864          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[7]
net (fo=2)                              0.651         43.515          net: frame_read_data[24],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[16]_syn_4.d[1]
LUT3 (reg)          x026y051z0          0.314    r    43.829       1  net: u_hdmi_tx/Inst_DVITransmitter/RED_I[0],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                               43.829               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[16]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.167         41.632               
--------------------------------------------------------------------  ---------------
Required                                              41.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.197               

Slack               : -2.197ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[23]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 4.210ns (cell 3.559ns (84%), net 0.651ns (16%))
Clock Skew          : 5.771ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                            32.000    r    39.619               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f    42.864          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[3]
net (fo=2)                              0.651         43.515          net: frame_read_data[29],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[23]_syn_4.d[0]
LUT3 (reg)          x026y052z0          0.314    r    43.829       1  net: u_hdmi_tx/Inst_DVITransmitter/RED_I[5],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                               43.829               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[23]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.167         41.632               
--------------------------------------------------------------------  ---------------
Required                                              41.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.197               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.073ns
Begin Point         : u_udp_simple_send/read_en_reg_syn_16.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.ceb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 2.101ns (cell 0.667ns (31%), net 1.434ns (69%))
Clock Skew          : 1.728ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_en_reg_syn_16.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x028y053z2          0.109    f     3.049          pin: u_udp_simple_send/read_en_reg_syn_16.q[1]
net (fo=3)                              0.232          3.281          net: u_udp_simple_send/read_en,  ../../import/udp_simple_send.v(13)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.b[1]
LUT3                x026y053z2          0.321    r     3.602       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.645          4.247          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.237    r     4.484       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.557          5.041          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.ceb
EMB (reg)           x024y045            0.000    f     5.041               
--------------------------------------------------------------------  ---------------
Arrival                                                5.041               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.200          4.986               
clock uncertainty                       0.100          5.086               
clock pessimism                        -0.118          4.968               
--------------------------------------------------------------------  ---------------
Required                                               4.968               
--------------------------------------------------------------------  ---------------
Slack                                                  0.073               

Slack               : 0.085ns
Begin Point         : u_udp_simple_send/read_en_reg_syn_16.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[0]_syn_4.ce (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.974ns (cell 0.720ns (36%), net 1.254ns (64%))
Clock Skew          : 1.728ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_en_reg_syn_16.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x028y053z2          0.109    f     3.049          pin: u_udp_simple_send/read_en_reg_syn_16.q[1]
net (fo=3)                              0.232          3.281          net: u_udp_simple_send/read_en,  ../../import/udp_simple_send.v(13)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.b[1]
LUT3                x026y053z2          0.321    r     3.602       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.645          4.247          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.237    r     4.484       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.377          4.861          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[0]_syn_4.ce
reg                 x023y054z3          0.053    f     4.914               
--------------------------------------------------------------------  ---------------
Arrival                                                4.914               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.061          4.847               
clock uncertainty                       0.100          4.947               
clock pessimism                        -0.118          4.829               
--------------------------------------------------------------------  ---------------
Required                                               4.829               
--------------------------------------------------------------------  ---------------
Slack                                                  0.085               

Slack               : 0.085ns
Begin Point         : u_udp_simple_send/read_en_reg_syn_16.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.ce (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.974ns (cell 0.720ns (36%), net 1.254ns (64%))
Clock Skew          : 1.728ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_en_reg_syn_16.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x028y053z2          0.109    f     3.049          pin: u_udp_simple_send/read_en_reg_syn_16.q[1]
net (fo=3)                              0.232          3.281          net: u_udp_simple_send/read_en,  ../../import/udp_simple_send.v(13)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.b[1]
LUT3                x026y053z2          0.321    r     3.602       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.645          4.247          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.237    r     4.484       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.377          4.861          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.ce
reg                 x022y054z2          0.053    f     4.914               
--------------------------------------------------------------------  ---------------
Arrival                                                4.914               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.061          4.847               
clock uncertainty                       0.100          4.947               
clock pessimism                        -0.118          4.829               
--------------------------------------------------------------------  ---------------
Required                                               4.829               
--------------------------------------------------------------------  ---------------
Slack                                                  0.085               

Slack               : 0.085ns
Begin Point         : u_udp_simple_send/read_en_reg_syn_16.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.ce (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.974ns (cell 0.720ns (36%), net 1.254ns (64%))
Clock Skew          : 1.728ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_en_reg_syn_16.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x028y053z2          0.109    f     3.049          pin: u_udp_simple_send/read_en_reg_syn_16.q[1]
net (fo=3)                              0.232          3.281          net: u_udp_simple_send/read_en,  ../../import/udp_simple_send.v(13)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.b[1]
LUT3                x026y053z2          0.321    r     3.602       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.645          4.247          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.237    r     4.484       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.377          4.861          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.ce
reg                 x022y054z3          0.053    f     4.914               
--------------------------------------------------------------------  ---------------
Arrival                                                4.914               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.061          4.847               
clock uncertainty                       0.100          4.947               
clock pessimism                        -0.118          4.829               
--------------------------------------------------------------------  ---------------
Required                                               4.829               
--------------------------------------------------------------------  ---------------
Slack                                                  0.085               

Slack               : 0.183ns
Begin Point         : u_udp_simple_send/read_en_reg_syn_16.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.csb[2] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 2.211ns (cell 0.667ns (30%), net 1.544ns (70%))
Clock Skew          : 1.728ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_en_reg_syn_16.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x028y053z2          0.109    f     3.049          pin: u_udp_simple_send/read_en_reg_syn_16.q[1]
net (fo=3)                              0.232          3.281          net: u_udp_simple_send/read_en,  ../../import/udp_simple_send.v(13)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.b[1]
LUT3                x026y053z2          0.321    r     3.602       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.645          4.247          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.237    r     4.484       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.667          5.151          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.csb[2]
EMB (reg)           x024y045            0.000    f     5.151               
--------------------------------------------------------------------  ---------------
Arrival                                                5.151               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.200          4.986               
clock uncertainty                       0.100          5.086               
clock pessimism                        -0.118          4.968               
--------------------------------------------------------------------  ---------------
Required                                               4.968               
--------------------------------------------------------------------  ---------------
Slack                                                  0.183               

Slack               : 0.202ns
Begin Point         : u_udp_simple_send/read_en_reg_syn_16.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.ce (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 2.091ns (cell 0.720ns (34%), net 1.371ns (66%))
Clock Skew          : 1.728ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_en_reg_syn_16.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x028y053z2          0.109    f     3.049          pin: u_udp_simple_send/read_en_reg_syn_16.q[1]
net (fo=3)                              0.232          3.281          net: u_udp_simple_send/read_en,  ../../import/udp_simple_send.v(13)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.b[1]
LUT3                x026y053z2          0.321    r     3.602       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.645          4.247          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.237    r     4.484       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.494          4.978          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.ce
reg                 x022y053z2          0.053    f     5.031               
--------------------------------------------------------------------  ---------------
Arrival                                                5.031               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.061          4.847               
clock uncertainty                       0.100          4.947               
clock pessimism                        -0.118          4.829               
--------------------------------------------------------------------  ---------------
Required                                               4.829               
--------------------------------------------------------------------  ---------------
Slack                                                  0.202               

Slack               : 0.375ns
Begin Point         : u_udp_simple_send/read_en_reg_syn_16.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.ce (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 2.264ns (cell 0.720ns (31%), net 1.544ns (69%))
Clock Skew          : 1.728ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           1.938          2.940          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_en_reg_syn_16.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x028y053z2          0.109    f     3.049          pin: u_udp_simple_send/read_en_reg_syn_16.q[1]
net (fo=3)                              0.232          3.281          net: u_udp_simple_send/read_en,  ../../import/udp_simple_send.v(13)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.b[1]
LUT3                x026y053z2          0.321    r     3.602       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.645          4.247          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.237    r     4.484       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.667          5.151          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.ce
reg                 x023y053z1          0.053    f     5.204               
--------------------------------------------------------------------  ---------------
Arrival                                                5.204               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.061          4.847               
clock uncertainty                       0.100          4.947               
clock pessimism                        -0.118          4.829               
--------------------------------------------------------------------  ---------------
Required                                               4.829               
--------------------------------------------------------------------  ---------------
Slack                                                  0.375               

Slack               : 1.421ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addrb[4] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.342ns (cell 0.109ns (31%), net 0.233ns (69%))
Clock Skew          : 1.379ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.043          3.045          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.321          3.366          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          3.366          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          3.366          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          6.047          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     6.047               
--------------------------------------------------------------------  ---------------
clk2q               x023y053z1          0.109    f     6.156          pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.q[0]
net (fo=8)                              0.233          6.389          net: u_frame_rw/read_buf/rd_addr[1],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addrb[4]
EMB (reg)           x024y045            0.000    f     6.389       1       
--------------------------------------------------------------------  ---------------
Arrival                                                6.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.200          4.986               
clock uncertainty                       0.100          5.086               
clock pessimism                        -0.118          4.968               
--------------------------------------------------------------------  ---------------
Required                                               4.968               
--------------------------------------------------------------------  ---------------
Slack                                                  1.421               

Slack               : 1.526ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.500ns (cell 0.161ns (32%), net 0.339ns (68%))
Clock Skew          : 1.379ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.043          3.045          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.321          3.366          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          3.366          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          3.366          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          6.047          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     6.047               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.109    f     6.156          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.339          6.495          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.sr
reg                 x021y050z3          0.052    f     6.547               
--------------------------------------------------------------------  ---------------
Arrival                                                6.547               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
removal                                 0.253          5.039               
clock uncertainty                       0.100          5.139               
clock pessimism                        -0.118          5.021               
--------------------------------------------------------------------  ---------------
Required                                               5.021               
--------------------------------------------------------------------  ---------------
Slack                                                  1.526               

Slack               : 1.537ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.addrb[5] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.458ns (cell 0.109ns (23%), net 0.349ns (77%))
Clock Skew          : 1.379ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.043          3.045          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.321          3.366          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          3.366          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          3.366          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          6.047          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     6.047               
--------------------------------------------------------------------  ---------------
clk2q               x023y053z1          0.109    f     6.156          pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.q[0]
net (fo=8)                              0.349          6.505          net: u_frame_rw/read_buf/rd_addr[1],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.addrb[5]
EMB (reg)           x024y045            0.000    f     6.505       1       
--------------------------------------------------------------------  ---------------
Arrival                                                6.505               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.344          1.581          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.260          1.841          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.841          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.841          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.945          4.786          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     4.786               
--------------------------------------------------------------------  ---------------
hold                                    0.200          4.986               
clock uncertainty                       0.100          5.086               
clock pessimism                        -0.118          4.968               
--------------------------------------------------------------------  ---------------
Required                                               4.968               
--------------------------------------------------------------------  ---------------
Slack                                                  1.537               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     6.771ns
Fmax           :     147.689MHz

Statistics:
Max            : SWNS      1.229ns, STNS      0.000ns,         0 Viol Endpoints,        97 Total Endpoints,       154 Paths Analyzed
Min            : HWNS     -3.460ns, HTNS   -133.477ns,        73 Viol Endpoints,        97 Total Endpoints,       154 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.229ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[21]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.411ns (cell 3.616ns (81%), net 0.795ns (19%))
Clock Skew          : 2.144ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[4]
net (fo=2)                              0.795          9.697          net: frame_read_data[21],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[21]_syn_4.d[1]
LUT3 (reg)          x026y050z3          0.371    r    10.068       1  net: u_udp_simple_send/read_data_buf[21],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                               10.068               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[21]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.229               

Slack               : 1.352ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[21]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.288ns (cell 3.616ns (84%), net 0.672ns (16%))
Clock Skew          : 2.144ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[5]
net (fo=2)                              0.672          9.574          net: frame_read_data[22],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[21]_syn_4.d[0]
LUT3 (reg)          x026y050z3          0.371    r     9.945       1  net: u_udp_simple_send/read_data_buf[22],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                9.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[21]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.352               

Slack               : 1.371ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[12]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.269ns (cell 3.559ns (83%), net 0.710ns (17%))
Clock Skew          : 2.144ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.doa[8]
net (fo=2)                              0.710          9.612          net: frame_read_data[16],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[12]_syn_4.d[0]
LUT3 (reg)          x026y049z1          0.314    r     9.926       1  net: u_udp_simple_send/read_data_buf[16],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                9.926               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[12]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.371               

Slack               : 1.406ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[23]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.234ns (cell 3.559ns (84%), net 0.675ns (16%))
Clock Skew          : 2.144ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[8]
net (fo=2)                              0.675          9.577          net: frame_read_data[25],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[23]_syn_4.d[0]
LUT3 (reg)          x027y050z1          0.314    r     9.891       1  net: u_udp_simple_send/read_data_buf[25],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                9.891               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[23]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.406               

Slack               : 1.408ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[29]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.232ns (cell 3.559ns (84%), net 0.673ns (16%))
Clock Skew          : 2.144ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[5]
net (fo=2)                              0.673          9.575          net: frame_read_data[31],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[29]_syn_4.d[0]
LUT3 (reg)          x027y051z1          0.314    r     9.889       1  net: u_udp_simple_send/read_data_buf[31],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                9.889               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[29]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.408               

Slack               : 1.419ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[14]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.221ns (cell 3.559ns (84%), net 0.662ns (16%))
Clock Skew          : 2.144ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.doa[6]
net (fo=2)                              0.662          9.564          net: frame_read_data[14],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[14]_syn_4.d[1]
LUT3 (reg)          x027y049z1          0.314    r     9.878       1  net: u_udp_simple_send/read_data_buf[14],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                9.878               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[14]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.419               

Slack               : 1.419ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[29]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.221ns (cell 3.559ns (84%), net 0.662ns (16%))
Clock Skew          : 2.144ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[3]
net (fo=2)                              0.662          9.564          net: frame_read_data[29],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[29]_syn_4.d[1]
LUT3 (reg)          x027y051z1          0.314    r     9.878       1  net: u_udp_simple_send/read_data_buf[29],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                9.878               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[29]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.419               

Slack               : 1.496ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[28]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.144ns (cell 3.616ns (87%), net 0.528ns (13%))
Clock Skew          : 2.144ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[4]
net (fo=2)                              0.528          9.430          net: frame_read_data[30],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[28]_syn_4.d[0]
LUT3 (reg)          x025y052z3          0.371    r     9.801       1  net: u_udp_simple_send/read_data_buf[30],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                9.801               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[28]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.496               

Slack               : 1.498ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[19]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.142ns (cell 3.616ns (87%), net 0.526ns (13%))
Clock Skew          : 2.144ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[3]
net (fo=2)                              0.526          9.428          net: frame_read_data[20],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[19]_syn_4.d[0]
LUT3 (reg)          x026y049z3          0.371    r     9.799       1  net: u_udp_simple_send/read_data_buf[20],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                9.799               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[19]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.498               

Slack               : 1.500ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[13]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.140ns (cell 3.616ns (87%), net 0.524ns (13%))
Clock Skew          : 2.144ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     8.902          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.doa[5]
net (fo=2)                              0.524          9.426          net: frame_read_data[13],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[13]_syn_4.d[1]
LUT3 (reg)          x025y049z2          0.371    r     9.797       1  net: u_udp_simple_send/read_data_buf[13],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                9.797               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[13]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.500               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -3.460ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[0]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.485ns (cell 0.747ns (30%), net 1.738ns (70%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.128    f     1.809          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.461          2.270          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.278    r     2.548       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.807          3.355          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.278    r     3.633       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.470          4.103          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[0]_syn_4.ce
reg                 x023y054z3          0.063    f     4.166               
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.167          7.626               
--------------------------------------------------------------------  ---------------
Required                                               7.626               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.460               

Slack               : -3.460ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.485ns (cell 0.747ns (30%), net 1.738ns (70%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.128    f     1.809          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.461          2.270          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.278    r     2.548       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.807          3.355          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.278    r     3.633       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.470          4.103          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.ce
reg                 x022y054z2          0.063    f     4.166               
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.167          7.626               
--------------------------------------------------------------------  ---------------
Required                                               7.626               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.460               

Slack               : -3.460ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.485ns (cell 0.747ns (30%), net 1.738ns (70%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.128    f     1.809          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.461          2.270          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.278    r     2.548       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.807          3.355          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.278    r     3.633       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.470          4.103          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.ce
reg                 x022y054z3          0.063    f     4.166               
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.167          7.626               
--------------------------------------------------------------------  ---------------
Required                                               7.626               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.460               

Slack               : -3.423ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.ceb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.648ns (cell 0.684ns (25%), net 1.964ns (75%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.128    f     1.809          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.461          2.270          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.278    r     2.548       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.807          3.355          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.278    r     3.633       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.696          4.329          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.ceb
EMB (reg)           x024y045            0.000    f     4.329               
--------------------------------------------------------------------  ---------------
Arrival                                                4.329               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.167          7.752               
--------------------------------------------------------------------  ---------------
Required                                               7.752               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.423               

Slack               : -3.313ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.632ns (cell 0.747ns (28%), net 1.885ns (72%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.128    f     1.809          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.461          2.270          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.278    r     2.548       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.807          3.355          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.278    r     3.633       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.617          4.250          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.ce
reg                 x022y053z2          0.063    f     4.313               
--------------------------------------------------------------------  ---------------
Arrival                                                4.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.167          7.626               
--------------------------------------------------------------------  ---------------
Required                                               7.626               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.313               

Slack               : -3.285ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.csb[2] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.786ns (cell 0.684ns (24%), net 2.102ns (76%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.128    f     1.809          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.461          2.270          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.278    r     2.548       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.807          3.355          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.278    r     3.633       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.834          4.467          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.csb[2]
EMB (reg)           x024y045            0.000    f     4.467               
--------------------------------------------------------------------  ---------------
Arrival                                                4.467               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.167          7.752               
--------------------------------------------------------------------  ---------------
Required                                               7.752               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.285               

Slack               : -3.096ns
Begin Point         : u_hdmi_video_delay/de_d_reg[18]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.849ns (cell 0.747ns (26%), net 2.102ns (74%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x028y050z3          0.128    f     1.809          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.q[1]
net (fo=2)                              0.461          2.270          net: u_hdmi_video_delay/read_en,  ../../import/video_delay.v(8)
                                                                      pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.c[1]
LUT3                x026y053z2          0.278    r     2.548       1  pin: u_hdmi_video_delay/de_d_reg[19]_syn_4.f[1]
net (fo=1)                              0.807          3.355          net: u_frame_rw/read_en,  ../../import/frame_read_write.v(42)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.c[1]
LUT4                x025y054z2          0.278    r     3.633       2  pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[0]_syn_4.f[1]
net (fo=7)                              0.834          4.467          net: u_frame_rw/read_buf/rd_en_s,  ../../import/afifo_32_16_256.v(56)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.ce
reg                 x023y053z1          0.063    f     4.530               
--------------------------------------------------------------------  ---------------
Arrival                                                4.530               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.167          7.626               
--------------------------------------------------------------------  ---------------
Required                                               7.626               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.096               

Slack               : -2.251ns
Begin Point         : u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addrb[4] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.418ns (cell 0.128ns (30%), net 0.290ns (70%))
Clock Skew          : 2.369ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.297          1.812          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.278          2.090          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.090          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.090          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.993          5.083          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     5.083               
--------------------------------------------------------------------  ---------------
clk2q               x023y053z1          0.128    f     5.211          pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.q[0]
net (fo=8)                              0.290          5.501          net: u_frame_rw/read_buf/rd_addr[1],  ../../import/afifo_32_16_256.v(54)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.addrb[4]
EMB (reg)           x024y045            0.000    f     5.501       1       
--------------------------------------------------------------------  ---------------
Arrival                                                5.501               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.167          7.752               
--------------------------------------------------------------------  ---------------
Required                                               7.752               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.251               

Slack               : -2.157ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.612ns (cell 0.189ns (30%), net 0.423ns (70%))
Clock Skew          : 2.369ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.297          1.812          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.278          2.090          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.090          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.090          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.993          5.083          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     5.083               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     5.211          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.423          5.634          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.sr
reg                 x021y050z3          0.061    f     5.695               
--------------------------------------------------------------------  ---------------
Arrival                                                5.695               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
removal                                 0.300          7.919               
clock uncertainty                       0.100          8.019               
clock pessimism                        -0.167          7.852               
--------------------------------------------------------------------  ---------------
Required                                               7.852               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.157               

Slack               : -2.123ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.646ns (cell 0.189ns (29%), net 0.457ns (71%))
Clock Skew          : 2.369ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.297          1.812          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.278          2.090          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.090          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.090          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.993          5.083          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     5.083               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     5.211          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.457          5.668          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.sr
reg                 x021y054z1          0.061    f     5.729               
--------------------------------------------------------------------  ---------------
Arrival                                                5.729               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
removal                                 0.300          7.919               
clock uncertainty                       0.100          8.019               
clock pessimism                        -0.167          7.852               
--------------------------------------------------------------------  ---------------
Required                                               7.852               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.123               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> sd_card_clk
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     sd_card_clk
Min Period     :     33.795ns
Fmax           :     29.590MHz

Statistics:
Max            : SWNS     -4.759ns, STNS   -171.737ns,        78 Viol Endpoints,        82 Total Endpoints,       237 Paths Analyzed
Min            : HWNS     -1.454ns, HTNS     -6.804ns,        12 Viol Endpoints,        82 Total Endpoints,       237 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -4.759ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 4.040ns (cell 1.835ns (45%), net 2.205ns (55%))
Clock Skew          : 2.369ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                             8.000    r    15.619               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    15.765          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         16.414          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    17.120       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         17.120          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    17.264       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         17.858          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    18.266       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         18.582          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    19.013       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.646         19.659          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea
EMB (reg)           x024y045            0.000    f    19.659               
--------------------------------------------------------------------  ---------------
Arrival                                               19.659               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.176          1.812          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.278          2.090          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.090          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.090          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          5.083          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                           10.000    r    15.083               
--------------------------------------------------------------------  ---------------
setup                                  -0.250         14.833               
clock uncertainty                      -0.100         14.733               
clock pessimism                         0.167         14.900               
--------------------------------------------------------------------  ---------------
Required                                              14.900               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.759               

Slack               : -4.732ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 4.013ns (cell 1.835ns (45%), net 2.178ns (55%))
Clock Skew          : 2.369ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                             8.000    r    15.619               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    15.765          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         16.414          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    17.120       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         17.120          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    17.264       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         17.858          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    18.266       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         18.582          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    19.013       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.619         19.632          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea
EMB (reg)           x024y036            0.000    f    19.632               
--------------------------------------------------------------------  ---------------
Arrival                                               19.632               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.176          1.812          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.278          2.090          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.090          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.090          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          5.083          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                           10.000    r    15.083               
--------------------------------------------------------------------  ---------------
setup                                  -0.250         14.833               
clock uncertainty                      -0.100         14.733               
clock pessimism                         0.167         14.900               
--------------------------------------------------------------------  ---------------
Required                                              14.900               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.732               

Slack               : -4.712ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 4.127ns (cell 1.922ns (46%), net 2.205ns (54%))
Clock Skew          : 2.369ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                             8.000    r    15.619               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    15.765          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         16.414          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    17.120       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         17.120          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    17.264       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         17.858          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    18.266       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         18.582          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    19.013       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.646         19.659          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.ce
reg                 x022y044z1          0.087    r    19.746               
--------------------------------------------------------------------  ---------------
Arrival                                               19.746               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.176          1.812          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.278          2.090          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.090          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.090          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          5.083          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.clk
capture edge                           10.000    r    15.083               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.967               
clock uncertainty                      -0.100         14.867               
clock pessimism                         0.167         15.034               
--------------------------------------------------------------------  ---------------
Required                                              15.034               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.712               

Slack               : -4.685ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 4.100ns (cell 1.922ns (46%), net 2.178ns (54%))
Clock Skew          : 2.369ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                             8.000    r    15.619               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    15.765          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         16.414          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    17.120       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         17.120          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    17.264       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         17.858          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    18.266       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         18.582          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    19.013       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.619         19.632          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce
reg                 x023y042z1          0.087    r    19.719               
--------------------------------------------------------------------  ---------------
Arrival                                               19.719               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.176          1.812          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.278          2.090          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.090          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.090          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          5.083          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
capture edge                           10.000    r    15.083               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.967               
clock uncertainty                      -0.100         14.867               
clock pessimism                         0.167         15.034               
--------------------------------------------------------------------  ---------------
Required                                              15.034               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.685               

Slack               : -4.685ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 4.100ns (cell 1.922ns (46%), net 2.178ns (54%))
Clock Skew          : 2.369ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                             8.000    r    15.619               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    15.765          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         16.414          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    17.120       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         17.120          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    17.264       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         17.858          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    18.266       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         18.582          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    19.013       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.619         19.632          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce
reg                 x022y043z2          0.087    r    19.719               
--------------------------------------------------------------------  ---------------
Arrival                                               19.719               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.176          1.812          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.278          2.090          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.090          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.090          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          5.083          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.clk
capture edge                           10.000    r    15.083               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.967               
clock uncertainty                      -0.100         14.867               
clock pessimism                         0.167         15.034               
--------------------------------------------------------------------  ---------------
Required                                              15.034               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.685               

Slack               : -4.685ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 4.100ns (cell 1.922ns (46%), net 2.178ns (54%))
Clock Skew          : 2.369ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                             8.000    r    15.619               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    15.765          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         16.414          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    17.120       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         17.120          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    17.264       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         17.858          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    18.266       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         18.582          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    19.013       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.619         19.632          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce
reg                 x023y045z1          0.087    r    19.719               
--------------------------------------------------------------------  ---------------
Arrival                                               19.719               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.176          1.812          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.278          2.090          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.090          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.090          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          5.083          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk
capture edge                           10.000    r    15.083               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.967               
clock uncertainty                      -0.100         14.867               
clock pessimism                         0.167         15.034               
--------------------------------------------------------------------  ---------------
Required                                              15.034               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.685               

Slack               : -4.685ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 4.100ns (cell 1.922ns (46%), net 2.178ns (54%))
Clock Skew          : 2.369ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                             8.000    r    15.619               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    15.765          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         16.414          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    17.120       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         17.120          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    17.264       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         17.858          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    18.266       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         18.582          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    19.013       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.619         19.632          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.ce
reg                 x021y043z1          0.087    r    19.719               
--------------------------------------------------------------------  ---------------
Arrival                                               19.719               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.176          1.812          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.278          2.090          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.090          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.090          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          5.083          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.clk
capture edge                           10.000    r    15.083               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.967               
clock uncertainty                      -0.100         14.867               
clock pessimism                         0.167         15.034               
--------------------------------------------------------------------  ---------------
Required                                              15.034               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.685               

Slack               : -4.465ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 3.980ns (cell 1.922ns (48%), net 2.058ns (52%))
Clock Skew          : 2.369ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                             8.000    r    15.619               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    15.765          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         16.414          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    17.120       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         17.120          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    17.264       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         17.858          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    18.266       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         18.582          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    19.013       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.499         19.512          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce
reg                 x022y042z3          0.087    r    19.599               
--------------------------------------------------------------------  ---------------
Arrival                                               19.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.176          1.812          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.278          2.090          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.090          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.090          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          5.083          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
capture edge                           10.000    r    15.083               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.967               
clock uncertainty                       0.000         14.967               
clock pessimism                         0.167         15.134               
--------------------------------------------------------------------  ---------------
Required                                              15.134               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.465               

Slack               : -4.043ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.c[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 3.458ns (cell 1.578ns (45%), net 1.880ns (55%))
Clock Skew          : 2.369ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
launch edge                             8.000    r    15.619               
--------------------------------------------------------------------  ---------------
clk2q               x020y043z1          0.146    r    15.765          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.q[0]
net (fo=6)                              0.782         16.547          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[8],  ../../import/afifo_16_32_256.v(265)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.c[0]
LUT3                x021y042z3          0.348    f    16.895       1  pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.f[0]
net (fo=3)                              0.473         17.368          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.a[1]
LUT5                x021y042z1          0.618    f    17.986       2  pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.fx[0]
net (fo=1)                              0.625         18.611          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.c[1]
LUT2 (reg)          x022y042z2          0.466    f    19.077       3  net: u_frame_rw/write_buf/shift_rdaddr[0],  ../../import/afifo_16_32_256.v(57)
--------------------------------------------------------------------  ---------------
Arrival                                               19.077               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.176          1.812          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.278          2.090          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.090          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.090          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          5.083          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
capture edge                           10.000    r    15.083               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.967               
clock uncertainty                      -0.100         14.867               
clock pessimism                         0.167         15.034               
--------------------------------------------------------------------  ---------------
Required                                              15.034               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.043               

Slack               : -3.921ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.d[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 3.336ns (cell 1.201ns (36%), net 2.135ns (64%))
Clock Skew          : 2.369ns
Logic Level         : 3 ( LUT4=2  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             8.000    r    15.619               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r    15.765          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.782         16.547          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.b[0]
LUT3                x023y042z1          0.333    f    16.880       1  pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.f[0]
net (fo=3)                              0.615         17.495          net: u_frame_rw/write_buf/add0_syn_30,  ../../import/afifo_16_32_256.v(120)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.a[0]
LUT4                x021y043z1          0.408    f    17.903       2  pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.f[0]
net (fo=1)                              0.738         18.641          net: u_frame_rw/write_buf/wr_addr_b1[6],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.d[1]
LUT4 (reg)          x021y043z1          0.314    r    18.955       3  net: u_frame_rw/write_buf/wr_addr[8],  ../../import/afifo_16_32_256.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               18.955               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.176          1.812          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.278          2.090          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.090          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.090          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          5.083          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.clk
capture edge                           10.000    r    15.083               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.967               
clock uncertainty                      -0.100         14.867               
clock pessimism                         0.167         15.034               
--------------------------------------------------------------------  ---------------
Required                                              15.034               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.921               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.454ns
Begin Point         : u_hdmi_writer/write_data_reg[18]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dia[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.990ns (cell 0.403ns (40%), net 0.587ns (60%))
Clock Skew          : 2.144ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_writer/write_data_reg[18]_syn_3.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x023y041z3          0.128    f     3.474          pin: u_hdmi_writer/write_data_reg[18]_syn_3.q[1]
net (fo=1)                              0.138          3.612          net: u_hdmi_writer/write_data[18],  ../../import/udp_packet_to_sdram.v(26)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[19]_syn_4.b[1]
LUT3                x023y041z1          0.275    r     3.887       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[19]_syn_4.f[1]
net (fo=1)                              0.449          4.336          net: u_frame_rw/write_data[18],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dia[0]
EMB (reg)           x024y036            0.000    f     4.336       2       
--------------------------------------------------------------------  ---------------
Arrival                                                4.336               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.200          5.857               
clock uncertainty                       0.100          5.957               
clock pessimism                        -0.167          5.790               
--------------------------------------------------------------------  ---------------
Required                                               5.790               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.454               

Slack               : -1.435ns
Begin Point         : u_hdmi_writer/write_data_reg[8]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dib[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.009ns (cell 0.403ns (39%), net 0.606ns (61%))
Clock Skew          : 2.144ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_writer/write_data_reg[8]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z3          0.128    f     3.474          pin: u_hdmi_writer/write_data_reg[8]_syn_4.q[0]
net (fo=1)                              0.281          3.755          net: u_hdmi_writer/write_data[9],  ../../import/udp_packet_to_sdram.v(26)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.b[1]
LUT3                x026y046z1          0.275    r     4.030       1  pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.f[1]
net (fo=1)                              0.325          4.355          net: u_frame_rw/write_data[9],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dib[0]
EMB (reg)           x024y045            0.000    f     4.355       2       
--------------------------------------------------------------------  ---------------
Arrival                                                4.355               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.200          5.857               
clock uncertainty                       0.100          5.957               
clock pessimism                        -0.167          5.790               
--------------------------------------------------------------------  ---------------
Required                                               5.790               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.435               

Slack               : -1.237ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_31.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dib[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.207ns (cell 0.276ns (22%), net 0.931ns (78%))
Clock Skew          : 2.144ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 70
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_31.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x027y044z0          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_31.q[1]
net (fo=70)                             0.466          3.940          net: img_mode_dup_61,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.d[0]
LUT3                x026y043z1          0.148    f     4.088       1  pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.f[0]
net (fo=1)                              0.465          4.553          net: u_frame_rw/write_data[27],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dib[0]
EMB (reg)           x024y036            0.000    f     4.553       2       
--------------------------------------------------------------------  ---------------
Arrival                                                4.553               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.200          5.857               
clock uncertainty                       0.100          5.957               
clock pessimism                        -0.167          5.790               
--------------------------------------------------------------------  ---------------
Required                                               5.790               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.237               

Slack               : -1.116ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_31.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dia[8] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.328ns (cell 0.276ns (20%), net 1.052ns (80%))
Clock Skew          : 2.144ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 70
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_31.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x027y044z0          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_31.q[1]
net (fo=70)                             0.515          3.989          net: img_mode_dup_61,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.d[1]
LUT3                x026y046z0          0.148    f     4.137       1  pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.f[1]
net (fo=1)                              0.537          4.674          net: u_frame_rw/write_data[8],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dia[8]
EMB (reg)           x024y045            0.000    f     4.674       2       
--------------------------------------------------------------------  ---------------
Arrival                                                4.674               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.200          5.857               
clock uncertainty                       0.100          5.957               
clock pessimism                        -0.167          5.790               
--------------------------------------------------------------------  ---------------
Required                                               5.790               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.116               

Slack               : -0.334ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_27.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.110ns (cell 0.681ns (32%), net 1.429ns (68%))
Clock Skew          : 2.144ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_27.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z1          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_27.q[1]
net (fo=11)                             0.310          3.784          net: img_mode_dup_56,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.b[1]
LUT3                x025y040z1          0.275    r     4.059       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          4.656          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     4.934       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          5.456          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea
EMB (reg)           x024y036            0.000    f     5.456               
--------------------------------------------------------------------  ---------------
Arrival                                                5.456               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.200          5.857               
clock uncertainty                       0.100          5.957               
clock pessimism                        -0.167          5.790               
--------------------------------------------------------------------  ---------------
Required                                               5.790               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.334               

Slack               : -0.298ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_27.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.146ns (cell 0.681ns (31%), net 1.465ns (69%))
Clock Skew          : 2.144ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_27.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z1          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_27.q[1]
net (fo=11)                             0.310          3.784          net: img_mode_dup_56,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.b[1]
LUT3                x025y040z1          0.275    r     4.059       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          4.656          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     4.934       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.558          5.492          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea
EMB (reg)           x024y045            0.000    f     5.492               
--------------------------------------------------------------------  ---------------
Arrival                                                5.492               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.200          5.857               
clock uncertainty                       0.100          5.957               
clock pessimism                        -0.167          5.790               
--------------------------------------------------------------------  ---------------
Required                                               5.790               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.298               

Slack               : -0.241ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_27.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.077ns (cell 0.744ns (35%), net 1.333ns (65%))
Clock Skew          : 2.144ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_27.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z1          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_27.q[1]
net (fo=11)                             0.310          3.784          net: img_mode_dup_56,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.b[1]
LUT3                x025y040z1          0.275    r     4.059       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          4.656          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     4.934       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.426          5.360          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce
reg                 x022y042z3          0.063    f     5.423               
--------------------------------------------------------------------  ---------------
Arrival                                                5.423               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.241               

Slack               : -0.145ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_27.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.173ns (cell 0.744ns (34%), net 1.429ns (66%))
Clock Skew          : 2.144ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_27.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z1          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_27.q[1]
net (fo=11)                             0.310          3.784          net: img_mode_dup_56,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.b[1]
LUT3                x025y040z1          0.275    r     4.059       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          4.656          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     4.934       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          5.456          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce
reg                 x023y042z1          0.063    f     5.519               
--------------------------------------------------------------------  ---------------
Arrival                                                5.519               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.145               

Slack               : -0.145ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_27.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.173ns (cell 0.744ns (34%), net 1.429ns (66%))
Clock Skew          : 2.144ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_27.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z1          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_27.q[1]
net (fo=11)                             0.310          3.784          net: img_mode_dup_56,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.b[1]
LUT3                x025y040z1          0.275    r     4.059       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          4.656          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     4.934       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          5.456          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce
reg                 x022y043z2          0.063    f     5.519               
--------------------------------------------------------------------  ---------------
Arrival                                                5.519               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.145               

Slack               : -0.145ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_27.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.173ns (cell 0.744ns (34%), net 1.429ns (66%))
Clock Skew          : 2.144ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_27.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x026y040z1          0.128    f     3.474          pin: u_key_mode_ctrl/img_mode_reg_syn_27.q[1]
net (fo=11)                             0.310          3.784          net: img_mode_dup_56,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.b[1]
LUT3                x025y040z1          0.275    r     4.059       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          4.656          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     4.934       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          5.456          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce
reg                 x023y045z1          0.063    f     5.519               
--------------------------------------------------------------------  ---------------
Arrival                                                5.519               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.145               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     12.136ns
Fmax           :     82.399MHz

Statistics:
Max            : SWNS     -1.034ns, STNS     -8.122ns,        10 Viol Endpoints,        77 Total Endpoints,       210 Paths Analyzed
Min            : HWNS     -5.040ns, HTNS   -168.616ns,        77 Viol Endpoints,        77 Total Endpoints,       210 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.034ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 4.040ns (cell 1.835ns (45%), net 2.205ns (55%))
Clock Skew          : 1.356ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         36.452          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    37.158       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         37.158          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    37.302       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         37.896          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    38.304       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         38.620          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    39.051       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.646         39.697          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea
EMB (reg)           x024y045            0.000    f    39.697               
--------------------------------------------------------------------  ---------------
Arrival                                               39.697               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.176          3.477          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.376          3.853          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          3.853          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          3.853          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          6.846          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                           32.000    r    38.846               
--------------------------------------------------------------------  ---------------
setup                                  -0.250         38.596               
clock uncertainty                      -0.100         38.496               
clock pessimism                         0.167         38.663               
--------------------------------------------------------------------  ---------------
Required                                              38.663               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.034               

Slack               : -1.007ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 4.013ns (cell 1.835ns (45%), net 2.178ns (55%))
Clock Skew          : 1.356ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         36.452          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    37.158       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         37.158          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    37.302       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         37.896          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    38.304       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         38.620          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    39.051       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.619         39.670          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea
EMB (reg)           x024y036            0.000    f    39.670               
--------------------------------------------------------------------  ---------------
Arrival                                               39.670               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.176          3.477          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.376          3.853          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          3.853          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          3.853          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          6.846          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                           32.000    r    38.846               
--------------------------------------------------------------------  ---------------
setup                                  -0.250         38.596               
clock uncertainty                      -0.100         38.496               
clock pessimism                         0.167         38.663               
--------------------------------------------------------------------  ---------------
Required                                              38.663               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.007               

Slack               : -0.987ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 4.127ns (cell 1.922ns (46%), net 2.205ns (54%))
Clock Skew          : 1.356ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         36.452          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    37.158       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         37.158          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    37.302       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         37.896          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    38.304       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         38.620          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    39.051       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.646         39.697          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.ce
reg                 x022y044z1          0.087    r    39.784               
--------------------------------------------------------------------  ---------------
Arrival                                               39.784               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.176          3.477          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.376          3.853          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          3.853          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          3.853          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          6.846          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.clk
capture edge                           32.000    r    38.846               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         38.730               
clock uncertainty                      -0.100         38.630               
clock pessimism                         0.167         38.797               
--------------------------------------------------------------------  ---------------
Required                                              38.797               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.987               

Slack               : -0.960ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 4.100ns (cell 1.922ns (46%), net 2.178ns (54%))
Clock Skew          : 1.356ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         36.452          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    37.158       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         37.158          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    37.302       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         37.896          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    38.304       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         38.620          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    39.051       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.619         39.670          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce
reg                 x023y042z1          0.087    r    39.757               
--------------------------------------------------------------------  ---------------
Arrival                                               39.757               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.176          3.477          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.376          3.853          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          3.853          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          3.853          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          6.846          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
capture edge                           32.000    r    38.846               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         38.730               
clock uncertainty                      -0.100         38.630               
clock pessimism                         0.167         38.797               
--------------------------------------------------------------------  ---------------
Required                                              38.797               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.960               

Slack               : -0.960ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 4.100ns (cell 1.922ns (46%), net 2.178ns (54%))
Clock Skew          : 1.356ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         36.452          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    37.158       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         37.158          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    37.302       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         37.896          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    38.304       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         38.620          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    39.051       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.619         39.670          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce
reg                 x022y043z2          0.087    r    39.757               
--------------------------------------------------------------------  ---------------
Arrival                                               39.757               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.176          3.477          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.376          3.853          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          3.853          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          3.853          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          6.846          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.clk
capture edge                           32.000    r    38.846               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         38.730               
clock uncertainty                      -0.100         38.630               
clock pessimism                         0.167         38.797               
--------------------------------------------------------------------  ---------------
Required                                              38.797               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.960               

Slack               : -0.960ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 4.100ns (cell 1.922ns (46%), net 2.178ns (54%))
Clock Skew          : 1.356ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         36.452          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    37.158       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         37.158          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    37.302       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         37.896          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    38.304       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         38.620          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    39.051       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.619         39.670          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce
reg                 x023y045z1          0.087    r    39.757               
--------------------------------------------------------------------  ---------------
Arrival                                               39.757               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.176          3.477          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.376          3.853          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          3.853          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          3.853          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          6.846          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk
capture edge                           32.000    r    38.846               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         38.730               
clock uncertainty                      -0.100         38.630               
clock pessimism                         0.167         38.797               
--------------------------------------------------------------------  ---------------
Required                                              38.797               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.960               

Slack               : -0.960ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 4.100ns (cell 1.922ns (46%), net 2.178ns (54%))
Clock Skew          : 1.356ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         36.452          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    37.158       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         37.158          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    37.302       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         37.896          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    38.304       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         38.620          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    39.051       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.619         39.670          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.ce
reg                 x021y043z1          0.087    r    39.757               
--------------------------------------------------------------------  ---------------
Arrival                                               39.757               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.176          3.477          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.376          3.853          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          3.853          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          3.853          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          6.846          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.clk
capture edge                           32.000    r    38.846               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         38.730               
clock uncertainty                      -0.100         38.630               
clock pessimism                         0.167         38.797               
--------------------------------------------------------------------  ---------------
Required                                              38.797               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.960               

Slack               : -0.740ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 3.980ns (cell 1.922ns (48%), net 2.058ns (52%))
Clock Skew          : 1.356ns
Logic Level         : 4 ( ADDER=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y042z3          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.q[0]
net (fo=9)                              0.649         36.452          net: u_frame_rw/write_buf/wr_addr[3],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.a[0]
ADDER               x022y043z0          0.706    f    37.158       1  pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         37.158          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.144    f    37.302       2  pin: u_frame_rw/write_buf/sub0_syn_70.f[0]
net (fo=1)                              0.594         37.896          net: u_frame_rw/write_buf/wrusedw[5],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.a[0]
LUT4                x023y043z1          0.408    f    38.304       3  pin: u_hdmi_writer/state_reg[2]_syn_50.f[0]
net (fo=1)                              0.316         38.620          net: u_frame_rw/write_buf/wr_en_s_syn_4,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.b[0]
LUT5                x023y043z3          0.431    f    39.051       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.499         39.550          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce
reg                 x022y042z3          0.087    r    39.637               
--------------------------------------------------------------------  ---------------
Arrival                                               39.637               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.176          3.477          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.376          3.853          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          3.853          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          3.853          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          6.846          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
capture edge                           32.000    r    38.846               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         38.730               
clock uncertainty                       0.000         38.730               
clock pessimism                         0.167         38.897               
--------------------------------------------------------------------  ---------------
Required                                              38.897               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.740               

Slack               : -0.318ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.c[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 3.458ns (cell 1.578ns (45%), net 1.880ns (55%))
Clock Skew          : 1.356ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x020y043z1          0.146    r    35.803          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.q[0]
net (fo=6)                              0.782         36.585          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[8],  ../../import/afifo_16_32_256.v(265)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.c[0]
LUT3                x021y042z3          0.348    f    36.933       1  pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.f[0]
net (fo=3)                              0.473         37.406          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.a[1]
LUT5                x021y042z1          0.618    f    38.024       2  pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.fx[0]
net (fo=1)                              0.625         38.649          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.c[1]
LUT2 (reg)          x022y042z2          0.466    f    39.115       3  net: u_frame_rw/write_buf/shift_rdaddr[0],  ../../import/afifo_16_32_256.v(57)
--------------------------------------------------------------------  ---------------
Arrival                                               39.115               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.176          3.477          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.376          3.853          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          3.853          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          3.853          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          6.846          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
capture edge                           32.000    r    38.846               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         38.730               
clock uncertainty                      -0.100         38.630               
clock pessimism                         0.167         38.797               
--------------------------------------------------------------------  ---------------
Required                                              38.797               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.318               

Slack               : -0.196ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 3.336ns (cell 1.201ns (36%), net 2.135ns (64%))
Clock Skew          : 1.356ns
Logic Level         : 3 ( LUT4=2  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.782         36.585          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.b[0]
LUT3                x023y042z1          0.333    f    36.918       1  pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.f[0]
net (fo=3)                              0.615         37.533          net: u_frame_rw/write_buf/add0_syn_30,  ../../import/afifo_16_32_256.v(120)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.a[0]
LUT4                x021y043z1          0.408    f    37.941       2  pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.f[0]
net (fo=1)                              0.738         38.679          net: u_frame_rw/write_buf/wr_addr_b1[6],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.d[1]
LUT4 (reg)          x021y043z1          0.314    r    38.993       3  net: u_frame_rw/write_buf/wr_addr[8],  ../../import/afifo_16_32_256.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               38.993               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.176          3.477          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.376          3.853          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          3.853          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          3.853          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.993          6.846          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.clk
capture edge                           32.000    r    38.846               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         38.730               
clock uncertainty                      -0.100         38.630               
clock pessimism                         0.167         38.797               
--------------------------------------------------------------------  ---------------
Required                                              38.797               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.196               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -5.040ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dib[5] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.031ns (cell 0.305ns (29%), net 0.726ns (71%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x026y046z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.q[0]
net (fo=1)                              0.401          2.210          net: u_sd_card_bmp/bmp_read_m0/bmp_data[6],  ../../import/bmp_read.v(22)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.c[0]
LUT3                x026y046z1          0.177    f     2.387       1  pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[1]_syn_4.f[0]
net (fo=1)                              0.325          2.712          net: u_frame_rw/write_data[14],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dib[5]
EMB (reg)           x024y045            0.000    f     2.712       2       
--------------------------------------------------------------------  ---------------
Arrival                                                2.712               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.167          7.752               
--------------------------------------------------------------------  ---------------
Required                                               7.752               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.040               

Slack               : -4.931ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dib[2] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.140ns (cell 0.406ns (35%), net 0.734ns (65%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x026y043z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.q[1]
net (fo=1)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data[21],  ../../import/bmp_read.v(22)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[25]_syn_4.c[1]
LUT3                x025y043z3          0.278    r     2.356       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[25]_syn_4.f[1]
net (fo=1)                              0.465          2.821          net: u_frame_rw/write_data[29],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dib[2]
EMB (reg)           x024y036            0.000    f     2.821       2       
--------------------------------------------------------------------  ---------------
Arrival                                                2.821               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.167          7.752               
--------------------------------------------------------------------  ---------------
Required                                               7.752               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.931               

Slack               : -4.905ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_reg[17]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dia[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.166ns (cell 0.305ns (26%), net 0.861ns (74%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[17]_syn_3.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x026y043z0          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[17]_syn_3.q[0]
net (fo=1)                              0.401          2.210          net: u_sd_card_bmp/bmp_read_m0/bmp_data[17],  ../../import/bmp_read.v(22)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.c[1]
LUT3                x026y043z1          0.177    f     2.387       1  pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[21]_syn_4.f[1]
net (fo=1)                              0.460          2.847          net: u_frame_rw/write_data[25],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.dia[7]
EMB (reg)           x024y036            0.000    f     2.847       2       
--------------------------------------------------------------------  ---------------
Arrival                                                2.847               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.167          7.752               
--------------------------------------------------------------------  ---------------
Required                                               7.752               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.905               

Slack               : -4.589ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dia[8] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.482ns (cell 0.305ns (20%), net 1.177ns (80%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x026y046z0          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.q[1]
net (fo=1)                              0.640          2.449          net: u_sd_card_bmp/bmp_read_m0/bmp_data[0],  ../../import/bmp_read.v(22)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.c[1]
LUT3                x026y046z0          0.177    f     2.626       1  pin: u_sd_card_bmp/bmp_read_m0/bmp_data_reg[0]_syn_4.f[1]
net (fo=1)                              0.537          3.163          net: u_frame_rw/write_data[8],  ../../import/frame_read_write.v(69)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.dia[8]
EMB (reg)           x024y045            0.000    f     3.163       2       
--------------------------------------------------------------------  ---------------
Arrival                                                3.163               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.167          7.752               
--------------------------------------------------------------------  ---------------
Required                                               7.752               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.589               

Slack               : -4.100ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.971ns (cell 0.583ns (29%), net 1.388ns (71%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x025y041z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[1]
net (fo=2)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en,  ../../import/bmp_read.v(21)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.c[1]
LUT3                x025y040z1          0.177    f     2.255       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          2.852          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     3.130       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          3.652          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea
EMB (reg)           x024y036            0.000    f     3.652               
--------------------------------------------------------------------  ---------------
Arrival                                                3.652               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.167          7.752               
--------------------------------------------------------------------  ---------------
Required                                               7.752               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.100               

Slack               : -4.064ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.007ns (cell 0.583ns (29%), net 1.424ns (71%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x025y041z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[1]
net (fo=2)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en,  ../../import/bmp_read.v(21)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.c[1]
LUT3                x025y040z1          0.177    f     2.255       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          2.852          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     3.130       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.558          3.688          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea
EMB (reg)           x024y045            0.000    f     3.688               
--------------------------------------------------------------------  ---------------
Arrival                                                3.688               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.200          7.819               
clock uncertainty                       0.100          7.919               
clock pessimism                        -0.167          7.752               
--------------------------------------------------------------------  ---------------
Required                                               7.752               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.064               

Slack               : -4.007ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.938ns (cell 0.646ns (33%), net 1.292ns (67%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x025y041z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[1]
net (fo=2)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en,  ../../import/bmp_read.v(21)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.c[1]
LUT3                x025y040z1          0.177    f     2.255       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          2.852          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     3.130       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.426          3.556          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce
reg                 x022y042z3          0.063    f     3.619               
--------------------------------------------------------------------  ---------------
Arrival                                                3.619               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.167          7.626               
--------------------------------------------------------------------  ---------------
Required                                               7.626               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.007               

Slack               : -3.911ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.034ns (cell 0.646ns (31%), net 1.388ns (69%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x025y041z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[1]
net (fo=2)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en,  ../../import/bmp_read.v(21)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.c[1]
LUT3                x025y040z1          0.177    f     2.255       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          2.852          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     3.130       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          3.652          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce
reg                 x023y042z1          0.063    f     3.715               
--------------------------------------------------------------------  ---------------
Arrival                                                3.715               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.167          7.626               
--------------------------------------------------------------------  ---------------
Required                                               7.626               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.911               

Slack               : -3.911ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.034ns (cell 0.646ns (31%), net 1.388ns (69%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x025y041z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[1]
net (fo=2)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en,  ../../import/bmp_read.v(21)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.c[1]
LUT3                x025y040z1          0.177    f     2.255       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          2.852          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     3.130       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          3.652          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce
reg                 x022y043z2          0.063    f     3.715               
--------------------------------------------------------------------  ---------------
Arrival                                                3.715               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.167          7.626               
--------------------------------------------------------------------  ---------------
Required                                               7.626               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.911               

Slack               : -3.911ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.034ns (cell 0.646ns (31%), net 1.388ns (69%))
Clock Skew          : 5.771ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x025y041z1          0.128    f     1.809          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[1]
net (fo=2)                              0.269          2.078          net: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en,  ../../import/bmp_read.v(21)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.c[1]
LUT3                x025y040z1          0.177    f     2.255       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[1]
net (fo=1)                              0.597          2.852          net: u_frame_rw/write_en,  ../../import/frame_read_write.v(68)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.c[0]
LUT5                x023y043z3          0.278    r     3.130       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.522          3.652          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce
reg                 x023y045z1          0.063    f     3.715               
--------------------------------------------------------------------  ---------------
Arrival                                                3.715               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.167          7.626               
--------------------------------------------------------------------  ---------------
Required                                               7.626               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.911               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk_5x -> video_clk_5x
Type           :     Self
From Clock     :     video_clk_5x
To Clock       :     video_clk_5x
Min Period     :     3.049ns
Fmax           :     327.976MHz

Statistics:
Max            : SWNS      4.951ns, STNS      0.000ns,         0 Viol Endpoints,        58 Total Endpoints,        87 Paths Analyzed
Min            : HWNS      0.223ns, HTNS      0.000ns,         0 Viol Endpoints,        58 Total Endpoints,        87 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.951ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.769ns (cell 0.460ns (16%), net 2.309ns (84%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     2.015          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             2.309          4.324          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0]
LUT3 (reg)          x028y058z0          0.314    r     4.638       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.638               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  4.951               

Slack               : 4.951ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.769ns (cell 0.460ns (16%), net 2.309ns (84%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     2.015          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             2.309          4.324          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1]
LUT3 (reg)          x028y058z0          0.314    r     4.638       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.638               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  4.951               

Slack               : 4.951ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.d[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.769ns (cell 0.460ns (16%), net 2.309ns (84%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     2.015          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             2.309          4.324          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.d[0]
LUT3 (reg)          x028y058z1          0.314    r     4.638       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.638               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  4.951               

Slack               : 4.951ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.d[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.769ns (cell 0.460ns (16%), net 2.309ns (84%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     2.015          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             2.309          4.324          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.d[1]
LUT3 (reg)          x028y058z1          0.314    r     4.638       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.638               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  4.951               

Slack               : 5.007ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.sr (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.642ns (cell 0.289ns (10%), net 2.353ns (90%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     2.015          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             2.353          4.368          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.sr
reg                 x028y060z3          0.143    f     4.511               
--------------------------------------------------------------------  ---------------
Arrival                                                4.511               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.124          9.518               
--------------------------------------------------------------------  ---------------
Required                                               9.518               
--------------------------------------------------------------------  ---------------
Slack                                                  5.007               

Slack               : 5.140ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[7]_syn_4.d[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.580ns (cell 0.517ns (20%), net 2.063ns (80%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     2.015          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             2.063          4.078          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[7]_syn_4.d[0]
LUT3 (reg)          x028y059z2          0.371    r     4.449       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.449               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  5.140               

Slack               : 5.140ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[7]_syn_4.d[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.580ns (cell 0.517ns (20%), net 2.063ns (80%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     2.015          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             2.063          4.078          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[7]_syn_4.d[1]
LUT3 (reg)          x028y059z2          0.371    r     4.449       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.449               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  5.140               

Slack               : 5.186ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D2_P_syn_2.do[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.202ns (cell 0.146ns (6%), net 2.056ns (94%))
Clock Skew          : 0.451ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y050z0          0.146    r     2.015          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.q[1]
net (fo=1)                              2.056          4.071          net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_P_syn_2.do[1]
PAD (reg)           x040y002            0.000    f     4.071          net: HDMI_D2_PHDMI_D2_P,  ../../import/UDP_Example_Top.v(36)
--------------------------------------------------------------------  ---------------
Arrival                                                4.071               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             1.851          1.366          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_P_syn_2.osclk
capture edge                            8.000    r     9.366               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          9.305               
clock uncertainty                      -0.100          9.205               
clock pessimism                         0.052          9.257               
--------------------------------------------------------------------  ---------------
Required                                               9.257               
--------------------------------------------------------------------  ---------------
Slack                                                  5.186               

Slack               : 5.318ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.402ns (cell 0.517ns (21%), net 1.885ns (79%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     2.015          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             1.885          3.900          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0]
LUT3 (reg)          x028y058z2          0.371    r     4.271       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.271               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  5.318               

Slack               : 5.318ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.402ns (cell 0.517ns (21%), net 1.885ns (79%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.410          1.869          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     2.015          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             1.885          3.900          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1]
LUT3 (reg)          x028y058z2          0.371    r     4.271       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.271               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  5.318               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.223ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.mi[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y050z0          0.109    f     1.443          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.q[1]
net (fo=1)                              0.225          1.668          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.mi[0]
ADDER (reg)         x036y050z2          0.095    f     1.763          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.320ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y033z1          0.109    f     1.443          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[0]
net (fo=1)                              0.322          1.765          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x038y032z0          0.095    f     1.860          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.320               

Slack               : 0.329ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y033z1          0.109    f     1.443          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[1]
net (fo=1)                              0.331          1.774          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[1],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x038y032z0          0.095    f     1.869          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[1],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.329ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x038y051z2          0.109    f     1.443          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.331          1.774          net: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0]
reg                 x037y049z2          0.095    f     1.869          net: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[1],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.329ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x038y051z2          0.109    f     1.443          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.331          1.774          net: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1]
reg                 x037y049z2          0.095    f     1.869          net: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.339ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1]_syn_3.mi[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y048z0          0.109    f     1.443          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.q[0]
net (fo=1)                              0.341          1.784          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1]_syn_3.mi[0]
reg                 x037y049z3          0.095    f     1.879          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.339               

Slack               : 0.339ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y050z1          0.109    f     1.443          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.341          1.784          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1]
reg                 x036y048z0          0.095    f     1.879          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.339               

Slack               : 0.350ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_5.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.mi[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y050z1          0.109    f     1.443          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_5.q[1]
net (fo=2)                              0.322          1.765          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.mi[0]
reg                 x037y050z0          0.095    f     1.860          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.350ns
Begin Point         : u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.mi[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y036z2          0.109    f     1.443          pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.q[0]
net (fo=2)                              0.322          1.765          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.mi[1]
reg                 x036y036z3          0.095    f     1.860          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[9],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.365ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.c[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.541ns (cell 0.430ns (79%), net 0.111ns (21%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y058z0          0.109    f     1.443          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.q[0]
net (fo=1)                              0.111          1.554          net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.c[1]
LUT3 (reg)          x028y058z2          0.321    r     1.875       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.302          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             2.230          1.467          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.365               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     3.061ns
Fmax           :     326.691MHz

Statistics:
Max            : SWNS      4.939ns, STNS      0.000ns,         0 Viol Endpoints,        36 Total Endpoints,        34 Paths Analyzed
Min            : HWNS     -3.572ns, HTNS    -67.813ns,        20 Viol Endpoints,        36 Total Endpoints,        34 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.939ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_simple_send/read_req_reg_syn_16.a[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.824ns (cell 1.309ns (46%), net 1.515ns (54%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x020y049z1          0.146    r     3.868          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              1.059          4.927          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_udp_simple_send/start_send_d2_reg_syn_5.b[0]
LUT4                x028y052z3          0.431    f     5.358       1  pin: u_udp_simple_send/start_send_d2_reg_syn_5.f[0]
net (fo=2)                              0.456          5.814          net: u_udp_simple_send/read_req_reg_syn_5,  ../../import/udp_simple_send.v(87)
                                                                      pin: u_udp_simple_send/read_req_reg_syn_16.a[0]
LUT5 (reg)          x028y052z0          0.732    f     6.546       2  net: u_udp_simple_send/read_req,  ../../import/udp_simple_send.v(11)
--------------------------------------------------------------------  ---------------
Arrival                                                6.546               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_req_reg_syn_16.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  4.939               

Slack               : 5.063ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_writer/write_data_b[15]_syn_7.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.700ns (cell 1.258ns (46%), net 1.442ns (54%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT4=2  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.146    r     3.868          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.530          4.398          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[20]_syn_4.a[0]
LUT4                x023y041z0          0.408    f     4.806       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[20]_syn_4.f[0]
net (fo=1)                              0.603          5.409          net: u_hdmi_writer/write_req_reg_syn_5,  ../../import/udp_packet_to_sdram.v(103)
                                                                      pin: u_hdmi_writer/write_req_reg_syn_14.b[1]
LUT4                x021y040z1          0.333    f     5.742       2  pin: u_hdmi_writer/write_req_reg_syn_14.f[1]
net (fo=1)                              0.309          6.051          net: u_hdmi_writer/write_req_reg_syn_7,  ../../import/udp_packet_to_sdram.v(103)
                                                                      pin: u_hdmi_writer/write_data_b[15]_syn_7.d[0]
LUT3 (reg)          x021y041z2          0.371    r     6.422       3  net: u_hdmi_writer/write_req,  ../../import/udp_packet_to_sdram.v(23)
--------------------------------------------------------------------  ---------------
Arrival                                                6.422               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_writer/write_data_b[15]_syn_7.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  5.063               

Slack               : 6.699ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.064ns (cell 0.289ns (27%), net 0.775ns (73%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y037z2          0.146    r     3.868          pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.q[0]
net (fo=1)                              0.775          4.643          net: u6_tx_fifo/rd_addr_txfer[11],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[1]
reg                 x003y032z2          0.143    r     4.786          net: u6_tx_fifo/wr_rd_addr[11],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.699               

Slack               : 6.849ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.914ns (cell 0.289ns (31%), net 0.625ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y036z3          0.146    r     3.868          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[1]
net (fo=1)                              0.625          4.493          net: u6_tx_fifo/rd_addr_txfer[1],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[1]
reg                 x004y032z1          0.143    r     4.636          net: u6_tx_fifo/wr_rd_addr[1],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.636               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.849               

Slack               : 6.872ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x003y032z1          0.146    r     3.868          pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.602          4.470          net: u6_tx_fifo/rd_addr_txfer[3],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[1]
reg                 x003y033z2          0.143    r     4.613          net: u6_tx_fifo/wr_rd_addr[3],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.613               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.872               

Slack               : 6.992ns
Begin Point         : u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x002y035z1          0.146    r     3.868          pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_10.q[0]
net (fo=2)                              0.482          4.350          net: u6_tx_fifo/rd_txfer_tog,  ../../import/tx_client_fifo.v(135)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.mi[0]
reg                 x002y038z2          0.143    r     4.493          net: u6_tx_fifo/rd_txfer_tog_reg[0],  ../../import/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                4.493               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.992               

Slack               : 6.992ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y036z2          0.146    r     3.868          pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.482          4.350          net: u6_tx_fifo/rd_addr_txfer[2],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x004y032z0          0.143    r     4.493          net: u6_tx_fifo/wr_rd_addr[2],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.493               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.992               

Slack               : 6.992ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y036z2          0.146    r     3.868          pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[1]
net (fo=1)                              0.482          4.350          net: u6_tx_fifo/rd_addr_txfer[0],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1]
reg                 x004y032z0          0.143    r     4.493          net: u6_tx_fifo/wr_rd_addr[0],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.493               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.992               

Slack               : 6.992ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x005y034z0          0.146    r     3.868          pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[0]
net (fo=1)                              0.482          4.350          net: u6_tx_fifo/rd_addr_txfer[10],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0]
reg                 x004y035z2          0.143    r     4.493          net: u6_tx_fifo/wr_rd_addr[10],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.493               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.992               

Slack               : 6.998ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x005y033z1          0.146    r     3.868          pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[1]
net (fo=1)                              0.476          4.344          net: u6_tx_fifo/rd_addr_txfer[4],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0]
reg                 x004y032z1          0.143    r     4.487          net: u6_tx_fifo/wr_rd_addr[4],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                4.487               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.045          3.346          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.355         11.485               
--------------------------------------------------------------------  ---------------
Required                                              11.485               
--------------------------------------------------------------------  ---------------
Slack                                                  6.998               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -3.572ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.520ns (cell 0.239ns (45%), net 0.281ns (55%))
Clock Skew          : 3.918ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x023y054z1          0.128    f     3.474          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.281          3.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x023y056z1          0.111    f     3.866          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.866               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.355          7.438               
--------------------------------------------------------------------  ---------------
Required                                               7.438               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.572               

Slack               : -3.572ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.520ns (cell 0.239ns (45%), net 0.281ns (55%))
Clock Skew          : 3.918ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x019y043z1          0.128    f     3.474          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.281          3.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[1]
reg                 x020y043z2          0.111    f     3.866          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.866               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.355          7.438               
--------------------------------------------------------------------  ---------------
Required                                               7.438               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.572               

Slack               : -3.572ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.520ns (cell 0.239ns (45%), net 0.281ns (55%))
Clock Skew          : 3.918ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x018y046z1          0.128    f     3.474          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[1]
net (fo=1)                              0.281          3.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[1]
reg                 x020y046z1          0.111    f     3.866          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.866               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.355          7.438               
--------------------------------------------------------------------  ---------------
Required                                               7.438               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.572               

Slack               : -3.489ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.829ns (cell 0.189ns (22%), net 0.640ns (78%))
Clock Skew          : 3.918ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x020y049z1          0.128    f     3.474          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.640          4.114          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x021y050z2          0.061    f     4.175               
--------------------------------------------------------------------  ---------------
Arrival                                                4.175               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
removal                                 0.300          7.919               
clock uncertainty                       0.100          8.019               
clock pessimism                        -0.355          7.664               
--------------------------------------------------------------------  ---------------
Required                                               7.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.489               

Slack               : -3.452ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.640ns (cell 0.239ns (37%), net 0.401ns (63%))
Clock Skew          : 3.918ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x020y042z1          0.128    f     3.474          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.401          3.875          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x020y042z3          0.111    f     3.986          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.986               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.355          7.438               
--------------------------------------------------------------------  ---------------
Required                                               7.438               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.452               

Slack               : -3.452ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.640ns (cell 0.239ns (37%), net 0.401ns (63%))
Clock Skew          : 3.918ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x019y044z2          0.128    f     3.474          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.401          3.875          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[0]
reg                 x020y043z2          0.111    f     3.986          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.986               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.355          7.438               
--------------------------------------------------------------------  ---------------
Required                                               7.438               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.452               

Slack               : -3.442ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.876ns (cell 0.189ns (21%), net 0.687ns (79%))
Clock Skew          : 3.918ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.128    f     3.474          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.687          4.161          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr
reg                 x022y041z3          0.061    f     4.222               
--------------------------------------------------------------------  ---------------
Arrival                                                4.222               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
removal                                 0.300          7.919               
clock uncertainty                       0.100          8.019               
clock pessimism                        -0.355          7.664               
--------------------------------------------------------------------  ---------------
Required                                               7.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.442               

Slack               : -3.440ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub0_syn_61.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.652ns (cell 0.239ns (36%), net 0.413ns (64%))
Clock Skew          : 3.918ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x023y051z1          0.128    f     3.474          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[0]
net (fo=1)                              0.413          3.887          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.mi[1]
ADDER (reg)         x022y050z0          0.111    f     3.998          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.998               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.355          7.438               
--------------------------------------------------------------------  ---------------
Required                                               7.438               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.440               

Slack               : -3.440ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.652ns (cell 0.239ns (36%), net 0.413ns (64%))
Clock Skew          : 3.918ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x022y054z0          0.128    f     3.474          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.q[0]
net (fo=1)                              0.413          3.887          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[0]
reg                 x023y056z1          0.111    f     3.998          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.998               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          4.287          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          7.619          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.355          7.438               
--------------------------------------------------------------------  ---------------
Required                                               7.438               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.440               

Slack               : -3.440ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.652ns (cell 0.239ns (36%), net 0.413ns (64%))
Clock Skew          : 3.918ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x020y042z1          0.128    f     3.474          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.413          3.887          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.mi[0]
reg                 x022y041z1          0.111    f     3.998          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.998               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           2.423          3.869          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.418          4.287          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          4.287          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          4.287          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          7.619          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     7.619               
--------------------------------------------------------------------  ---------------
hold                                    0.074          7.693               
clock uncertainty                       0.100          7.793               
clock pessimism                        -0.355          7.438               
--------------------------------------------------------------------  ---------------
Required                                               7.438               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.440               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> sd_card_clk
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     sd_card_clk
Min Period     :     24.665ns
Fmax           :     40.543MHz

Statistics:
Max            : SWNS     -2.933ns, STNS    -10.133ns,         4 Viol Endpoints,        14 Total Endpoints,        12 Paths Analyzed
Min            : HWNS     -1.798ns, HTNS    -16.673ns,        10 Viol Endpoints,        14 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.933ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_13.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 2.843ns (cell 1.094ns (38%), net 1.749ns (62%))
Clock Skew          : 1.874ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             8.000    r    11.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.146    r    11.868          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.654         12.522          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.d[0]
LUT3                x021y039z3          0.262    r    12.784       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.f[0]
net (fo=3)                              0.456         13.240          net: u_sd_card_bmp/bmp_read_m0/sel1_syn_29,  ../../import/bmp_read.v(296)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.b[1]
LUT5                x020y037z0          0.543    f    13.783       2  pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.fx[0]
net (fo=4)                              0.639         14.422          net: u_sd_card_bmp/bmp_read_m0/mux64_syn_1[3],  ../../import/bmp_read.v(291)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_13.mi[1]
reg                 x020y035z1          0.143    r    14.565          net: u_sd_card_bmp/bmp_read_m0/state_reg_syn_dup_12,  ../../import/bmp_read.v(283)
--------------------------------------------------------------------  ---------------
Arrival                                               14.565               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_13.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.167         11.632               
--------------------------------------------------------------------  ---------------
Required                                              11.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.933               

Slack               : -2.822ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 2.732ns (cell 1.094ns (40%), net 1.638ns (60%))
Clock Skew          : 1.874ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             8.000    r    11.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.146    r    11.868          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.654         12.522          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.d[0]
LUT3                x021y039z3          0.262    r    12.784       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.f[0]
net (fo=3)                              0.456         13.240          net: u_sd_card_bmp/bmp_read_m0/sel1_syn_29,  ../../import/bmp_read.v(296)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.b[1]
LUT5                x020y037z0          0.543    f    13.783       2  pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.fx[0]
net (fo=4)                              0.528         14.311          net: u_sd_card_bmp/bmp_read_m0/mux64_syn_1[3],  ../../import/bmp_read.v(291)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.mi[1]
reg                 x020y037z0          0.143    r    14.454          net: u_sd_card_bmp/bmp_read_m0/state_reg_syn_dup_13,  ../../import/bmp_read.v(283)
--------------------------------------------------------------------  ---------------
Arrival                                               14.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.167         11.632               
--------------------------------------------------------------------  ---------------
Required                                              11.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.822               

Slack               : -2.288ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 2.198ns (cell 0.950ns (43%), net 1.248ns (57%))
Clock Skew          : 1.874ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             8.000    r    11.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.146    r    11.868          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.654         12.522          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.d[0]
LUT3                x021y039z3          0.262    r    12.784       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.f[0]
net (fo=3)                              0.594         13.378          net: u_sd_card_bmp/bmp_read_m0/sel1_syn_29,  ../../import/bmp_read.v(296)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.a[0]
LUT5 (reg)          x022y039z3          0.542    f    13.920       2  net: u_sd_card_bmp/bmp_read_m0/write_req,  ../../import/bmp_read.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                               13.920               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.167         11.632               
--------------------------------------------------------------------  ---------------
Required                                              11.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.288               

Slack               : -2.090ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/state_reg[2]_syn_4.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 2.000ns (cell 0.893ns (44%), net 1.107ns (56%))
Clock Skew          : 1.874ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             8.000    r    11.722               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.146    r    11.868          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.740         12.608          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.d[0]
LUT3                x025y040z1          0.205    r    12.813       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[0]
net (fo=1)                              0.367         13.180          net: u_sd_card_bmp/bmp_read_m0/sel3_syn_88,  ../../import/bmp_read.v(296)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[2]_syn_4.a[0]
LUT4 (reg)          x023y040z2          0.542    f    13.722       2  net: u_sd_card_bmp/bmp_read_m0/state_reg_syn_1[2],  ../../import/bmp_read.v(283)
--------------------------------------------------------------------  ---------------
Arrival                                               13.722               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.045          1.681          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[2]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.167         11.632               
--------------------------------------------------------------------  ---------------
Required                                              11.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.090               

Slack               : 2.078ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : fast
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.812ns (cell 0.195ns (24%), net 0.617ns (76%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             8.000    r    11.232               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.123    r    11.355          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.617         11.972          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr
reg                 x022y041z3          0.072    r    12.044               
--------------------------------------------------------------------  ---------------
Arrival                                               12.044               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
capture edge                           10.000    r    14.357               
--------------------------------------------------------------------  ---------------
recovery                               -0.253         14.104               
clock uncertainty                      -0.100         14.004               
clock pessimism                         0.118         14.122               
--------------------------------------------------------------------  ---------------
Required                                              14.122               
--------------------------------------------------------------------  ---------------
Slack                                                  2.078               

Slack               : 2.212ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : fast
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.835ns (cell 0.244ns (29%), net 0.591ns (71%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
launch edge                             8.000    r    11.232               
--------------------------------------------------------------------  ---------------
clk2q               x018y046z2          0.123    r    11.355          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.q[1]
net (fo=1)                              0.591         11.946          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[1]
reg                 x019y045z1          0.121    r    12.067          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               12.067               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.clk
capture edge                           10.000    r    14.357               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         14.261               
clock uncertainty                      -0.100         14.161               
clock pessimism                         0.118         14.279               
--------------------------------------------------------------------  ---------------
Required                                              14.279               
--------------------------------------------------------------------  ---------------
Slack                                                  2.212               

Slack               : 2.389ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : fast
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.658ns (cell 0.244ns (37%), net 0.414ns (63%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             8.000    r    11.232               
--------------------------------------------------------------------  ---------------
clk2q               x019y047z1          0.123    r    11.355          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.414         11.769          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1]
reg                 x020y044z1          0.121    r    11.890          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               11.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                           10.000    r    14.357               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         14.261               
clock uncertainty                      -0.100         14.161               
clock pessimism                         0.118         14.279               
--------------------------------------------------------------------  ---------------
Required                                              14.279               
--------------------------------------------------------------------  ---------------
Slack                                                  2.389               

Slack               : 2.428ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : fast
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.619ns (cell 0.244ns (39%), net 0.375ns (61%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             8.000    r    11.232               
--------------------------------------------------------------------  ---------------
clk2q               x020y042z1          0.123    r    11.355          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.375         11.730          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.mi[0]
reg                 x022y041z1          0.121    r    11.851          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               11.851               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                           10.000    r    14.357               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         14.261               
clock uncertainty                      -0.100         14.161               
clock pessimism                         0.118         14.279               
--------------------------------------------------------------------  ---------------
Required                                              14.279               
--------------------------------------------------------------------  ---------------
Slack                                                  2.428               

Slack               : 2.428ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : fast
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.619ns (cell 0.244ns (39%), net 0.375ns (61%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             8.000    r    11.232               
--------------------------------------------------------------------  ---------------
clk2q               x019y047z1          0.123    r    11.355          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.375         11.730          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[0]
reg                 x020y046z1          0.121    r    11.851          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               11.851               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.clk
capture edge                           10.000    r    14.357               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         14.261               
clock uncertainty                      -0.100         14.161               
clock pessimism                         0.118         14.279               
--------------------------------------------------------------------  ---------------
Required                                              14.279               
--------------------------------------------------------------------  ---------------
Slack                                                  2.428               

Slack               : 2.430ns
Begin Point         : u_hdmi_writer/lt2_syn_80.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : fast
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.617ns (cell 0.244ns (39%), net 0.373ns (61%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_hdmi_writer/lt2_syn_80.clk
launch edge                             8.000    r    11.232               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x017y046z0          0.123    r    11.355          pin: u_hdmi_writer/lt2_syn_80.q[0]
net (fo=1)                              0.373         11.728          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[0]
reg                 x019y045z1          0.121    r    11.849          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               11.849               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.clk
capture edge                           10.000    r    14.357               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         14.261               
clock uncertainty                      -0.100         14.161               
clock pessimism                         0.118         14.279               
--------------------------------------------------------------------  ---------------
Required                                              14.279               
--------------------------------------------------------------------  ---------------
Slack                                                  2.430               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.798ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.520ns (cell 0.239ns (45%), net 0.281ns (55%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x019y043z1          0.128    f     3.474          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.281          3.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[1]
reg                 x020y043z2          0.111    f     3.866          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.866               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.798               

Slack               : -1.798ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.520ns (cell 0.239ns (45%), net 0.281ns (55%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x018y046z1          0.128    f     3.474          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[1]
net (fo=1)                              0.281          3.755          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[1]
reg                 x020y046z1          0.111    f     3.866          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.866               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.798               

Slack               : -1.678ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.640ns (cell 0.239ns (37%), net 0.401ns (63%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x020y042z1          0.128    f     3.474          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.401          3.875          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x020y042z3          0.111    f     3.986          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.986               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.678               

Slack               : -1.678ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.640ns (cell 0.239ns (37%), net 0.401ns (63%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x019y044z2          0.128    f     3.474          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.401          3.875          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[0]
reg                 x020y043z2          0.111    f     3.986          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.986               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.678               

Slack               : -1.668ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.876ns (cell 0.189ns (21%), net 0.687ns (79%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.128    f     3.474          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.687          4.161          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr
reg                 x022y041z3          0.061    f     4.222               
--------------------------------------------------------------------  ---------------
Arrival                                                4.222               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
removal                                 0.300          5.957               
clock uncertainty                       0.100          6.057               
clock pessimism                        -0.167          5.890               
--------------------------------------------------------------------  ---------------
Required                                               5.890               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.668               

Slack               : -1.666ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.652ns (cell 0.239ns (36%), net 0.413ns (64%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x020y042z1          0.128    f     3.474          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.413          3.887          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.mi[0]
reg                 x022y041z1          0.111    f     3.998          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.998               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.666               

Slack               : -1.666ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.652ns (cell 0.239ns (36%), net 0.413ns (64%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x019y047z1          0.128    f     3.474          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.413          3.887          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[0]
reg                 x020y046z1          0.111    f     3.998          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.998               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.666               

Slack               : -1.664ns
Begin Point         : u_hdmi_writer/lt2_syn_80.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.654ns (cell 0.239ns (36%), net 0.415ns (64%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_hdmi_writer/lt2_syn_80.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x017y046z0          0.128    f     3.474          pin: u_hdmi_writer/lt2_syn_80.q[0]
net (fo=1)                              0.415          3.889          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[0]
reg                 x019y045z1          0.111    f     4.000          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.000               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.664               

Slack               : -1.618ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.700ns (cell 0.239ns (34%), net 0.461ns (66%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x019y047z1          0.128    f     3.474          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.461          3.935          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1]
reg                 x020y044z1          0.111    f     4.046          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.046               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.618               

Slack               : -1.439ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.239ns (27%), net 0.640ns (73%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x018y046z2          0.128    f     3.474          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.q[1]
net (fo=1)                              0.640          4.114          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[1]
reg                 x019y045z1          0.111    f     4.225          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.225               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.439               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> video_clk
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     video_clk
Min Period     :     19.135ns
Fmax           :     52.260MHz

Statistics:
Max            : SWNS      4.173ns, STNS      0.000ns,         0 Viol Endpoints,        11 Total Endpoints,        12 Paths Analyzed
Min            : HWNS     -1.798ns, HTNS    -15.660ns,        10 Viol Endpoints,        11 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.173ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/read_req_reg_syn_8.a[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.737ns (cell 0.878ns (50%), net 0.859ns (50%))
Clock Skew          : 1.874ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                            32.000    r    35.722               
--------------------------------------------------------------------  ---------------
clk2q               x020y049z1          0.146    r    35.868          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.859         36.727          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_hdmi_video_timing/read_req_reg_syn_8.a[0]
LUT5 (reg)          x026y048z0          0.732    f    37.459       1  net: u_hdmi_video_timing/read_req,  ../../import/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                               37.459               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.493          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.166          1.681          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/read_req_reg_syn_8.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.167         41.632               
--------------------------------------------------------------------  ---------------
Required                                              41.632               
--------------------------------------------------------------------  ---------------
Slack                                                  4.173               

Slack               : 8.104ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : fast
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.786ns (cell 0.195ns (24%), net 0.591ns (76%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                            32.000    r    35.232               
--------------------------------------------------------------------  ---------------
clk2q               x020y049z1          0.123    r    35.355          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.591         35.946          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x021y050z2          0.072    r    36.018               
--------------------------------------------------------------------  ---------------
Arrival                                               36.018               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                           40.000    r    44.357               
--------------------------------------------------------------------  ---------------
recovery                               -0.253         44.104               
clock uncertainty                      -0.100         44.004               
clock pessimism                         0.118         44.122               
--------------------------------------------------------------------  ---------------
Required                                              44.122               
--------------------------------------------------------------------  ---------------
Slack                                                  8.104               

Slack               : 8.138ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : fast
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.909ns (cell 0.244ns (26%), net 0.665ns (74%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                            32.000    r    35.232               
--------------------------------------------------------------------  ---------------
clk2q               x022y051z3          0.123    r    35.355          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.665         36.020          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.mi[0]
reg                 x026y053z0          0.121    r    36.141          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               36.141               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
capture edge                           40.000    r    44.357               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         44.261               
clock uncertainty                      -0.100         44.161               
clock pessimism                         0.118         44.279               
--------------------------------------------------------------------  ---------------
Required                                              44.279               
--------------------------------------------------------------------  ---------------
Slack                                                  8.138               

Slack               : 8.201ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub0_syn_61.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : fast
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.846ns (cell 0.244ns (28%), net 0.602ns (72%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                            32.000    r    35.232               
--------------------------------------------------------------------  ---------------
clk2q               x022y050z3          0.123    r    35.355          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.602         35.957          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.mi[0]
ADDER (reg)         x022y050z0          0.121    r    36.078          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               36.078               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.clk
capture edge                           40.000    r    44.357               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         44.261               
clock uncertainty                      -0.100         44.161               
clock pessimism                         0.118         44.279               
--------------------------------------------------------------------  ---------------
Required                                              44.279               
--------------------------------------------------------------------  ---------------
Slack                                                  8.201               

Slack               : 8.224ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub1_syn_61.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : fast
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.823ns (cell 0.244ns (29%), net 0.579ns (71%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                            32.000    r    35.232               
--------------------------------------------------------------------  ---------------
clk2q               x022y051z3          0.123    r    35.355          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.579         35.934          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.mi[0]
ADDER (reg)         x025y054z0          0.121    r    36.055          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               36.055               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.clk
capture edge                           40.000    r    44.357               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         44.261               
clock uncertainty                      -0.100         44.161               
clock pessimism                         0.118         44.279               
--------------------------------------------------------------------  ---------------
Required                                              44.279               
--------------------------------------------------------------------  ---------------
Slack                                                  8.224               

Slack               : 8.224ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub1_syn_61.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : fast
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.823ns (cell 0.244ns (29%), net 0.579ns (71%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                            32.000    r    35.232               
--------------------------------------------------------------------  ---------------
clk2q               x022y050z3          0.123    r    35.355          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.579         35.934          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.mi[1]
ADDER (reg)         x025y054z0          0.121    r    36.055          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               36.055               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.clk
capture edge                           40.000    r    44.357               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         44.261               
clock uncertainty                      -0.100         44.161               
clock pessimism                         0.118         44.279               
--------------------------------------------------------------------  ---------------
Required                                              44.279               
--------------------------------------------------------------------  ---------------
Slack                                                  8.224               

Slack               : 8.328ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : fast
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.719ns (cell 0.244ns (33%), net 0.475ns (67%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                            32.000    r    35.232               
--------------------------------------------------------------------  ---------------
clk2q               x022y057z0          0.123    r    35.355          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.475         35.830          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.mi[1]
reg                 x023y057z0          0.121    r    35.951          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               35.951               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk
capture edge                           40.000    r    44.357               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         44.261               
clock uncertainty                      -0.100         44.161               
clock pessimism                         0.118         44.279               
--------------------------------------------------------------------  ---------------
Required                                              44.279               
--------------------------------------------------------------------  ---------------
Slack                                                  8.328               

Slack               : 8.428ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub0_syn_61.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : fast
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.619ns (cell 0.244ns (39%), net 0.375ns (61%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                            32.000    r    35.232               
--------------------------------------------------------------------  ---------------
clk2q               x023y051z1          0.123    r    35.355          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[0]
net (fo=1)                              0.375         35.730          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.mi[1]
ADDER (reg)         x022y050z0          0.121    r    35.851          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               35.851               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.clk
capture edge                           40.000    r    44.357               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         44.261               
clock uncertainty                      -0.100         44.161               
clock pessimism                         0.118         44.279               
--------------------------------------------------------------------  ---------------
Required                                              44.279               
--------------------------------------------------------------------  ---------------
Slack                                                  8.428               

Slack               : 8.428ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : fast
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.619ns (cell 0.244ns (39%), net 0.375ns (61%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
launch edge                            32.000    r    35.232               
--------------------------------------------------------------------  ---------------
clk2q               x022y054z0          0.123    r    35.355          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.q[0]
net (fo=1)                              0.375         35.730          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[0]
reg                 x023y056z1          0.121    r    35.851          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               35.851               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                           40.000    r    44.357               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         44.261               
clock uncertainty                      -0.100         44.161               
clock pessimism                         0.118         44.279               
--------------------------------------------------------------------  ---------------
Required                                              44.279               
--------------------------------------------------------------------  ---------------
Slack                                                  8.428               

Slack               : 8.430ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : fast
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.617ns (cell 0.244ns (39%), net 0.373ns (61%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                            32.000    r    35.232               
--------------------------------------------------------------------  ---------------
clk2q               x023y051z1          0.123    r    35.355          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[1]
net (fo=1)                              0.373         35.728          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0]
reg                 x021y050z3          0.121    r    35.849          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               35.849               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                           40.000    r    44.357               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         44.261               
clock uncertainty                      -0.100         44.161               
clock pessimism                         0.118         44.279               
--------------------------------------------------------------------  ---------------
Required                                              44.279               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.798ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.520ns (cell 0.239ns (45%), net 0.281ns (55%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x023y054z1          0.128    f     3.474          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.281          3.755          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x023y056z1          0.111    f     3.866          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.866               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.798               

Slack               : -1.715ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.829ns (cell 0.189ns (22%), net 0.640ns (78%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x020y049z1          0.128    f     3.474          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.640          4.114          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x021y050z2          0.061    f     4.175               
--------------------------------------------------------------------  ---------------
Arrival                                                4.175               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
removal                                 0.300          5.957               
clock uncertainty                       0.100          6.057               
clock pessimism                        -0.167          5.890               
--------------------------------------------------------------------  ---------------
Required                                               5.890               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.715               

Slack               : -1.666ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub0_syn_61.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.652ns (cell 0.239ns (36%), net 0.413ns (64%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x023y051z1          0.128    f     3.474          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[0]
net (fo=1)                              0.413          3.887          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.mi[1]
ADDER (reg)         x022y050z0          0.111    f     3.998          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.998               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.666               

Slack               : -1.666ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.652ns (cell 0.239ns (36%), net 0.413ns (64%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x022y054z0          0.128    f     3.474          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.q[0]
net (fo=1)                              0.413          3.887          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[0]
reg                 x023y056z1          0.111    f     3.998          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.998               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.666               

Slack               : -1.664ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.654ns (cell 0.239ns (36%), net 0.415ns (64%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x023y051z1          0.128    f     3.474          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[1]
net (fo=1)                              0.415          3.889          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0]
reg                 x021y050z3          0.111    f     4.000          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.000               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.664               

Slack               : -1.570ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.748ns (cell 0.239ns (31%), net 0.509ns (69%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x022y057z0          0.128    f     3.474          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.509          3.983          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.mi[1]
reg                 x023y057z0          0.111    f     4.094          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.094               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.570               

Slack               : -1.421ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub1_syn_61.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.897ns (cell 0.239ns (26%), net 0.658ns (74%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x022y051z3          0.128    f     3.474          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.658          4.132          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.mi[0]
ADDER (reg)         x025y054z0          0.111    f     4.243          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.243               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.421               

Slack               : -1.421ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub1_syn_61.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.897ns (cell 0.239ns (26%), net 0.658ns (74%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x022y050z3          0.128    f     3.474          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.658          4.132          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.mi[1]
ADDER (reg)         x025y054z0          0.111    f     4.243          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.243               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.421               

Slack               : -1.414ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub0_syn_61.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.904ns (cell 0.239ns (26%), net 0.665ns (74%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x022y050z3          0.128    f     3.474          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.665          4.139          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.mi[0]
ADDER (reg)         x022y050z0          0.111    f     4.250          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.250               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.414               

Slack               : -1.325ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.993ns (cell 0.239ns (24%), net 0.754ns (76%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     3.346               
--------------------------------------------------------------------  ---------------
clk2q               x022y051z3          0.128    f     3.474          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.754          4.228          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.mi[0]
reg                 x026y053z0          0.111    f     4.339          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
capture edge                            0.000    r     5.657               
--------------------------------------------------------------------  ---------------
hold                                    0.074          5.731               
clock uncertainty                       0.100          5.831               
clock pessimism                        -0.167          5.664               
--------------------------------------------------------------------  ---------------
Required                                               5.664               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.325               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     13.096ns
Fmax           :     76.359MHz

Statistics:
Max            : SWNS     -1.274ns, STNS    -10.524ns,         9 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
Min            : HWNS     -1.163ns, HTNS     -1.163ns,         1 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.274ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.914ns (cell 0.289ns (31%), net 0.625ns (69%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y047z1          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.q[0]
net (fo=1)                              0.625         36.428          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0]
reg                 x021y044z1          0.143    r    36.571          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               36.571               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                           32.000    r    35.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         35.230               
clock uncertainty                      -0.100         35.130               
clock pessimism                         0.167         35.297               
--------------------------------------------------------------------  ---------------
Required                                              35.297               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.274               

Slack               : -1.272ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.912ns (cell 0.289ns (31%), net 0.623ns (69%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y046z1          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.623         36.426          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0]
reg                 x021y045z2          0.143    r    36.569          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               36.569               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                           32.000    r    35.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         35.230               
clock uncertainty                      -0.100         35.130               
clock pessimism                         0.167         35.297               
--------------------------------------------------------------------  ---------------
Required                                              35.297               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.272               

Slack               : -1.251ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x021y044z3          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.602         36.405          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0]
reg                 x021y045z0          0.143    r    36.548          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               36.548               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                           32.000    r    35.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         35.230               
clock uncertainty                      -0.100         35.130               
clock pessimism                         0.167         35.297               
--------------------------------------------------------------------  ---------------
Required                                              35.297               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.251               

Slack               : -1.251ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_hdmi_writer/state_reg[2]_syn_50.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x023y044z1          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.602         36.405          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.mi[0]
reg                 x023y043z1          0.143    r    36.548          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               36.548               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.clk
capture edge                           32.000    r    35.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         35.230               
clock uncertainty                      -0.100         35.130               
clock pessimism                         0.167         35.297               
--------------------------------------------------------------------  ---------------
Required                                              35.297               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.251               

Slack               : -1.131ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y047z0          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.q[1]
net (fo=1)                              0.482         36.285          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[0]
reg                 x021y046z2          0.143    r    36.428          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               36.428               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                           32.000    r    35.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         35.230               
clock uncertainty                      -0.100         35.130               
clock pessimism                         0.167         35.297               
--------------------------------------------------------------------  ---------------
Required                                              35.297               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.131               

Slack               : -1.122ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y045z1          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.473         36.276          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1]
reg                 x021y044z1          0.143    r    36.419          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               36.419               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                           32.000    r    35.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         35.230               
clock uncertainty                      -0.100         35.130               
clock pessimism                         0.167         35.297               
--------------------------------------------------------------------  ---------------
Required                                              35.297               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.122               

Slack               : -1.122ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y046z1          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.473         36.276          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1]
reg                 x021y045z2          0.143    r    36.419          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               36.419               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                           32.000    r    35.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         35.230               
clock uncertainty                      -0.100         35.130               
clock pessimism                         0.167         35.297               
--------------------------------------------------------------------  ---------------
Required                                              35.297               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.122               

Slack               : -1.122ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y047z0          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.q[0]
net (fo=1)                              0.473         36.276          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1]
reg                 x021y046z2          0.143    r    36.419          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               36.419               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                           32.000    r    35.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         35.230               
clock uncertainty                      -0.100         35.130               
clock pessimism                         0.167         35.297               
--------------------------------------------------------------------  ---------------
Required                                              35.297               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.122               

Slack               : -0.979ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.619ns (cell 0.289ns (46%), net 0.330ns (54%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.423          2.016          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          2.325          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             3.332          5.657          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                            30.000    r    35.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y045z1          0.146    r    35.803          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.330         36.133          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1]
reg                 x021y045z0          0.143    r    36.276          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               36.276               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                           32.000    r    35.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         35.230               
clock uncertainty                      -0.100         35.130               
clock pessimism                         0.167         35.297               
--------------------------------------------------------------------  ---------------
Required                                              35.297               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.979               

Slack               : 2.302ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.c[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 1.126ns (cell 0.506ns (44%), net 0.620ns (56%))
Clock Skew          : 1.644ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.276          1.869          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.clk
launch edge                            30.000    r    31.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y039z3          0.146    r    32.015          pin: u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.q[0]
net (fo=2)                              0.620         32.635          net: u_sd_card_bmp/bmp_read_m0/write_req,  ../../import/bmp_read.v(14)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.c[1]
LUT3 (reg)          x021y039z1          0.360    r    32.995       1  net: u_frame_rw/frame_fifo_write_m0/write_req_d0,  ../../import/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                               32.995               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
capture edge                           32.000    r    35.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         35.230               
clock uncertainty                      -0.100         35.130               
clock pessimism                         0.167         35.297               
--------------------------------------------------------------------  ---------------
Required                                              35.297               
--------------------------------------------------------------------  ---------------
Slack                                                  2.302               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.163ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.c[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.778ns (cell 0.350ns (44%), net 0.428ns (56%))
Clock Skew          : 1.780ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            1.938          1.334          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y039z3          0.109    f     1.443          pin: u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.q[0]
net (fo=2)                              0.428          1.871          net: u_sd_card_bmp/bmp_read_m0/write_req,  ../../import/bmp_read.v(14)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.c[1]
LUT3 (reg)          x021y039z1          0.241    f     2.112       1  net: u_frame_rw/frame_fifo_write_m0/write_req_d0,  ../../import/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                2.112               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.163               

Slack               : 1.511ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x022y045z1          0.109    f     4.466          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.225          4.691          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1]
reg                 x021y045z0          0.095    f     4.786          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.511               

Slack               : 1.608ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x022y045z1          0.109    f     4.466          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.322          4.788          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1]
reg                 x021y044z1          0.095    f     4.883          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.883               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.608               

Slack               : 1.608ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x022y046z1          0.109    f     4.466          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.322          4.788          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1]
reg                 x021y045z2          0.095    f     4.883          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.883               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.608               

Slack               : 1.608ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x022y047z0          0.109    f     4.466          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.q[0]
net (fo=1)                              0.322          4.788          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1]
reg                 x021y046z2          0.095    f     4.883          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.883               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.608               

Slack               : 1.627ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x022y047z0          0.109    f     4.466          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.q[1]
net (fo=1)                              0.341          4.807          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[0]
reg                 x021y046z2          0.095    f     4.902          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.902               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.627               

Slack               : 1.693ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x021y044z3          0.109    f     4.466          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.407          4.873          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0]
reg                 x021y045z0          0.095    f     4.968          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.968               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.693               

Slack               : 1.693ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_hdmi_writer/state_reg[2]_syn_50.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x023y044z1          0.109    f     4.466          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.407          4.873          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.mi[0]
reg                 x023y043z1          0.095    f     4.968          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.968               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.693               

Slack               : 1.723ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.641ns (cell 0.204ns (31%), net 0.437ns (69%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x022y046z1          0.109    f     4.466          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.437          4.903          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0]
reg                 x021y045z2          0.095    f     4.998          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.998               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.723               

Slack               : 1.724ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.642ns (cell 0.204ns (31%), net 0.438ns (69%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            2.043          1.439          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          1.676          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             2.681          4.357          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x022y047z1          0.109    f     4.466          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.q[0]
net (fo=1)                              0.438          4.904          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0]
reg                 x021y044z1          0.095    f     4.999          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.999               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.724               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     3.414ns
Fmax           :     292.912MHz

Statistics:
Max            : SWNS      4.586ns, STNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
Min            : HWNS     -1.133ns, HTNS     -1.133ns,         1 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.586ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.054ns (cell 0.289ns (27%), net 0.765ns (73%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
clk2q               x019y051z3          0.146    r     5.803          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.765          6.568          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_4.mi[0]
reg                 x021y049z0          0.143    r     6.711          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                6.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_4.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  4.586               

Slack               : 4.663ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.977ns (cell 0.289ns (29%), net 0.688ns (71%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.clk
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
clk2q               x025y056z1          0.146    r     5.803          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.q[0]
net (fo=1)                              0.688          6.491          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0]
reg                 x022y054z1          0.143    r     6.634          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                6.634               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  4.663               

Slack               : 4.673ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.967ns (cell 0.289ns (29%), net 0.678ns (71%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
clk2q               x026y053z0          0.146    r     5.803          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.678          6.481          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x025y048z0          0.143    r     6.624          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                6.624               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  4.673               

Slack               : 4.720ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.920ns (cell 0.289ns (31%), net 0.631ns (69%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
clk2q               x019y051z3          0.146    r     5.803          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.631          6.434          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0]
reg                 x021y049z2          0.143    r     6.577          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                6.577               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  4.720               

Slack               : 4.749ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
clk2q               x023y057z0          0.146    r     5.803          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.602          6.405          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1]
reg                 x022y057z0          0.143    r     6.548          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                6.548               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  4.749               

Slack               : 4.872ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.768ns (cell 0.289ns (37%), net 0.479ns (63%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y055z1          0.146    r     5.803          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.479          6.282          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.mi[0]
reg                 x020y054z3          0.143    r     6.425          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                6.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  4.872               

Slack               : 5.021ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.619ns (cell 0.289ns (46%), net 0.330ns (54%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
clk2q               x023y049z1          0.146    r     5.803          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.330          6.133          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x022y049z0          0.143    r     6.276          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                6.276               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  5.021               

Slack               : 5.021ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.619ns (cell 0.289ns (46%), net 0.330ns (54%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
clk2q               x022y055z1          0.146    r     5.803          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.330          6.133          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x022y057z1          0.143    r     6.276          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                6.276               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  5.021               

Slack               : 5.025ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.615ns (cell 0.289ns (46%), net 0.326ns (54%))
Clock Skew          : 2.144ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.557          2.016          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.309          2.325          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          2.325          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          2.325          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             3.332          5.657          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     5.657               
--------------------------------------------------------------------  ---------------
clk2q               x023y049z1          0.146    r     5.803          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.326          6.129          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x022y049z0          0.143    r     6.272          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                6.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  5.025               

Slack               : 8.276ns
Begin Point         : u_hdmi_video_timing/read_req_reg_syn_8.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.152ns (cell 0.460ns (39%), net 0.692ns (61%))
Clock Skew          : 1.644ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.660          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.410          1.869          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/read_req_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y048z0          0.146    r     2.015          pin: u_hdmi_video_timing/read_req_reg_syn_8.q[0]
net (fo=3)                              0.692          2.707          net: u_hdmi_video_timing/read_req,  ../../import/video_timing_data.v(8)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.d[0]
LUT3 (reg)          x022y048z1          0.314    r     3.021       1  net: u_frame_rw/frame_fifo_read_m0/read_req_d0,  ../../import/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.021               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.045          3.346          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.clk
capture edge                            8.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.230               
clock uncertainty                      -0.100         11.130               
clock pessimism                         0.167         11.297               
--------------------------------------------------------------------  ---------------
Required                                              11.297               
--------------------------------------------------------------------  ---------------
Slack                                                  8.276               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.133ns
Begin Point         : u_hdmi_video_timing/read_req_reg_syn_8.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.808ns (cell 0.325ns (40%), net 0.483ns (60%))
Clock Skew          : 1.780ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.029          1.334          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/read_req_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y048z0          0.109    f     1.443          pin: u_hdmi_video_timing/read_req_reg_syn_8.q[0]
net (fo=3)                              0.483          1.926          net: u_hdmi_video_timing/read_req,  ../../import/video_timing_data.v(8)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.d[0]
LUT3 (reg)          x022y048z1          0.216    f     2.142       1  net: u_frame_rw/frame_fifo_read_m0/read_req_d0,  ../../import/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                2.142               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.133               

Slack               : 1.502ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x023y049z1          0.109    f     4.466          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.216          4.682          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x022y049z0          0.095    f     4.777          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.777               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.502               

Slack               : 1.511ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x023y049z1          0.109    f     4.466          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.225          4.691          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x022y049z0          0.095    f     4.786          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.511               

Slack               : 1.511ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x022y055z1          0.109    f     4.466          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.225          4.691          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x022y057z1          0.095    f     4.786          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.511               

Slack               : 1.618ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x022y055z1          0.109    f     4.466          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.332          4.798          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.mi[0]
reg                 x020y054z3          0.095    f     4.893          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.893               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.618               

Slack               : 1.693ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x023y057z0          0.109    f     4.466          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.407          4.873          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1]
reg                 x022y057z0          0.095    f     4.968          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                4.968               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.693               

Slack               : 1.734ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.652ns (cell 0.204ns (31%), net 0.448ns (69%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x019y051z3          0.109    f     4.466          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.448          4.914          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0]
reg                 x021y049z2          0.095    f     5.009          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                5.009               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.734               

Slack               : 1.771ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.204ns (29%), net 0.485ns (71%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x026y053z0          0.109    f     4.466          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.485          4.951          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x025y048z0          0.095    f     5.046          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                5.046               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.771               

Slack               : 1.776ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.694ns (cell 0.204ns (29%), net 0.490ns (71%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x025y056z1          0.109    f     4.466          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.q[0]
net (fo=1)                              0.490          4.956          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0]
reg                 x022y054z1          0.095    f     5.051          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                5.051               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.776               

Slack               : 1.801ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.719ns (cell 0.204ns (28%), net 0.515ns (72%))
Clock Skew          : 1.243ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          1.184          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            2.134          1.439          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.237          1.676          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          1.676          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          1.676          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             2.681          4.357          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     4.357               
--------------------------------------------------------------------  ---------------
clk2q               x019y051z3          0.109    f     4.466          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.515          4.981          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_4.mi[0]
reg                 x021y049z0          0.095    f     5.076          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                5.076               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.130          3.232          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.118          3.275               
--------------------------------------------------------------------  ---------------
Required                                               3.275               
--------------------------------------------------------------------  ---------------
Slack                                                  1.801               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     4.864ns
Fmax           :     205.592MHz

Statistics:
Max            : SWNS      0.784ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.394ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.784ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.058ns (cell 0.146ns (13%), net 0.912ns (87%))
Clock Skew          : 0.088ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x029y069z1          0.146    r     3.868          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.912          4.780          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     4.780               
--------------------------------------------------------------------  ---------------
Arrival                                                4.780               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              1.978          3.279          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     5.279               
--------------------------------------------------------------------  ---------------
recovery                                0.030          5.309               
clock uncertainty                      -0.100          5.209               
clock pessimism                         0.355          5.564               
--------------------------------------------------------------------  ---------------
Required                                               5.564               
--------------------------------------------------------------------  ---------------
Slack                                                  0.784               

Slack               : 1.126ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.625ns (cell 0.146ns (23%), net 0.479ns (77%))
Clock Skew          : 0.088ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x027y070z1          0.146    r     3.868          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.479          4.347          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../import/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     4.347          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../import/UDP_Example_Top.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                4.347               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              1.978          3.279          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     5.279               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          5.218               
clock uncertainty                      -0.100          5.118               
clock pessimism                         0.355          5.473               
--------------------------------------------------------------------  ---------------
Required                                               5.473               
--------------------------------------------------------------------  ---------------
Slack                                                  1.126               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.394ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.441ns (cell 0.109ns (24%), net 0.332ns (76%))
Clock Skew          : 0.050ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.938          2.940          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x027y070z1          0.109    f     3.049          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.332          3.381          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../import/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     3.381          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../import/UDP_Example_Top.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                3.381               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.065          3.167          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -2.833               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -2.836               
clock uncertainty                       0.100         -2.736               
clock pessimism                        -0.277         -3.013               
--------------------------------------------------------------------  ---------------
Required                                              -3.013               
--------------------------------------------------------------------  ---------------
Slack                                                  6.394               

Slack               : 6.452ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.729ns (cell 0.109ns (14%), net 0.620ns (86%))
Clock Skew          : 0.050ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.938          2.940          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x029y069z1          0.109    f     3.049          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.620          3.669          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     3.669               
--------------------------------------------------------------------  ---------------
Arrival                                                3.669               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.065          3.167          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -2.833               
--------------------------------------------------------------------  ---------------
removal                                 0.227         -2.606               
clock uncertainty                       0.100         -2.506               
clock pessimism                        -0.277         -2.783               
--------------------------------------------------------------------  ---------------
Required                                              -2.783               
--------------------------------------------------------------------  ---------------
Slack                                                  6.452               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_CONFIG
------------------------------

Timing details for config_inst
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     21.216ns
Fmax           :     47.134MHz

Statistics:
Max            : SWNS     39.392ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
Min            : HWNS     53.894ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 39.392ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[1] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 7.117ns (cell 4.730ns (66%), net 2.387ns (34%))
Clock Skew          : 3.391ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x011y069z3          0.146    r     3.537          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.602          4.139          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.c[0]
LUT2                x013y069z1          0.251    r     4.390       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.f[0]
net (fo=8)                              1.058          5.448          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.b[1]
LUT3                x010y068z1          0.333    f     5.781       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[1]
net (fo=1)          x000y068            0.727          6.508          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.jtdo[1]
--------------------------------------------------------------------  ---------------
Arrival                                                6.508               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068           -4.000         46.000               
clock uncertainty                      -0.100         45.900               
clock pessimism                         0.000         45.900               
--------------------------------------------------------------------  ---------------
Required                                              45.900               
--------------------------------------------------------------------  ---------------
Slack                                                 39.392               

Slack               : 39.852ns
Begin Point         : debug_hub_top/U_0_register/ctrl_shift_reg[0]_syn_3.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.657ns (cell 4.397ns (66%), net 2.260ns (34%))
Clock Skew          : 3.391ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[0]_syn_3.clk
launch edge                             0.000    r     3.391               
--------------------------------------------------------------------  ---------------
clk2q               x021y065z1          0.146    r     3.537          pin: debug_hub_top/U_0_register/ctrl_shift_reg[0]_syn_3.q[1]
net (fo=2)                              1.503          5.040          net: debug_hub_top/U_0_register/jtdo[0],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[19]_syn_4.c[0]
LUT3                x012y067z0          0.251    r     5.291       1  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[19]_syn_4.f[0]
net (fo=1)          x000y068            0.757          6.048          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.jtdo[0]
--------------------------------------------------------------------  ---------------
Arrival                                                6.048               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068           -4.000         46.000               
clock uncertainty                      -0.100         45.900               
clock pessimism                         0.000         45.900               
--------------------------------------------------------------------  ---------------
Required                                              45.900               
--------------------------------------------------------------------  ---------------
Slack                                                 39.852               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 53.894ns
Begin Point         : debug_hub_top/U_0_register/stat_shift_reg[0]_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[1] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : fast
Budget              : 50.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck falling@-50.000ns }
Data Path Delay     : 1.362ns (cell 0.260ns (19%), net 1.102ns (81%))
Clock Skew          : 2.732ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[0]_syn_4.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x017y068z3          0.109    f     2.841          pin: debug_hub_top/U_0_register/stat_shift_reg[0]_syn_4.q[1]
net (fo=1)                              0.590          3.431          net: debug_hub_top/U_0_register/jtdo[1],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.c[1]
LUT3                x010y068z1          0.151    f     3.582       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[1]
net (fo=1)          x000y068            0.512          4.094          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.jtdo[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.094               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068            0.000        -50.000               
clock uncertainty                       0.200        -49.800               
clock pessimism                         0.000        -49.800               
--------------------------------------------------------------------  ---------------
Required                                             -49.800               
--------------------------------------------------------------------  ---------------
Slack                                                 53.894               

Slack               : 53.991ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : fast
Budget              : 50.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck falling@-50.000ns }
Data Path Delay     : 1.459ns (cell 0.361ns (24%), net 1.098ns (76%))
Clock Skew          : 2.732ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 8
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            2.732          2.732          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     2.732               
--------------------------------------------------------------------  ---------------
clk2q               x011y069z3          0.109    f     2.841          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[0]
net (fo=2)                              0.225          3.066          net: debug_hub_top/U_0_register/cwc_vpi_sel[5],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_up_d1_reg_syn_5.d[1]
LUT3                x012y069z1          0.126    f     3.192       1  pin: debug_hub_top/U_0_register/stat_sel_up_d1_reg_syn_5.f[1]
net (fo=8)                              0.330          3.522          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[19]_syn_4.d[0]
LUT3                x012y067z0          0.126    f     3.648       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[19]_syn_4.f[0]
net (fo=1)          x000y068            0.543          4.191          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.jtdo[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.191               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068            0.000        -50.000               
clock uncertainty                       0.200        -49.800               
clock pessimism                         0.000        -49.800               
--------------------------------------------------------------------  ---------------
Required                                             -49.800               
--------------------------------------------------------------------  ---------------
Slack                                                 53.991               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     18.442ns
Fmax           :     54.224MHz

Statistics:
Max            : SWNS     40.779ns, STNS      0.000ns,         0 Viol Endpoints,       194 Total Endpoints,       113 Paths Analyzed
Min            : HWNS      1.592ns, HTNS      0.000ns,         0 Viol Endpoints,       194 Total Endpoints,       113 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 40.779ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 12.050ns (cell 4.723ns (39%), net 7.327ns (61%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.503         54.503          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x007y068z0          0.205    r    54.708       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=1)                              0.526         55.234          net: debug_hub_top/U_0_register/update_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.b[1]
LUT5                x011y068z3          0.431    f    55.665       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             6.298         61.963          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_3.ce
reg                 x037y063z1          0.087    r    62.050               
--------------------------------------------------------------------  ---------------
Arrival                                               62.050               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.779               

Slack               : 40.797ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_sd_card_bmp/ax_debounce_m0/q_reg_reg[0]_syn_28.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 12.032ns (cell 4.640ns (38%), net 7.392ns (62%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              1.546         55.546          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[0]
LUT2                x009y069z2          0.348    f    55.894       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[0]
net (fo=2)                              0.738         56.632          net: debug_hub_top/U_0_register/shift_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.d[0]
LUT3                x010y068z1          0.205    r    56.837       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             5.108         61.945          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/q_reg_reg[0]_syn_28.ce
reg                 x037y053z2          0.087    r    62.032               
--------------------------------------------------------------------  ---------------
Arrival                                               62.032               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/q_reg_reg[0]_syn_28.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.797               

Slack               : 40.797ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[13]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 12.032ns (cell 4.640ns (38%), net 7.392ns (62%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              1.546         55.546          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[0]
LUT2                x009y069z2          0.348    f    55.894       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[0]
net (fo=2)                              0.738         56.632          net: debug_hub_top/U_0_register/shift_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.d[0]
LUT3                x010y068z1          0.205    r    56.837       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             5.108         61.945          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[13]_syn_4.ce
reg                 x037y053z3          0.087    r    62.032               
--------------------------------------------------------------------  ---------------
Arrival                                               62.032               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[13]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.797               

Slack               : 40.905ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[86]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 11.924ns (cell 4.723ns (39%), net 7.201ns (61%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.503         54.503          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x007y068z0          0.205    r    54.708       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=1)                              0.526         55.234          net: debug_hub_top/U_0_register/update_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.b[1]
LUT5                x011y068z3          0.431    f    55.665       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             6.172         61.837          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[86]_syn_3.ce
reg                 x037y062z3          0.087    r    61.924               
--------------------------------------------------------------------  ---------------
Arrival                                               61.924               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[86]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.905               

Slack               : 40.905ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[87]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 11.924ns (cell 4.723ns (39%), net 7.201ns (61%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.503         54.503          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x007y068z0          0.205    r    54.708       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=1)                              0.526         55.234          net: debug_hub_top/U_0_register/update_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.b[1]
LUT5                x011y068z3          0.431    f    55.665       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             6.172         61.837          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[87]_syn_3.ce
reg                 x037y062z2          0.087    r    61.924               
--------------------------------------------------------------------  ---------------
Arrival                                               61.924               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[87]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.905               

Slack               : 40.942ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 11.887ns (cell 4.723ns (39%), net 7.164ns (61%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.503         54.503          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x007y068z0          0.205    r    54.708       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=1)                              0.526         55.234          net: debug_hub_top/U_0_register/update_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.b[1]
LUT5                x011y068z3          0.431    f    55.665       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             6.135         61.800          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.ce
reg                 x036y064z0          0.087    r    61.887               
--------------------------------------------------------------------  ---------------
Arrival                                               61.887               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[83]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.942               

Slack               : 40.942ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[92]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 11.887ns (cell 4.723ns (39%), net 7.164ns (61%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.503         54.503          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x007y068z0          0.205    r    54.708       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=1)                              0.526         55.234          net: debug_hub_top/U_0_register/update_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.b[1]
LUT5                x011y068z3          0.431    f    55.665       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             6.135         61.800          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[92]_syn_3.ce
reg                 x036y063z1          0.087    r    61.887               
--------------------------------------------------------------------  ---------------
Arrival                                               61.887               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[92]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 40.942               

Slack               : 41.101ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[72]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 11.728ns (cell 4.723ns (40%), net 7.005ns (60%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.503         54.503          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x007y068z0          0.205    r    54.708       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=1)                              0.526         55.234          net: debug_hub_top/U_0_register/update_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.b[1]
LUT5                x011y068z3          0.431    f    55.665       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             5.976         61.641          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[72]_syn_3.ce
reg                 x038y069z2          0.087    r    61.728               
--------------------------------------------------------------------  ---------------
Arrival                                               61.728               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[72]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 41.101               

Slack               : 41.101ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 11.728ns (cell 4.723ns (40%), net 7.005ns (60%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.503         54.503          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x007y068z0          0.205    r    54.708       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=1)                              0.526         55.234          net: debug_hub_top/U_0_register/update_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.b[1]
LUT5                x011y068z3          0.431    f    55.665       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             5.976         61.641          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_3.ce
reg                 x038y066z2          0.087    r    61.728               
--------------------------------------------------------------------  ---------------
Arrival                                               61.728               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_3.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 41.101               

Slack               : 41.264ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 11.565ns (cell 4.723ns (40%), net 6.842ns (60%))
Clock Skew          : 3.045ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.503         54.503          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x007y068z0          0.205    r    54.708       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=1)                              0.526         55.234          net: debug_hub_top/U_0_register/update_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.b[1]
LUT5                x011y068z3          0.431    f    55.665       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             5.813         61.478          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_4.ce
reg                 x035y066z1          0.087    r    61.565               
--------------------------------------------------------------------  ---------------
Arrival                                               61.565               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.045          3.045          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_4.clk
capture edge                          100.000    r   103.045               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        102.929               
clock uncertainty                      -0.100        102.829               
clock pessimism                         0.000        102.829               
--------------------------------------------------------------------  ---------------
Required                                             102.829               
--------------------------------------------------------------------  ---------------
Slack                                                 41.264               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.592ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_5.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 5.046ns (cell 1.418ns (28%), net 3.628ns (72%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.390          0.390          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.569       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.360          0.929          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     1.108       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.219          1.327          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     1.453       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.390          1.843          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.969       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.323          2.292          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     2.418       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.314          2.732          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     2.858       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.430          3.288          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     3.414       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.219          3.633          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     3.759       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.314          4.073          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     4.199       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.346          4.545          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     4.671      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              0.323          4.994          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.sr
reg                 x005y070z1          0.052    f     5.046               
--------------------------------------------------------------------  ---------------
Arrival                                                5.046               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  1.592               

Slack               : 1.824ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_11.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 5.278ns (cell 1.418ns (26%), net 3.860ns (74%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.390          0.390          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.569       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.360          0.929          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     1.108       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.219          1.327          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     1.453       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.390          1.843          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.969       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.323          2.292          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     2.418       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.314          2.732          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     2.858       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.430          3.288          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     3.414       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.219          3.633          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     3.759       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.314          4.073          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     4.199       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.346          4.545          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     4.671      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              0.555          5.226          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.sr
reg                 x007y068z1          0.052    f     5.278               
--------------------------------------------------------------------  ---------------
Arrival                                                5.278               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  1.824               

Slack               : 2.147ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_6.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 5.601ns (cell 1.418ns (25%), net 4.183ns (75%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.390          0.390          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.569       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.360          0.929          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     1.108       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.219          1.327          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     1.453       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.390          1.843          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.969       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.323          2.292          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     2.418       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.314          2.732          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     2.858       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.430          3.288          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     3.414       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.219          3.633          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     3.759       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.314          4.073          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     4.199       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.346          4.545          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     4.671      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              0.878          5.549          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.sr
reg                 x007y063z1          0.052    f     5.601               
--------------------------------------------------------------------  ---------------
Arrival                                                5.601               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  2.147               

Slack               : 2.193ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_10.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 5.647ns (cell 1.418ns (25%), net 4.229ns (75%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.390          0.390          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.569       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.360          0.929          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     1.108       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.219          1.327          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     1.453       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.390          1.843          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.969       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.323          2.292          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     2.418       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.314          2.732          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     2.858       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.430          3.288          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     3.414       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.219          3.633          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     3.759       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.314          4.073          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     4.199       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.346          4.545          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     4.671      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              0.924          5.595          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.sr
reg                 x011y067z0          0.052    f     5.647               
--------------------------------------------------------------------  ---------------
Arrival                                                5.647               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  2.193               

Slack               : 2.515ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_9.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 5.969ns (cell 1.418ns (23%), net 4.551ns (77%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.390          0.390          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.569       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.360          0.929          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     1.108       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.219          1.327          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     1.453       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.390          1.843          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.969       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.323          2.292          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     2.418       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.314          2.732          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     2.858       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.430          3.288          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     3.414       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.219          3.633          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     3.759       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.314          4.073          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     4.199       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.346          4.545          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     4.671      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              1.246          5.917          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.sr
reg                 x013y063z1          0.052    f     5.969               
--------------------------------------------------------------------  ---------------
Arrival                                                5.969               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  2.515               

Slack               : 2.946ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_8.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.400ns (cell 1.418ns (22%), net 4.982ns (78%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.390          0.390          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.569       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.360          0.929          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     1.108       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.219          1.327          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     1.453       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.390          1.843          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.969       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.323          2.292          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     2.418       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.314          2.732          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     2.858       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.430          3.288          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     3.414       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.219          3.633          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     3.759       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.314          4.073          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     4.199       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.346          4.545          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     4.671      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              1.677          6.348          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_8.sr
reg                 x017y066z1          0.052    f     6.400               
--------------------------------------------------------------------  ---------------
Arrival                                                6.400               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_8.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  2.946               

Slack               : 3.161ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_12.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.615ns (cell 1.418ns (21%), net 5.197ns (79%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.390          0.390          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.569       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.360          0.929          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     1.108       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.219          1.327          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     1.453       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.390          1.843          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.969       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.323          2.292          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     2.418       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.314          2.732          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     2.858       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.430          3.288          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     3.414       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.219          3.633          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     3.759       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.314          4.073          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     4.199       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.346          4.545          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     4.671      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              1.892          6.563          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.sr
reg                 x020y067z1          0.052    f     6.615               
--------------------------------------------------------------------  ---------------
Arrival                                                6.615               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  3.161               

Slack               : 3.377ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_7.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 6.831ns (cell 1.418ns (20%), net 5.413ns (80%))
Clock Skew          : 3.001ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.390          0.390          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.569       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.360          0.929          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     1.108       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.219          1.327          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     1.453       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.390          1.843          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.969       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.323          2.292          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     2.418       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.314          2.732          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     2.858       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.430          3.288          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     3.414       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.219          3.633          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     3.759       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.314          4.073          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     4.199       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.346          4.545          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     4.671      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              2.108          6.779          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.sr
reg                 x020y063z1          0.052    f     6.831               
--------------------------------------------------------------------  ---------------
Arrival                                                6.831               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.001          3.001          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.clk
capture edge                            0.000    r     3.001               
--------------------------------------------------------------------  ---------------
removal                                 0.253          3.254               
clock uncertainty                       0.200          3.454               
clock pessimism                         0.000          3.454               
--------------------------------------------------------------------  ---------------
Required                                               3.454               
--------------------------------------------------------------------  ---------------
Slack                                                  3.377               

Slack               : 47.038ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.703ns (cell 0.254ns (36%), net 0.449ns (64%))
Clock Skew          : 3.391ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000         50.000          pin: config_inst.jupdate
net (fo=2)                              0.449         50.449          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT2 (reg)          x007y068z0          0.254    f    50.703       1  net: debug_hub_top/U_0_register/update_0_d1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               50.703               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.clk
capture edge                            0.000    r     3.391               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.465               
clock uncertainty                       0.200          3.665               
clock pessimism                         0.000          3.665               
--------------------------------------------------------------------  ---------------
Required                                               3.665               
--------------------------------------------------------------------  ---------------
Slack                                                 47.038               

Slack               : 47.062ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg[0]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.727ns (cell 0.063ns (8%), net 0.664ns (92%))
Clock Skew          : 3.391ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.200ns (sdc uncertainty: 0.100ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000         50.000          pin: config_inst.jscanen[0]
net (fo=7)                              0.664         50.664          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[0]_syn_4.ce
reg                 x005y069z2          0.063    f    50.727               
--------------------------------------------------------------------  ---------------
Arrival                                               50.727               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            3.391          3.391          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[0]_syn_4.clk
capture edge                            0.000    r     3.391               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.465               
clock uncertainty                       0.200          3.665               
clock pessimism                         0.000          3.665               
--------------------------------------------------------------------  ---------------
Required                                               3.665               
--------------------------------------------------------------------  ---------------
Slack                                                 47.062               





Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for u_sdram/sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     21.416ns
Fmax           :     46.694MHz

Statistics:
Max            : SWNS     -3.354ns, STNS   -101.799ns,        32 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      5.867ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -3.354ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.919ns (cell 8.193ns (91%), net 0.726ns (9%))
Clock Skew          : 3.665ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x001y055z0          0.146    r     3.868          pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.q[0]
net (fo=8)                              0.726          4.594          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_13,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_3.ts
PAD                 x000y050            3.047    f     7.641       1  pin: u_sdram/sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          7.641          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                7.641               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.297          3.598          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.434          7.032          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.032          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     9.032               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.032               
clock uncertainty                      -0.100          3.932               
clock pessimism                         0.355          4.287               
--------------------------------------------------------------------  ---------------
Required                                               4.287               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.354               

Slack               : -3.352ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[6] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.917ns (cell 8.193ns (91%), net 0.724ns (9%))
Clock Skew          : 3.665ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x001y055z0          0.146    r     3.868          pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.q[0]
net (fo=8)                              0.724          4.592          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_13,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_2.ts
PAD                 x000y050            3.047    f     7.639       1  pin: u_sdram/sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          7.639          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                7.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.297          3.598          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.434          7.032          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.032          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     9.032               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.032               
clock uncertainty                      -0.100          3.932               
clock pessimism                         0.355          4.287               
--------------------------------------------------------------------  ---------------
Required                                               4.287               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.352               

Slack               : -3.310ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[4] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.875ns (cell 8.193ns (92%), net 0.682ns (8%))
Clock Skew          : 3.665ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x001y055z0          0.146    r     3.868          pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.q[0]
net (fo=8)                              0.682          4.550          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_13,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_43.ts
PAD                 x000y053            3.047    f     7.597       1  pin: u_sdram/sdram_syn_43.bpad
net (fo=0)          x020y036            0.000          7.597          net: dq[4],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[4]
--------------------------------------------------------------------  ---------------
Arrival                                                7.597               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.297          3.598          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.434          7.032          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.032          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     9.032               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.032               
clock uncertainty                      -0.100          3.932               
clock pessimism                         0.355          4.287               
--------------------------------------------------------------------  ---------------
Required                                               4.287               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.310               

Slack               : -3.307ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[5] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.872ns (cell 8.193ns (92%), net 0.679ns (8%))
Clock Skew          : 3.665ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x001y055z0          0.146    r     3.868          pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.q[0]
net (fo=8)                              0.679          4.547          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_13,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_49.ts
PAD                 x000y053            3.047    f     7.594       1  pin: u_sdram/sdram_syn_49.bpad
net (fo=0)          x020y036            0.000          7.594          net: dq[5],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[5]
--------------------------------------------------------------------  ---------------
Arrival                                                7.594               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.297          3.598          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.434          7.032          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.032          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     9.032               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.032               
clock uncertainty                      -0.100          3.932               
clock pessimism                         0.355          4.287               
--------------------------------------------------------------------  ---------------
Required                                               4.287               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.307               

Slack               : -3.303ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[31] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.868ns (cell 8.193ns (92%), net 0.675ns (8%))
Clock Skew          : 3.665ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z1          0.146    r     3.868          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.q[0]
net (fo=5)                              0.675          4.543          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_7,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_26.ts
PAD                 x040y005            3.047    f     7.590       1  pin: u_sdram/sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          7.590          net: dq[31],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                7.590               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.297          3.598          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.434          7.032          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.032          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     9.032               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.032               
clock uncertainty                      -0.100          3.932               
clock pessimism                         0.355          4.287               
--------------------------------------------------------------------  ---------------
Required                                               4.287               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.303               

Slack               : -3.303ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[30] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.868ns (cell 8.193ns (92%), net 0.675ns (8%))
Clock Skew          : 3.665ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z1          0.146    r     3.868          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.q[0]
net (fo=5)                              0.675          4.543          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_7,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_27.ts
PAD                 x040y005            3.047    f     7.590       1  pin: u_sdram/sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          7.590          net: dq[30],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                7.590               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.297          3.598          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.434          7.032          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.032          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     9.032               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.032               
clock uncertainty                      -0.100          3.932               
clock pessimism                         0.355          4.287               
--------------------------------------------------------------------  ---------------
Required                                               4.287               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.303               

Slack               : -3.267ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[29] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.665ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z1          0.146    r     3.868          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.q[0]
net (fo=5)                              0.639          4.507          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_7,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_29.ts
PAD                 x040y008            3.047    f     7.554       1  pin: u_sdram/sdram_syn_29.bpad
net (fo=0)          x020y036            0.000          7.554          net: dq[29],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[29]
--------------------------------------------------------------------  ---------------
Arrival                                                7.554               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.297          3.598          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.434          7.032          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.032          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     9.032               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.032               
clock uncertainty                      -0.100          3.932               
clock pessimism                         0.355          4.287               
--------------------------------------------------------------------  ---------------
Required                                               4.287               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.267               

Slack               : -3.267ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[28] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.665ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z1          0.146    r     3.868          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.q[0]
net (fo=5)                              0.639          4.507          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_7,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_30.ts
PAD                 x040y008            3.047    f     7.554       1  pin: u_sdram/sdram_syn_30.bpad
net (fo=0)          x020y036            0.000          7.554          net: dq[28],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[28]
--------------------------------------------------------------------  ---------------
Arrival                                                7.554               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.297          3.598          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.434          7.032          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.032          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     9.032               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.032               
clock uncertainty                      -0.100          3.932               
clock pessimism                         0.355          4.287               
--------------------------------------------------------------------  ---------------
Required                                               4.287               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.267               

Slack               : -3.267ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[12] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.665ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x039y053z2          0.146    r     3.868          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.q[0]
net (fo=4)                              0.639          4.507          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_11,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_52.ts
PAD                 x040y050            3.047    f     7.554       1  pin: u_sdram/sdram_syn_52.bpad
net (fo=0)          x020y036            0.000          7.554          net: dq[12],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[12]
--------------------------------------------------------------------  ---------------
Arrival                                                7.554               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.297          3.598          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.434          7.032          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.032          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     9.032               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.032               
clock uncertainty                      -0.100          3.932               
clock pessimism                         0.355          4.287               
--------------------------------------------------------------------  ---------------
Required                                               4.287               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.267               

Slack               : -3.267ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[13] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.665ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            2.276          3.722          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x039y053z2          0.146    r     3.868          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.q[0]
net (fo=4)                              0.639          4.507          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_11,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_53.ts
PAD                 x040y050            3.047    f     7.554       1  pin: u_sdram/sdram_syn_53.bpad
net (fo=0)          x020y036            0.000          7.554          net: dq[13],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[13]
--------------------------------------------------------------------  ---------------
Arrival                                                7.554               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.297          3.598          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.434          7.032          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.032          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     9.032               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.032               
clock uncertainty                      -0.100          3.932               
clock pessimism                         0.355          4.287               
--------------------------------------------------------------------  ---------------
Required                                               4.287               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.267               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.867ns
Begin Point         : u_sdram/sdram_syn_1.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_1.osclk
launch edge                             0.000    r     3.158               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     6.431          pin: u_sdram/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          6.431          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                6.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r     1.819               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.819               
clock uncertainty                       0.100          0.919               
clock pessimism                        -0.355          0.564               
--------------------------------------------------------------------  ---------------
Required                                               0.564               
--------------------------------------------------------------------  ---------------
Slack                                                  5.867               

Slack               : 5.867ns
Begin Point         : u_sdram/sdram_syn_2.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[6] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_2.osclk
launch edge                             0.000    r     3.158               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     6.431          pin: u_sdram/sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          6.431          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                6.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r     1.819               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.819               
clock uncertainty                       0.100          0.919               
clock pessimism                        -0.355          0.564               
--------------------------------------------------------------------  ---------------
Required                                               0.564               
--------------------------------------------------------------------  ---------------
Slack                                                  5.867               

Slack               : 5.867ns
Begin Point         : u_sdram/sdram_syn_3.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_3.osclk
launch edge                             0.000    r     3.158               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     6.431          pin: u_sdram/sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          6.431          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                6.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r     1.819               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.819               
clock uncertainty                       0.100          0.919               
clock pessimism                        -0.355          0.564               
--------------------------------------------------------------------  ---------------
Required                                               0.564               
--------------------------------------------------------------------  ---------------
Slack                                                  5.867               

Slack               : 5.867ns
Begin Point         : u_sdram/sdram_syn_6.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.we_n (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_6.osclk
launch edge                             0.000    r     3.158               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            3.273    r     6.431          pin: u_sdram/sdram_syn_6.opad
net (fo=1)          x020y036            0.000          6.431          net: we_n,  NOFILE(0)
                                                                      pin: u_sdram/sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                6.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r     1.819               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.819               
clock uncertainty                       0.100          0.919               
clock pessimism                        -0.355          0.564               
--------------------------------------------------------------------  ---------------
Required                                               0.564               
--------------------------------------------------------------------  ---------------
Slack                                                  5.867               

Slack               : 5.867ns
Begin Point         : u_sdram/sdram_syn_7.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_7.osclk
launch edge                             0.000    r     3.158               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     6.431          pin: u_sdram/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          6.431          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                6.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r     1.819               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.819               
clock uncertainty                       0.100          0.919               
clock pessimism                        -0.355          0.564               
--------------------------------------------------------------------  ---------------
Required                                               0.564               
--------------------------------------------------------------------  ---------------
Slack                                                  5.867               

Slack               : 5.867ns
Begin Point         : u_sdram/sdram_syn_8.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.cas_n (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_8.osclk
launch edge                             0.000    r     3.158               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     6.431          pin: u_sdram/sdram_syn_8.opad
net (fo=1)          x020y036            0.000          6.431          net: cas_n,  NOFILE(0)
                                                                      pin: u_sdram/sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                6.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r     1.819               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.819               
clock uncertainty                       0.100          0.919               
clock pessimism                        -0.355          0.564               
--------------------------------------------------------------------  ---------------
Required                                               0.564               
--------------------------------------------------------------------  ---------------
Slack                                                  5.867               

Slack               : 5.867ns
Begin Point         : u_sdram/sdram_syn_9.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.ras_n (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_9.osclk
launch edge                             0.000    r     3.158               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     6.431          pin: u_sdram/sdram_syn_9.opad
net (fo=1)          x020y036            0.000          6.431          net: ras_n,  NOFILE(0)
                                                                      pin: u_sdram/sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                6.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r     1.819               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.819               
clock uncertainty                       0.100          0.919               
clock pessimism                        -0.355          0.564               
--------------------------------------------------------------------  ---------------
Required                                               0.564               
--------------------------------------------------------------------  ---------------
Slack                                                  5.867               

Slack               : 5.867ns
Begin Point         : u_sdram/sdram_syn_11.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.addr[9] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_11.osclk
launch edge                             0.000    r     3.158               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     6.431          pin: u_sdram/sdram_syn_11.opad
net (fo=1)          x020y036            0.000          6.431          net: addr[9],  NOFILE(0)
                                                                      pin: u_sdram/sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                6.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r     1.819               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.819               
clock uncertainty                       0.100          0.919               
clock pessimism                        -0.355          0.564               
--------------------------------------------------------------------  ---------------
Required                                               0.564               
--------------------------------------------------------------------  ---------------
Slack                                                  5.867               

Slack               : 5.867ns
Begin Point         : u_sdram/sdram_syn_12.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.addr[8] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_12.osclk
launch edge                             0.000    r     3.158               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     6.431          pin: u_sdram/sdram_syn_12.opad
net (fo=1)          x020y036            0.000          6.431          net: addr[8],  NOFILE(0)
                                                                      pin: u_sdram/sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                6.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r     1.819               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.819               
clock uncertainty                       0.100          0.919               
clock pessimism                        -0.355          0.564               
--------------------------------------------------------------------  ---------------
Required                                               0.564               
--------------------------------------------------------------------  ---------------
Slack                                                  5.867               

Slack               : 5.867ns
Begin Point         : u_sdram/sdram_syn_13.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.addr[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_13.osclk
launch edge                             0.000    r     3.158               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            3.273    r     6.431          pin: u_sdram/sdram_syn_13.opad
net (fo=1)          x020y036            0.000          6.431          net: addr[7],  NOFILE(0)
                                                                      pin: u_sdram/sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                6.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r     1.819               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.819               
clock uncertainty                       0.100          0.919               
clock pessimism                        -0.355          0.564               
--------------------------------------------------------------------  ---------------
Required                                               0.564               
--------------------------------------------------------------------  ---------------
Slack                                                  5.867               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[4] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     14.265ns
Fmax           :     70.102MHz

Statistics:
Max            : SWNS     -4.699ns, STNS   -150.368ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      6.521ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -4.699ns
Begin Point         : u_sdram/sdram.dq[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_1.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     9.819               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.819          pin: u_sdram/sdram.dq[0]
net (fo=0)                              0.000         14.819          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    16.272               
--------------------------------------------------------------------  ---------------
Arrival                                               16.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_1.ipclk
capture edge                            8.000    r    11.158               
--------------------------------------------------------------------  ---------------
setup                                   0.160         11.318               
clock uncertainty                      -0.100         11.218               
clock pessimism                         0.355         11.573               
--------------------------------------------------------------------  ---------------
Required                                              11.573               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.699               

Slack               : -4.699ns
Begin Point         : u_sdram/sdram.dq[6] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_2.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     9.819               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.819          pin: u_sdram/sdram.dq[6]
net (fo=0)                              0.000         14.819          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    16.272               
--------------------------------------------------------------------  ---------------
Arrival                                               16.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_2.ipclk
capture edge                            8.000    r    11.158               
--------------------------------------------------------------------  ---------------
setup                                   0.160         11.318               
clock uncertainty                      -0.100         11.218               
clock pessimism                         0.355         11.573               
--------------------------------------------------------------------  ---------------
Required                                              11.573               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.699               

Slack               : -4.699ns
Begin Point         : u_sdram/sdram.dq[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_3.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     9.819               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.819          pin: u_sdram/sdram.dq[7]
net (fo=0)                              0.000         14.819          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    16.272               
--------------------------------------------------------------------  ---------------
Arrival                                               16.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_3.ipclk
capture edge                            8.000    r    11.158               
--------------------------------------------------------------------  ---------------
setup                                   0.160         11.318               
clock uncertainty                      -0.100         11.218               
clock pessimism                         0.355         11.573               
--------------------------------------------------------------------  ---------------
Required                                              11.573               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.699               

Slack               : -4.699ns
Begin Point         : u_sdram/sdram.dq[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_7.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     9.819               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.819          pin: u_sdram/sdram.dq[1]
net (fo=0)                              0.000         14.819          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    16.272               
--------------------------------------------------------------------  ---------------
Arrival                                               16.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_7.ipclk
capture edge                            8.000    r    11.158               
--------------------------------------------------------------------  ---------------
setup                                   0.160         11.318               
clock uncertainty                      -0.100         11.218               
clock pessimism                         0.355         11.573               
--------------------------------------------------------------------  ---------------
Required                                              11.573               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.699               

Slack               : -4.699ns
Begin Point         : u_sdram/sdram.dq[23] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_18.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     9.819               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.819          pin: u_sdram/sdram.dq[23]
net (fo=0)                              0.000         14.819          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    16.272          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_18.ipclk
capture edge                            8.000    r    11.158               
--------------------------------------------------------------------  ---------------
setup                                   0.160         11.318               
clock uncertainty                      -0.100         11.218               
clock pessimism                         0.355         11.573               
--------------------------------------------------------------------  ---------------
Required                                              11.573               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.699               

Slack               : -4.699ns
Begin Point         : u_sdram/sdram.dq[22] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_19.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     9.819               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.819          pin: u_sdram/sdram.dq[22]
net (fo=0)                              0.000         14.819          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    16.272          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_19.ipclk
capture edge                            8.000    r    11.158               
--------------------------------------------------------------------  ---------------
setup                                   0.160         11.318               
clock uncertainty                      -0.100         11.218               
clock pessimism                         0.355         11.573               
--------------------------------------------------------------------  ---------------
Required                                              11.573               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.699               

Slack               : -4.699ns
Begin Point         : u_sdram/sdram.dq[21] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_20.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     9.819               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.819          pin: u_sdram/sdram.dq[21]
net (fo=0)                              0.000         14.819          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    16.272          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_20.ipclk
capture edge                            8.000    r    11.158               
--------------------------------------------------------------------  ---------------
setup                                   0.160         11.318               
clock uncertainty                      -0.100         11.218               
clock pessimism                         0.355         11.573               
--------------------------------------------------------------------  ---------------
Required                                              11.573               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.699               

Slack               : -4.699ns
Begin Point         : u_sdram/sdram.dq[20] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_21.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     9.819               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.819          pin: u_sdram/sdram.dq[20]
net (fo=0)                              0.000         14.819          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    16.272          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_21.ipclk
capture edge                            8.000    r    11.158               
--------------------------------------------------------------------  ---------------
setup                                   0.160         11.318               
clock uncertainty                      -0.100         11.218               
clock pessimism                         0.355         11.573               
--------------------------------------------------------------------  ---------------
Required                                              11.573               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.699               

Slack               : -4.699ns
Begin Point         : u_sdram/sdram.dq[19] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_22.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     9.819               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.819          pin: u_sdram/sdram.dq[19]
net (fo=0)                              0.000         14.819          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    16.272          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_22.ipclk
capture edge                            8.000    r    11.158               
--------------------------------------------------------------------  ---------------
setup                                   0.160         11.318               
clock uncertainty                      -0.100         11.218               
clock pessimism                         0.355         11.573               
--------------------------------------------------------------------  ---------------
Required                                              11.573               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.699               

Slack               : -4.699ns
Begin Point         : u_sdram/sdram.dq[18] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_23.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.306ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.853          3.513          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.557          4.003          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            3.816          7.819          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          7.819          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     9.819               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.819          pin: u_sdram/sdram.dq[18]
net (fo=0)                              0.000         14.819          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    16.272          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.272               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.665          3.158          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.857          3.158          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_23.ipclk
capture edge                            8.000    r    11.158               
--------------------------------------------------------------------  ---------------
setup                                   0.160         11.318               
clock uncertainty                      -0.100         11.218               
clock pessimism                         0.355         11.573               
--------------------------------------------------------------------  ---------------
Required                                              11.573               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.699               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.521ns
Begin Point         : u_sdram/sdram.dq[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_1.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.804ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.134          3.136          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            2.458          5.594          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.594          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     7.594               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.594          pin: u_sdram/sdram.dq[0]
net (fo=0)                              0.000          8.594          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     9.572               
--------------------------------------------------------------------  ---------------
Arrival                                                9.572               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.965          3.067          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_1.ipclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                    0.161          3.228               
clock uncertainty                       0.100          3.328               
clock pessimism                        -0.277          3.051               
--------------------------------------------------------------------  ---------------
Required                                               3.051               
--------------------------------------------------------------------  ---------------
Slack                                                  6.521               

Slack               : 6.521ns
Begin Point         : u_sdram/sdram.dq[6] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_2.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.804ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.134          3.136          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            2.458          5.594          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.594          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     7.594               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.594          pin: u_sdram/sdram.dq[6]
net (fo=0)                              0.000          8.594          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     9.572               
--------------------------------------------------------------------  ---------------
Arrival                                                9.572               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.965          3.067          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_2.ipclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                    0.161          3.228               
clock uncertainty                       0.100          3.328               
clock pessimism                        -0.277          3.051               
--------------------------------------------------------------------  ---------------
Required                                               3.051               
--------------------------------------------------------------------  ---------------
Slack                                                  6.521               

Slack               : 6.521ns
Begin Point         : u_sdram/sdram.dq[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_3.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.804ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.134          3.136          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            2.458          5.594          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.594          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     7.594               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.594          pin: u_sdram/sdram.dq[7]
net (fo=0)                              0.000          8.594          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     9.572               
--------------------------------------------------------------------  ---------------
Arrival                                                9.572               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.965          3.067          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_3.ipclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                    0.161          3.228               
clock uncertainty                       0.100          3.328               
clock pessimism                        -0.277          3.051               
--------------------------------------------------------------------  ---------------
Required                                               3.051               
--------------------------------------------------------------------  ---------------
Slack                                                  6.521               

Slack               : 6.521ns
Begin Point         : u_sdram/sdram.dq[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_7.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.804ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.134          3.136          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            2.458          5.594          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.594          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     7.594               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.594          pin: u_sdram/sdram.dq[1]
net (fo=0)                              0.000          8.594          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     9.572               
--------------------------------------------------------------------  ---------------
Arrival                                                9.572               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.965          3.067          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_7.ipclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                    0.161          3.228               
clock uncertainty                       0.100          3.328               
clock pessimism                        -0.277          3.051               
--------------------------------------------------------------------  ---------------
Required                                               3.051               
--------------------------------------------------------------------  ---------------
Slack                                                  6.521               

Slack               : 6.521ns
Begin Point         : u_sdram/sdram.dq[23] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_18.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.804ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.134          3.136          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            2.458          5.594          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.594          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     7.594               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.594          pin: u_sdram/sdram.dq[23]
net (fo=0)                              0.000          8.594          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     9.572          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.572               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.965          3.067          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_18.ipclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                    0.161          3.228               
clock uncertainty                       0.100          3.328               
clock pessimism                        -0.277          3.051               
--------------------------------------------------------------------  ---------------
Required                                               3.051               
--------------------------------------------------------------------  ---------------
Slack                                                  6.521               

Slack               : 6.521ns
Begin Point         : u_sdram/sdram.dq[22] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_19.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.804ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.134          3.136          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            2.458          5.594          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.594          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     7.594               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.594          pin: u_sdram/sdram.dq[22]
net (fo=0)                              0.000          8.594          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     9.572          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.572               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.965          3.067          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_19.ipclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                    0.161          3.228               
clock uncertainty                       0.100          3.328               
clock pessimism                        -0.277          3.051               
--------------------------------------------------------------------  ---------------
Required                                               3.051               
--------------------------------------------------------------------  ---------------
Slack                                                  6.521               

Slack               : 6.521ns
Begin Point         : u_sdram/sdram.dq[21] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_20.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.804ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.134          3.136          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            2.458          5.594          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.594          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     7.594               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.594          pin: u_sdram/sdram.dq[21]
net (fo=0)                              0.000          8.594          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     9.572          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.572               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.965          3.067          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_20.ipclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                    0.161          3.228               
clock uncertainty                       0.100          3.328               
clock pessimism                        -0.277          3.051               
--------------------------------------------------------------------  ---------------
Required                                               3.051               
--------------------------------------------------------------------  ---------------
Slack                                                  6.521               

Slack               : 6.521ns
Begin Point         : u_sdram/sdram.dq[20] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_21.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.804ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.134          3.136          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            2.458          5.594          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.594          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     7.594               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.594          pin: u_sdram/sdram.dq[20]
net (fo=0)                              0.000          8.594          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     9.572          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.572               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.965          3.067          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_21.ipclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                    0.161          3.228               
clock uncertainty                       0.100          3.328               
clock pessimism                        -0.277          3.051               
--------------------------------------------------------------------  ---------------
Required                                               3.051               
--------------------------------------------------------------------  ---------------
Slack                                                  6.521               

Slack               : 6.521ns
Begin Point         : u_sdram/sdram.dq[19] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_22.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.804ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.134          3.136          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            2.458          5.594          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.594          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     7.594               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.594          pin: u_sdram/sdram.dq[19]
net (fo=0)                              0.000          8.594          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     9.572          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.572               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.965          3.067          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_22.ipclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                    0.161          3.228               
clock uncertainty                       0.100          3.328               
clock pessimism                        -0.277          3.051               
--------------------------------------------------------------------  ---------------
Required                                               3.051               
--------------------------------------------------------------------  ---------------
Slack                                                  6.521               

Slack               : 6.521ns
Begin Point         : u_sdram/sdram.dq[18] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_23.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.804ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.606          2.790          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              2.134          3.136          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            2.458          5.594          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.594          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     7.594               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.594          pin: u_sdram/sdram.dq[18]
net (fo=0)                              0.000          8.594          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     9.572          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.572               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=3)          x000y000            1.765          3.067          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            1.965          3.067          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_23.ipclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                    0.161          3.228               
clock uncertainty                       0.100          3.328               
clock pessimism                        -0.277          3.051               
--------------------------------------------------------------------  ---------------
Required                                               3.051               
--------------------------------------------------------------------  ---------------
Slack                                                  6.521               




