--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5348 paths analyzed, 734 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.205ns.
--------------------------------------------------------------------------------
Slack:                  14.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_9 (FF)
  Destination:          M_keepScore1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.167ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_9 to M_keepScore1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[11]
                                                       buttons/button0_cond/M_ctr_q_9
    SLICE_X9Y53.D1       net (fanout=2)        0.747   buttons/button0_cond/M_ctr_q[9]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.A4       net (fanout=8)        0.909   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_0_rstpot
                                                       M_keepScore1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.167ns (1.675ns logic, 3.492ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  14.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_11 (FF)
  Destination:          M_keepScore1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.157ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_11 to M_keepScore1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[11]
                                                       buttons/button0_cond/M_ctr_q_11
    SLICE_X9Y53.D2       net (fanout=2)        0.737   buttons/button0_cond/M_ctr_q[11]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.A4       net (fanout=8)        0.909   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_0_rstpot
                                                       M_keepScore1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.157ns (1.675ns logic, 3.482ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  14.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button1_cond/M_ctr_q_19 (FF)
  Destination:          M_keepScore1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.152ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.332 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button1_cond/M_ctr_q_19 to M_keepScore1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DQ       Tcko                  0.476   buttons/button1_cond/M_ctr_q[19]
                                                       buttons/button1_cond/M_ctr_q_19
    SLICE_X7Y53.D1       net (fanout=2)        0.908   buttons/button1_cond/M_ctr_q[19]
    SLICE_X7Y53.D        Tilo                  0.259   out1
                                                       buttons/button1_cond/out2
    SLICE_X9Y53.A3       net (fanout=4)        0.659   out1
    SLICE_X9Y53.A        Tilo                  0.259   M_last_q_1
                                                       buttons/button1_cond/out4
    SLICE_X4Y53.D5       net (fanout=8)        0.791   M_button1_cond_out
    SLICE_X4Y53.D        Tilo                  0.254   N25
                                                       _n0532_inv_SW1
    SLICE_X3Y53.A2       net (fanout=1)        1.173   N25
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_0_rstpot
                                                       M_keepScore1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.152ns (1.621ns logic, 3.531ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  14.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_9 (FF)
  Destination:          M_keepScore1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.104ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_9 to M_keepScore1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[11]
                                                       buttons/button0_cond/M_ctr_q_9
    SLICE_X9Y53.D1       net (fanout=2)        0.747   buttons/button0_cond/M_ctr_q[9]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.B5       net (fanout=8)        0.846   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_1_rstpot
                                                       M_keepScore1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (1.675ns logic, 3.429ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  14.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_9 (FF)
  Destination:          M_keepScore1_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.103ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_9 to M_keepScore1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[11]
                                                       buttons/button0_cond/M_ctr_q_9
    SLICE_X9Y53.D1       net (fanout=2)        0.747   buttons/button0_cond/M_ctr_q[9]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.D5       net (fanout=8)        0.845   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_3_rstpot
                                                       M_keepScore1_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.103ns (1.675ns logic, 3.428ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  14.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_11 (FF)
  Destination:          M_keepScore1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_11 to M_keepScore1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[11]
                                                       buttons/button0_cond/M_ctr_q_11
    SLICE_X9Y53.D2       net (fanout=2)        0.737   buttons/button0_cond/M_ctr_q[11]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.B5       net (fanout=8)        0.846   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_1_rstpot
                                                       M_keepScore1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.094ns (1.675ns logic, 3.419ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  14.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_11 (FF)
  Destination:          M_keepScore1_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.093ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_11 to M_keepScore1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[11]
                                                       buttons/button0_cond/M_ctr_q_11
    SLICE_X9Y53.D2       net (fanout=2)        0.737   buttons/button0_cond/M_ctr_q[11]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.D5       net (fanout=8)        0.845   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_3_rstpot
                                                       M_keepScore1_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (1.675ns logic, 3.418ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  14.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_glTimeoutCounter_q_1 (FF)
  Destination:          M_oState_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.079ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.190 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_glTimeoutCounter_q_1 to M_oState_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.CQ      Tcko                  0.430   M_glTimeoutCounter_q[1]
                                                       M_glTimeoutCounter_q_1
    SLICE_X10Y48.C6      net (fanout=5)        1.294   M_glTimeoutCounter_q[1]
    SLICE_X10Y48.C       Tilo                  0.235   N54
                                                       M_oState_q_FSM_FFd3-In21
    SLICE_X10Y51.C2      net (fanout=7)        1.134   M_oState_q_FSM_FFd3-In2
    SLICE_X10Y51.C       Tilo                  0.235   M_oState_q_FSM_FFd2
                                                       M_oState_q_FSM_FFd2-In
    SLICE_X12Y43.B3      net (fanout=1)        1.551   M_oState_q_FSM_FFd2-In
    SLICE_X12Y43.CLK     Tas                   0.200   M_oState_q_FSM_FFd1_1
                                                       M_oState_q_FSM_FFd2-In_rt
                                                       M_oState_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.079ns (1.100ns logic, 3.979ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  14.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_9 (FF)
  Destination:          M_keepScore1_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.070ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_9 to M_keepScore1_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[11]
                                                       buttons/button0_cond/M_ctr_q_9
    SLICE_X9Y53.D1       net (fanout=2)        0.747   buttons/button0_cond/M_ctr_q[9]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.C5       net (fanout=8)        0.812   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_2_rstpot
                                                       M_keepScore1_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.070ns (1.675ns logic, 3.395ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  14.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_11 (FF)
  Destination:          M_keepScore1_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.060ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_11 to M_keepScore1_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[11]
                                                       buttons/button0_cond/M_ctr_q_11
    SLICE_X9Y53.D2       net (fanout=2)        0.737   buttons/button0_cond/M_ctr_q[11]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.C5       net (fanout=8)        0.812   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_2_rstpot
                                                       M_keepScore1_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.060ns (1.675ns logic, 3.385ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  14.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_glTimeoutCounter_q_0 (FF)
  Destination:          M_oState_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.190 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_glTimeoutCounter_q_0 to M_oState_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.BQ      Tcko                  0.430   M_glTimeoutCounter_q[1]
                                                       M_glTimeoutCounter_q_0
    SLICE_X10Y48.C5      net (fanout=7)        1.254   M_glTimeoutCounter_q[0]
    SLICE_X10Y48.C       Tilo                  0.235   N54
                                                       M_oState_q_FSM_FFd3-In21
    SLICE_X10Y51.C2      net (fanout=7)        1.134   M_oState_q_FSM_FFd3-In2
    SLICE_X10Y51.C       Tilo                  0.235   M_oState_q_FSM_FFd2
                                                       M_oState_q_FSM_FFd2-In
    SLICE_X12Y43.B3      net (fanout=1)        1.551   M_oState_q_FSM_FFd2-In
    SLICE_X12Y43.CLK     Tas                   0.200   M_oState_q_FSM_FFd1_1
                                                       M_oState_q_FSM_FFd2-In_rt
                                                       M_oState_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.100ns logic, 3.939ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  14.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_oneSecond_q_13 (FF)
  Destination:          M_glTimeoutCounter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.113ns (Levels of Logic = 4)
  Clock Path Skew:      0.077ns (0.691 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_oneSecond_q_13 to M_glTimeoutCounter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.525   M_oneSecond_q[13]
                                                       M_oneSecond_q_13
    SLICE_X15Y42.D2      net (fanout=3)        1.188   M_oneSecond_q[13]
    SLICE_X15Y42.D       Tilo                  0.259   M_oneSecond_q[31]_GND_1_o_equal_5_o<31>1
                                                       M_oneSecond_q[31]_GND_1_o_equal_5_o<31>2
    SLICE_X15Y42.A4      net (fanout=3)        0.511   M_oneSecond_q[31]_GND_1_o_equal_5_o<31>1
    SLICE_X15Y42.A       Tilo                  0.259   M_oneSecond_q[31]_GND_1_o_equal_5_o<31>1
                                                       M_oneSecond_q[31]_GND_1_o_equal_5_o<31>5
    SLICE_X10Y48.A2      net (fanout=5)        1.477   M_oneSecond_q[31]_GND_1_o_equal_5_o
    SLICE_X10Y48.A       Tilo                  0.235   N54
                                                       Mmux_M_glTimeoutCounter_d32_SW0
    SLICE_X10Y48.B5      net (fanout=1)        0.438   N75
    SLICE_X10Y48.CLK     Tas                   0.221   N54
                                                       Mmux_M_glTimeoutCounter_d32
                                                       M_glTimeoutCounter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.113ns (1.499ns logic, 3.614ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  14.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_12 (FF)
  Destination:          M_keepScore1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.005ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_12 to M_keepScore1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[15]
                                                       buttons/button0_cond/M_ctr_q_12
    SLICE_X9Y53.D3       net (fanout=2)        0.585   buttons/button0_cond/M_ctr_q[12]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.A4       net (fanout=8)        0.909   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_0_rstpot
                                                       M_keepScore1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.005ns (1.675ns logic, 3.330ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  14.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_8 (FF)
  Destination:          M_keepScore1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.977ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_8 to M_keepScore1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.AQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[11]
                                                       buttons/button0_cond/M_ctr_q_8
    SLICE_X9Y53.D6       net (fanout=2)        0.557   buttons/button0_cond/M_ctr_q[8]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.A4       net (fanout=8)        0.909   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_0_rstpot
                                                       M_keepScore1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.977ns (1.675ns logic, 3.302ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  14.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button1_cond/M_ctr_q_15 (FF)
  Destination:          M_keepScore1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.966ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.332 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button1_cond/M_ctr_q_15 to M_keepScore1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.DQ       Tcko                  0.476   buttons/button1_cond/M_ctr_q[15]
                                                       buttons/button1_cond/M_ctr_q_15
    SLICE_X7Y53.D2       net (fanout=2)        0.722   buttons/button1_cond/M_ctr_q[15]
    SLICE_X7Y53.D        Tilo                  0.259   out1
                                                       buttons/button1_cond/out2
    SLICE_X9Y53.A3       net (fanout=4)        0.659   out1
    SLICE_X9Y53.A        Tilo                  0.259   M_last_q_1
                                                       buttons/button1_cond/out4
    SLICE_X4Y53.D5       net (fanout=8)        0.791   M_button1_cond_out
    SLICE_X4Y53.D        Tilo                  0.254   N25
                                                       _n0532_inv_SW1
    SLICE_X3Y53.A2       net (fanout=1)        1.173   N25
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_0_rstpot
                                                       M_keepScore1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.966ns (1.621ns logic, 3.345ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_4 (FF)
  Destination:          M_keepScore1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.948ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_4 to M_keepScore1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.AQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[7]
                                                       buttons/button0_cond/M_ctr_q_4
    SLICE_X10Y53.A3      net (fanout=2)        0.779   buttons/button0_cond/M_ctr_q[4]
    SLICE_X10Y53.A       Tilo                  0.235   buttons/out1_1
                                                       buttons/button0_cond/out1
    SLICE_X9Y53.C2       net (fanout=2)        0.740   buttons/out_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.A4       net (fanout=8)        0.909   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_0_rstpot
                                                       M_keepScore1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (1.651ns logic, 3.297ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_6 (FF)
  Destination:          M_keepScore1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.947ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_6 to M_keepScore1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.CQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[7]
                                                       buttons/button0_cond/M_ctr_q_6
    SLICE_X10Y53.A1      net (fanout=2)        0.778   buttons/button0_cond/M_ctr_q[6]
    SLICE_X10Y53.A       Tilo                  0.235   buttons/out1_1
                                                       buttons/button0_cond/out1
    SLICE_X9Y53.C2       net (fanout=2)        0.740   buttons/out_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.A4       net (fanout=8)        0.909   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_0_rstpot
                                                       M_keepScore1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.947ns (1.651ns logic, 3.296ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_12 (FF)
  Destination:          M_keepScore1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.942ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_12 to M_keepScore1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[15]
                                                       buttons/button0_cond/M_ctr_q_12
    SLICE_X9Y53.D3       net (fanout=2)        0.585   buttons/button0_cond/M_ctr_q[12]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.B5       net (fanout=8)        0.846   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_1_rstpot
                                                       M_keepScore1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (1.675ns logic, 3.267ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  15.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_12 (FF)
  Destination:          M_keepScore1_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_12 to M_keepScore1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[15]
                                                       buttons/button0_cond/M_ctr_q_12
    SLICE_X9Y53.D3       net (fanout=2)        0.585   buttons/button0_cond/M_ctr_q[12]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.D5       net (fanout=8)        0.845   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_3_rstpot
                                                       M_keepScore1_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (1.675ns logic, 3.266ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  15.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_oneSecond_q_3 (FF)
  Destination:          M_glTimeoutCounter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.016ns (Levels of Logic = 4)
  Clock Path Skew:      0.077ns (0.691 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_oneSecond_q_3 to M_glTimeoutCounter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.DQ      Tcko                  0.430   M_oneSecond_q[3]
                                                       M_oneSecond_q_3
    SLICE_X15Y42.C2      net (fanout=3)        1.147   M_oneSecond_q[3]
    SLICE_X15Y42.C       Tilo                  0.259   M_oneSecond_q[31]_GND_1_o_equal_5_o<31>1
                                                       M_oneSecond_q[31]_GND_1_o_equal_5_o<31>3
    SLICE_X15Y42.A2      net (fanout=3)        0.550   M_oneSecond_q[31]_GND_1_o_equal_5_o<31>2
    SLICE_X15Y42.A       Tilo                  0.259   M_oneSecond_q[31]_GND_1_o_equal_5_o<31>1
                                                       M_oneSecond_q[31]_GND_1_o_equal_5_o<31>5
    SLICE_X10Y48.A2      net (fanout=5)        1.477   M_oneSecond_q[31]_GND_1_o_equal_5_o
    SLICE_X10Y48.A       Tilo                  0.235   N54
                                                       Mmux_M_glTimeoutCounter_d32_SW0
    SLICE_X10Y48.B5      net (fanout=1)        0.438   N75
    SLICE_X10Y48.CLK     Tas                   0.221   N54
                                                       Mmux_M_glTimeoutCounter_d32
                                                       M_glTimeoutCounter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (1.404ns logic, 3.612ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  15.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_oneSecond_q_8 (FF)
  Destination:          M_glTimeoutCounter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.010ns (Levels of Logic = 4)
  Clock Path Skew:      0.079ns (0.691 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_oneSecond_q_8 to M_glTimeoutCounter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.AQ      Tcko                  0.430   M_oneSecond_q[10]
                                                       M_oneSecond_q_8
    SLICE_X15Y40.D2      net (fanout=3)        0.737   M_oneSecond_q[8]
    SLICE_X15Y40.D       Tilo                  0.259   M_oneSecond_q[10]
                                                       M_oneSecond_q[31]_GND_1_o_equal_5_o<31>4
    SLICE_X12Y43.C1      net (fanout=3)        1.155   M_oneSecond_q[31]_GND_1_o_equal_5_o<31>3
    SLICE_X12Y43.C       Tilo                  0.255   M_oState_q_FSM_FFd1_1
                                                       Mmux_M_alu_a11
    SLICE_X10Y48.A4      net (fanout=5)        1.280   M_alu_a[0]
    SLICE_X10Y48.A       Tilo                  0.235   N54
                                                       Mmux_M_glTimeoutCounter_d32_SW0
    SLICE_X10Y48.B5      net (fanout=1)        0.438   N75
    SLICE_X10Y48.CLK     Tas                   0.221   N54
                                                       Mmux_M_glTimeoutCounter_d32
                                                       M_glTimeoutCounter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.010ns (1.400ns logic, 3.610ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  15.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_9 (FF)
  Destination:          M_keepScore0_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.927ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_9 to M_keepScore0_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[11]
                                                       buttons/button0_cond/M_ctr_q_9
    SLICE_X9Y53.D1       net (fanout=2)        0.747   buttons/button0_cond/M_ctr_q[9]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X6Y50.C5       net (fanout=8)        0.693   N0
    SLICE_X6Y50.CLK      Tas                   0.349   M_keepScore0_q[3]
                                                       M_keepScore0_q_3_rstpot
                                                       M_keepScore0_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (1.651ns logic, 3.276ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  15.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button1_cond/M_ctr_q_6 (FF)
  Destination:          M_keepScore1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.907ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button1_cond/M_ctr_q_6 to M_keepScore1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.CQ       Tcko                  0.476   buttons/button1_cond/M_ctr_q[7]
                                                       buttons/button1_cond/M_ctr_q_6
    SLICE_X7Y53.C2       net (fanout=2)        0.724   buttons/button1_cond/M_ctr_q[6]
    SLICE_X7Y53.C        Tilo                  0.259   out1
                                                       buttons/button1_cond/out1
    SLICE_X9Y53.A4       net (fanout=4)        0.598   out
    SLICE_X9Y53.A        Tilo                  0.259   M_last_q_1
                                                       buttons/button1_cond/out4
    SLICE_X4Y53.D5       net (fanout=8)        0.791   M_button1_cond_out
    SLICE_X4Y53.D        Tilo                  0.254   N25
                                                       _n0532_inv_SW1
    SLICE_X3Y53.A2       net (fanout=1)        1.173   N25
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_0_rstpot
                                                       M_keepScore1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.907ns (1.621ns logic, 3.286ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_11 (FF)
  Destination:          M_keepScore0_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.917ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_11 to M_keepScore0_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[11]
                                                       buttons/button0_cond/M_ctr_q_11
    SLICE_X9Y53.D2       net (fanout=2)        0.737   buttons/button0_cond/M_ctr_q[11]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X6Y50.C5       net (fanout=8)        0.693   N0
    SLICE_X6Y50.CLK      Tas                   0.349   M_keepScore0_q[3]
                                                       M_keepScore0_q_3_rstpot
                                                       M_keepScore0_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.917ns (1.651ns logic, 3.266ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_5 (FF)
  Destination:          M_keepScore1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.911ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_5 to M_keepScore1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[7]
                                                       buttons/button0_cond/M_ctr_q_5
    SLICE_X10Y53.A2      net (fanout=2)        0.742   buttons/button0_cond/M_ctr_q[5]
    SLICE_X10Y53.A       Tilo                  0.235   buttons/out1_1
                                                       buttons/button0_cond/out1
    SLICE_X9Y53.C2       net (fanout=2)        0.740   buttons/out_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.A4       net (fanout=8)        0.909   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_0_rstpot
                                                       M_keepScore1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.911ns (1.651ns logic, 3.260ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_8 (FF)
  Destination:          M_keepScore1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.914ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_8 to M_keepScore1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.AQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[11]
                                                       buttons/button0_cond/M_ctr_q_8
    SLICE_X9Y53.D6       net (fanout=2)        0.557   buttons/button0_cond/M_ctr_q[8]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.B5       net (fanout=8)        0.846   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_1_rstpot
                                                       M_keepScore1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.914ns (1.675ns logic, 3.239ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  15.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_8 (FF)
  Destination:          M_keepScore1_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.913ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_8 to M_keepScore1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.AQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[11]
                                                       buttons/button0_cond/M_ctr_q_8
    SLICE_X9Y53.D6       net (fanout=2)        0.557   buttons/button0_cond/M_ctr_q[8]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.D5       net (fanout=8)        0.845   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_3_rstpot
                                                       M_keepScore1_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (1.675ns logic, 3.238ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  15.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button1_cond/M_ctr_q_7 (FF)
  Destination:          M_keepScore1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.897ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button1_cond/M_ctr_q_7 to M_keepScore1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.DQ       Tcko                  0.476   buttons/button1_cond/M_ctr_q[7]
                                                       buttons/button1_cond/M_ctr_q_7
    SLICE_X7Y53.C1       net (fanout=2)        0.714   buttons/button1_cond/M_ctr_q[7]
    SLICE_X7Y53.C        Tilo                  0.259   out1
                                                       buttons/button1_cond/out1
    SLICE_X9Y53.A4       net (fanout=4)        0.598   out
    SLICE_X9Y53.A        Tilo                  0.259   M_last_q_1
                                                       buttons/button1_cond/out4
    SLICE_X4Y53.D5       net (fanout=8)        0.791   M_button1_cond_out
    SLICE_X4Y53.D        Tilo                  0.254   N25
                                                       _n0532_inv_SW1
    SLICE_X3Y53.A2       net (fanout=1)        1.173   N25
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_0_rstpot
                                                       M_keepScore1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (1.621ns logic, 3.276ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/button0_cond/M_ctr_q_12 (FF)
  Destination:          M_keepScore1_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.908ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/button0_cond/M_ctr_q_12 to M_keepScore1_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   buttons/button0_cond/M_ctr_q[15]
                                                       buttons/button0_cond/M_ctr_q_12
    SLICE_X9Y53.D3       net (fanout=2)        0.585   buttons/button0_cond/M_ctr_q[12]
    SLICE_X9Y53.D        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out3
    SLICE_X9Y53.C1       net (fanout=2)        0.967   buttons/out2_1
    SLICE_X9Y53.C        Tilo                  0.259   M_last_q_1
                                                       buttons/button0_cond/out4
    SLICE_X7Y51.B4       net (fanout=3)        0.869   M_button0_cond_out
    SLICE_X7Y51.B        Tilo                  0.259   M_keepScore0_q[2]
                                                       _n0532_inv1_SW0
    SLICE_X3Y53.C5       net (fanout=8)        0.812   N0
    SLICE_X3Y53.CLK      Tas                   0.373   M_keepScore1_q[3]
                                                       M_keepScore1_q_2_rstpot
                                                       M_keepScore1_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.908ns (1.675ns logic, 3.233ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  15.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_oState_q_FSM_FFd2_1 (FF)
  Destination:          M_glTimeoutCounter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.978ns (Levels of Logic = 4)
  Clock Path Skew:      0.072ns (0.691 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_oState_q_FSM_FFd2_1 to M_glTimeoutCounter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.BMUX    Tshcko                0.576   M_oState_q_FSM_FFd1_1
                                                       M_oState_q_FSM_FFd2_1
    SLICE_X12Y43.B1      net (fanout=27)       0.579   M_oState_q_FSM_FFd2_1
    SLICE_X12Y43.B       Tilo                  0.254   M_oState_q_FSM_FFd1_1
                                                       n0003_inv1
    SLICE_X12Y43.C2      net (fanout=2)        1.140   n0003_inv
    SLICE_X12Y43.C       Tilo                  0.255   M_oState_q_FSM_FFd1_1
                                                       Mmux_M_alu_a11
    SLICE_X10Y48.A4      net (fanout=5)        1.280   M_alu_a[0]
    SLICE_X10Y48.A       Tilo                  0.235   N54
                                                       Mmux_M_glTimeoutCounter_d32_SW0
    SLICE_X10Y48.B5      net (fanout=1)        0.438   N75
    SLICE_X10Y48.CLK     Tas                   0.221   N54
                                                       Mmux_M_glTimeoutCounter_d32
                                                       M_glTimeoutCounter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.978ns (1.541ns logic, 3.437ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/button2_cond/M_sync_out/CLK
  Logical resource: buttons/button0_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/button2_cond/M_sync_out/CLK
  Logical resource: buttons/button1_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/button2_cond/M_sync_out/CLK
  Logical resource: buttons/button2_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/button2_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/button2_cond/M_ctr_q_0/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/button2_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/button2_cond/M_ctr_q_1/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/button2_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/button2_cond/M_ctr_q_2/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/button2_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/button2_cond/M_ctr_q_3/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/button2_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/button2_cond/M_ctr_q_4/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/button2_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/button2_cond/M_ctr_q_5/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/button2_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/button2_cond/M_ctr_q_6/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/button2_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/button2_cond/M_ctr_q_7/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.205|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5348 paths, 0 nets, and 852 connections

Design statistics:
   Minimum period:   5.205ns{1}   (Maximum frequency: 192.123MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 07 14:35:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



