digraph G {	
rankdir=LR;	
ranksep=.25;
	0 [label=< MODULE<br/>v_fltr_316>];
	1 [label=< VAR_DECLARE_LIST>];
	0 -> 1;
	2 [label=< input tm3_clk_v0>];
	1 -> 2;
	3 [label=< input vidin_new_data>];
	1 -> 3;
	4 [label=< input vidin_in>];
	1 -> 4;
	5 [label=<RANGE_REF>];
	4 -> 5;
	6 [label=< 00000007<br/>00000000000000000000000000000111>];
	5 -> 6;
	7 [label=< 00000000<br/>00000000000000000000000000000000>];
	5 -> 7;
	8 [label=< output vidin_out>];
	1 -> 8;
	9 [label=<RANGE_REF>];
	8 -> 9;
	10 [label=< 00000007<br/>00000000000000000000000000000111>];
	9 -> 10;
	11 [label=< 00000000<br/>00000000000000000000000000000000>];
	9 -> 11;
	12 [label=< MODULE_ITEMS>];
	0 -> 12;
	13 [label=< VAR_DECLARE_LIST>];
	12 -> 13;
	14 [label=< input tm3_clk_v0>];
	13 -> 14;
	15 [label=< VAR_DECLARE_LIST>];
	12 -> 15;
	16 [label=< input vidin_new_data>];
	15 -> 16;
	17 [label=< VAR_DECLARE_LIST>];
	12 -> 17;
	18 [label=< input vidin_in>];
	17 -> 18;
	19 [label=<RANGE_REF>];
	18 -> 19;
	20 [label=< 00000007<br/>00000000000000000000000000000111>];
	19 -> 20;
	21 [label=< 00000000<br/>00000000000000000000000000000000>];
	19 -> 21;
	22 [label=< VAR_DECLARE_LIST>];
	12 -> 22;
	23 [label=< output vidin_out>];
	22 -> 23;
	24 [label=<RANGE_REF>];
	23 -> 24;
	25 [label=< 00000007<br/>00000000000000000000000000000111>];
	24 -> 25;
	26 [label=< 00000000<br/>00000000000000000000000000000000>];
	24 -> 26;
	27 [label=< VAR_DECLARE_LIST>];
	12 -> 27;
	28 [label=< wire vidin_out>];
	27 -> 28;
	29 [label=<RANGE_REF>];
	28 -> 29;
	30 [label=< 00000007<br/>00000000000000000000000000000111>];
	29 -> 30;
	31 [label=< 00000000<br/>00000000000000000000000000000000>];
	29 -> 31;
	32 [label=< VAR_DECLARE_LIST>];
	12 -> 32;
	33 [label=< wire buff_out0>];
	32 -> 33;
	34 [label=<RANGE_REF>];
	33 -> 34;
	35 [label=< 00000007<br/>00000000000000000000000000000111>];
	34 -> 35;
	36 [label=< 00000000<br/>00000000000000000000000000000000>];
	34 -> 36;
	37 [label=< VAR_DECLARE_LIST>];
	12 -> 37;
	38 [label=< wire buff_out1>];
	37 -> 38;
	39 [label=<RANGE_REF>];
	38 -> 39;
	40 [label=< 00000007<br/>00000000000000000000000000000111>];
	39 -> 40;
	41 [label=< 00000000<br/>00000000000000000000000000000000>];
	39 -> 41;
	42 [label=< VAR_DECLARE_LIST>];
	12 -> 42;
	43 [label=< wire buff_out2>];
	42 -> 43;
	44 [label=<RANGE_REF>];
	43 -> 44;
	45 [label=< 00000007<br/>00000000000000000000000000000111>];
	44 -> 45;
	46 [label=< 00000000<br/>00000000000000000000000000000000>];
	44 -> 46;
	47 [label=< VAR_DECLARE_LIST>];
	12 -> 47;
	48 [label=< wire buff_out3>];
	47 -> 48;
	49 [label=<RANGE_REF>];
	48 -> 49;
	50 [label=< 00000007<br/>00000000000000000000000000000111>];
	49 -> 50;
	51 [label=< 00000000<br/>00000000000000000000000000000000>];
	49 -> 51;
	52 [label=< ASSIGN>];
	12 -> 52;
	53 [label=< BLOCKING_STATEMENT>];
	52 -> 53;
	54 [label=< buff_out0>];
	53 -> 54;
	55 [label=< vidin_in>];
	53 -> 55;
	56 [label=< MODULE_INSTANCE>];
	12 -> 56;
	57 [label=< MODULE_INSTANCE<br/>my_fifo_316>];
	56 -> 57;
	58 [label=< MODULE_NAMED_INSTANCE<br/>fifo0>];
	57 -> 58;
	59 [label=< MODULE_CONNECT_LIST>];
	58 -> 59;
	60 [label=< MODULE_CONNECT>];
	59 -> 60;
	61 [label=< tm3_clk_v0>];
	60 -> 61;
	62 [label=< MODULE_CONNECT>];
	59 -> 62;
	63 [label=< buff_out0>];
	62 -> 63;
	64 [label=< MODULE_CONNECT>];
	59 -> 64;
	65 [label=< buff_out1>];
	64 -> 65;
	66 [label=< MODULE_CONNECT>];
	59 -> 66;
	67 [label=< vidin_new_data>];
	66 -> 67;
	68 [label=< MODULE_INSTANCE>];
	12 -> 68;
	69 [label=< MODULE_INSTANCE<br/>my_fifo_316>];
	68 -> 69;
	70 [label=< MODULE_NAMED_INSTANCE<br/>fifo1>];
	69 -> 70;
	71 [label=< MODULE_CONNECT_LIST>];
	70 -> 71;
	72 [label=< MODULE_CONNECT>];
	71 -> 72;
	73 [label=< tm3_clk_v0>];
	72 -> 73;
	74 [label=< MODULE_CONNECT>];
	71 -> 74;
	75 [label=< buff_out1>];
	74 -> 75;
	76 [label=< MODULE_CONNECT>];
	71 -> 76;
	77 [label=< buff_out2>];
	76 -> 77;
	78 [label=< MODULE_CONNECT>];
	71 -> 78;
	79 [label=< vidin_new_data>];
	78 -> 79;
	80 [label=< MODULE_INSTANCE>];
	12 -> 80;
	81 [label=< MODULE_INSTANCE<br/>my_fifo_316>];
	80 -> 81;
	82 [label=< MODULE_NAMED_INSTANCE<br/>fifo2>];
	81 -> 82;
	83 [label=< MODULE_CONNECT_LIST>];
	82 -> 83;
	84 [label=< MODULE_CONNECT>];
	83 -> 84;
	85 [label=< tm3_clk_v0>];
	84 -> 85;
	86 [label=< MODULE_CONNECT>];
	83 -> 86;
	87 [label=< buff_out2>];
	86 -> 87;
	88 [label=< MODULE_CONNECT>];
	83 -> 88;
	89 [label=< buff_out3>];
	88 -> 89;
	90 [label=< MODULE_CONNECT>];
	83 -> 90;
	91 [label=< vidin_new_data>];
	90 -> 91;
	92 [label=< MODULE_INSTANCE>];
	12 -> 92;
	93 [label=< MODULE_INSTANCE<br/>my_fifo_316>];
	92 -> 93;
	94 [label=< MODULE_NAMED_INSTANCE<br/>more_inst>];
	93 -> 94;
	95 [label=< MODULE_CONNECT_LIST>];
	94 -> 95;
	96 [label=< MODULE_CONNECT>];
	95 -> 96;
	97 [label=< tm3_clk_v0>];
	96 -> 97;
	98 [label=< MODULE_CONNECT>];
	95 -> 98;
	99 [label=< buff_out3>];
	98 -> 99;
	100 [label=< MODULE_CONNECT>];
	95 -> 100;
	101 [label=< vidin_out>];
	100 -> 101;
	102 [label=< MODULE_CONNECT>];
	95 -> 102;
	103 [label=< vidin_new_data>];
	102 -> 103;
}
