// Seed: 3251046811
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input logic id_5
);
  assign id_1 = id_4;
  logic id_6 = id_5;
  logic id_7;
  logic id_8 = id_3[1'b0 : 1];
endmodule
