==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.46 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.52 seconds. CPU system time: 1.14 seconds. Elapsed time: 7.01 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,982 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,022 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,109 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,048 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,017 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,082 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,447 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,450 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,453 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,782 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,523 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,397 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,523 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,424 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,428 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,244 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_11' is marked as complete unroll implied by the pipeline pragma (top.cpp:82:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:62:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_11' (top.cpp:82:20) in function 'top_kernel' completely with a factor of 8 (top.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_7' (top.cpp:62:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'row_buf': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:25:12)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:32:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:33:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=2' for array 'C' due to pipeline pragma (top.cpp:81:9)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 2. (top.cpp:13:12)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_15_1'(top.cpp:15:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:15:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_90_12'(top.cpp:90:23) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:90:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.45 seconds. CPU system time: 1.09 seconds. Elapsed time: 9.71 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:39:9) to (top.cpp:38:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_79_9'(top.cpp:79:22) and 'VITIS_LOOP_80_10'(top.cpp:80:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_9' (top.cpp:79:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_48_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.79 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_59_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_59_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.14 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_73_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_73_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_9_VITIS_LOOP_80_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_79_9_VITIS_LOOP_80_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_48_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_48_5' pipeline 'VITIS_LOOP_48_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_48_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_59_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_59_6' pipeline 'VITIS_LOOP_59_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_59_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.58 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_73_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_73_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.79 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10' pipeline 'VITIS_LOOP_79_9_VITIS_LOOP_80_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_C_1_37_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_row_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.73 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.28 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.97 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.42 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:38; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:52; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:17:33; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.47 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.31 seconds. CPU system time: 1.2 seconds. Elapsed time: 6.65 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,992 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,412 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 735 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 689 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 670 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,417 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,960 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,963 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,966 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,295 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,036 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,910 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,964 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,925 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,929 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,760 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_12' is marked as complete unroll implied by the pipeline pragma (top.cpp:105:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_9' is marked as complete unroll implied by the pipeline pragma (top.cpp:94:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:81:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_12' (top.cpp:105:21) in function 'top_kernel' completely with a factor of 4 (top.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_9' (top.cpp:94:19) in function 'top_kernel' completely with a factor of 4 (top.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_7' (top.cpp:81:19) in function 'top_kernel' completely with a factor of 4 (top.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 4 on dimension 2. (top.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'row_buf': Cyclic partitioning with factor 4 on dimension 1. (top.cpp:41:12)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:50:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:51:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'C' due to pipeline pragma (top.cpp:104:9)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 2 on dimension 2. (top.cpp:30:12)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_33_1'(top.cpp:33:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:33:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_114_13'(top.cpp:114:24) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:114:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.96 seconds. CPU system time: 1.13 seconds. Elapsed time: 9.65 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:57:9) to (top.cpp:56:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_1'(top.cpp:33:22) and 'VITIS_LOOP_34_2'(top.cpp:34:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_102_10'(top.cpp:102:24) and 'VITIS_LOOP_103_11'(top.cpp:103:28) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_114_13'(top.cpp:114:24) and 'VITIS_LOOP_115_14'(top.cpp:115:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (top.cpp:33:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_10' (top.cpp:102:24) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_13' (top.cpp:114:24) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.35 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.77 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_67_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_78_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_78_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_92_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_92_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_10_VITIS_LOOP_103_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_10_VITIS_LOOP_103_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_13_VITIS_LOOP_115_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_114_13_VITIS_LOOP_115_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2' pipeline 'VITIS_LOOP_33_1_VITIS_LOOP_34_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_67_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_67_5' pipeline 'VITIS_LOOP_67_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_67_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_78_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_78_6' pipeline 'VITIS_LOOP_78_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_78_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_92_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_92_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.68 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11' pipeline 'VITIS_LOOP_102_10_VITIS_LOOP_103_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14' pipeline 'VITIS_LOOP_114_13_VITIS_LOOP_115_14' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_C_1_36_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_row_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.66 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.96 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.26 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:37; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:42; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:16:56; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.54 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.64 seconds. CPU system time: 1.33 seconds. Elapsed time: 7.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,687 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,363 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,305 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 947 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 926 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,627 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,062 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,065 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,068 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,397 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,138 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,012 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,012 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,012 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,016 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,040 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_9' is marked as complete unroll implied by the pipeline pragma (top.cpp:96:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:81:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:69:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_9' (top.cpp:96:26) in function 'top_kernel' completely with a factor of 2 (top.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_7' (top.cpp:81:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_5' (top.cpp:69:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C': Cyclic partitioning with factor 2 on dimension 2. (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:32:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:33:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_44_2'(top.cpp:44:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:44:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_104_10'(top.cpp:104:24) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:104:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.43 seconds. CPU system time: 1.17 seconds. Elapsed time: 10.21 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:39:9) to (top.cpp:38:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:61:9) to (top.cpp:74:24) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_44_2'(top.cpp:44:22) and 'VITIS_LOOP_46_3'(top.cpp:46:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_10'(top.cpp:104:24) and 'VITIS_LOOP_105_11'(top.cpp:105:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (top.cpp:44:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_10' (top.cpp:104:24) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:32).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:32).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.5 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_60_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_79_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_79_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_91_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_10_VITIS_LOOP_105_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_104_10_VITIS_LOOP_105_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_60_4' pipeline 'VITIS_LOOP_60_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_60_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_79_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_79_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_91_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_91_8' pipeline 'VITIS_LOOP_91_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_91_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11' pipeline 'VITIS_LOOP_104_10_VITIS_LOOP_105_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.71 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.03 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.32 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:38; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:41; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:17:53; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.48 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.24 seconds. CPU system time: 1.17 seconds. Elapsed time: 6.54 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,652 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,259 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,236 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 879 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,499 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,981 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,984 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,987 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,316 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,057 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,931 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,931 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,931 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,935 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,955 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:78:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:66:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_7' (top.cpp:78:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (top.cpp:66:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:29:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:30:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_41_2'(top.cpp:41:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:41:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_87_8'(top.cpp:87:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:87:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.04 seconds. CPU system time: 1.17 seconds. Elapsed time: 10.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:36:9) to (top.cpp:35:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:58:9) to (top.cpp:71:24) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(top.cpp:41:22) and 'VITIS_LOOP_43_3'(top.cpp:43:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_87_8'(top.cpp:87:22) and 'VITIS_LOOP_88_9'(top.cpp:88:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (top.cpp:41:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_8' (top.cpp:87:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:29).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.47 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_76_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_87_8_VITIS_LOOP_88_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_57_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_57_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_76_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_76_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.99 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline 'VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.92 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.9 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.39 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:36; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:39; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:17:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.45 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.42 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.21 seconds. CPU system time: 1.22 seconds. Elapsed time: 6.87 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,652 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,259 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,236 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 879 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,499 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,981 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,984 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,987 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,316 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,057 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,931 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,931 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,931 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,935 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,955 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:78:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:66:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_7' (top.cpp:78:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (top.cpp:66:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:29:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:30:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_41_2'(top.cpp:41:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:41:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_87_8'(top.cpp:87:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:87:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.95 seconds. CPU system time: 1.18 seconds. Elapsed time: 11.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:36:9) to (top.cpp:35:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:58:9) to (top.cpp:71:24) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(top.cpp:41:22) and 'VITIS_LOOP_43_3'(top.cpp:43:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_87_8'(top.cpp:87:22) and 'VITIS_LOOP_88_9'(top.cpp:88:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (top.cpp:41:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_8' (top.cpp:87:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:29).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.5 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.56 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.57 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_76_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_87_8_VITIS_LOOP_88_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_57_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_57_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_76_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_76_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.9 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline 'VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.57 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.85 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.28 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:38; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:36; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:18:14; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=0
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.compile.pipeline_loops=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.unroll.tripcount_threshold=0' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg(12)
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.4 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.09 seconds. CPU system time: 1.19 seconds. Elapsed time: 6.51 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,662 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,342 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,288 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 929 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 908 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,558 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,027 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,032 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,036 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,364 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,103 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,977 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,977 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,977 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,981 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,999 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_10' is marked as complete unroll implied by the pipeline pragma (top.cpp:91:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:78:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:66:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_10' (top.cpp:91:20) in function 'top_kernel' completely with a factor of 2 (top.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_7' (top.cpp:78:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (top.cpp:66:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:29:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:30:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_41_2'(top.cpp:41:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:41:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_88_8'(top.cpp:88:22) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:88:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.63 seconds. CPU system time: 0.99 seconds. Elapsed time: 9.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:36:9) to (top.cpp:35:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:58:9) to (top.cpp:71:24) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(top.cpp:41:22) and 'VITIS_LOOP_43_3'(top.cpp:43:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_88_8'(top.cpp:88:22) and 'VITIS_LOOP_89_9'(top.cpp:89:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (top.cpp:41:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_8' (top.cpp:88:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:29).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:29).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.7 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_76_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_8_VITIS_LOOP_89_9'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9' (loop 'VITIS_LOOP_88_8_VITIS_LOOP_89_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('C_addr_write_ln89', top.cpp:89) on port 'C' (top.cpp:89) and bus write operation ('C_addr_write_ln89', top.cpp:89) on port 'C' (top.cpp:89).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'VITIS_LOOP_88_8_VITIS_LOOP_89_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_57_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_57_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_76_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_76_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.8 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9' pipeline 'VITIS_LOOP_88_8_VITIS_LOOP_89_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_6_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.56 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.94 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.03 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.44 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:36; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:41; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:16:36; Allocated memory: 0.000 MB.
