Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 23 16:51:32 2019
| Host         : DESKTOP-4DRNDB9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zndh_control_sets_placed.rpt
| Design       : zndh
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      8 |            4 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              54 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             105 |           33 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[1]_i_1_n_0  | rst_n_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[5]_i_1_n_0  | rst_n_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[7]_i_1_n_0  | rst_n_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[3]_i_1_n_0  | rst_n_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[2]_i_1_n_0  | rst_n_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[6]_i_1_n_0  | rst_n_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[0]_i_1_n_0  | rst_n_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[4]_i_1_n_0  | rst_n_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_data_valid01_out | rst_n_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG | uart_rx_inst/E[0]                | rst_n_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_data_reg[0]_0[0] | rst_n_IBUF       |                4 |              8 |
|  clk_IBUF_BUFG | uart_tx_inst/tx_data_latch0      | rst_n_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG |                                  | rst_n_IBUF       |               18 |             54 |
|  clk_IBUF_BUFG | timer[0]_i_1_n_0                 | rst_n_IBUF       |               17 |             65 |
+----------------+----------------------------------+------------------+------------------+----------------+


