[2025-09-16 23:51:37] START suite=qualcomm_srv trace=srv522_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv522_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2642417 heartbeat IPC: 3.784 cumulative IPC: 3.784 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5054292 heartbeat IPC: 4.146 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5054292 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5054292 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14406313 heartbeat IPC: 1.069 cumulative IPC: 1.069 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23648080 heartbeat IPC: 1.082 cumulative IPC: 1.076 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 32853395 heartbeat IPC: 1.086 cumulative IPC: 1.079 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 42123274 heartbeat IPC: 1.079 cumulative IPC: 1.079 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 51309070 heartbeat IPC: 1.089 cumulative IPC: 1.081 (Simulation time: 00 hr 07 min 19 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 60584395 heartbeat IPC: 1.078 cumulative IPC: 1.08 (Simulation time: 00 hr 08 min 25 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 69836743 heartbeat IPC: 1.081 cumulative IPC: 1.081 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 79132523 heartbeat IPC: 1.076 cumulative IPC: 1.08 (Simulation time: 00 hr 10 min 34 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv522_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 88369527 heartbeat IPC: 1.083 cumulative IPC: 1.08 (Simulation time: 00 hr 11 min 38 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 92621963 cumulative IPC: 1.08 (Simulation time: 00 hr 12 min 44 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 92621963 cumulative IPC: 1.08 (Simulation time: 00 hr 12 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv522_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08 instructions: 100000002 cycles: 92621963
CPU 0 Branch Prediction Accuracy: 90.73% MPKI: 16.3 Average ROB Occupancy at Mispredict: 25.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.378
BRANCH_INDIRECT: 0.4158
BRANCH_CONDITIONAL: 13.37
BRANCH_DIRECT_CALL: 0.9129
BRANCH_INDIRECT_CALL: 0.6009
BRANCH_RETURN: 0.6261


====Backend Stall Breakdown====
ROB_STALL: 135892
LQ_STALL: 0
SQ_STALL: 513080


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 119.83721
REPLAY_LOAD: 113.19118
NON_REPLAY_LOAD: 22.751848

== Total ==
ADDR_TRANS: 5153
REPLAY_LOAD: 7697
NON_REPLAY_LOAD: 123042

== Counts ==
ADDR_TRANS: 43
REPLAY_LOAD: 68
NON_REPLAY_LOAD: 5408

cpu0->cpu0_STLB TOTAL        ACCESS:    1875429 HIT:    1870485 MISS:       4944 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1875429 HIT:    1870485 MISS:       4944 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 197.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8301551 HIT:    7071251 MISS:    1230300 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6746649 HIT:    5733058 MISS:    1013591 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     557421 HIT:     378129 MISS:     179292 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     988576 HIT:     959016 MISS:      29560 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8905 HIT:       1048 MISS:       7857 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.22 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15022450 HIT:    8066083 MISS:    6956367 MSHR_MERGE:    1629970
cpu0->cpu0_L1I LOAD         ACCESS:   15022450 HIT:    8066083 MISS:    6956367 MSHR_MERGE:    1629970
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.37 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30507764 HIT:   27034413 MISS:    3473351 MSHR_MERGE:    1486763
cpu0->cpu0_L1D LOAD         ACCESS:   17157183 HIT:   15365816 MISS:    1791367 MSHR_MERGE:     371114
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13340491 HIT:   11667514 MISS:    1672977 MSHR_MERGE:    1115547
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10090 HIT:       1083 MISS:       9007 MSHR_MERGE:        102
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.22 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12467049 HIT:   10556369 MISS:    1910680 MSHR_MERGE:     957776
cpu0->cpu0_ITLB LOAD         ACCESS:   12467049 HIT:   10556369 MISS:    1910680 MSHR_MERGE:     957776
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.104 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28930524 HIT:   27701479 MISS:    1229045 MSHR_MERGE:     306521
cpu0->cpu0_DTLB LOAD         ACCESS:   28930524 HIT:   27701479 MISS:    1229045 MSHR_MERGE:     306521
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.955 cycles
cpu0->LLC TOTAL        ACCESS:    1487464 HIT:    1435163 MISS:      52301 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1013591 HIT:     994253 MISS:      19338 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     179292 HIT:     150665 MISS:      28627 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     286724 HIT:     286487 MISS:        237 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7857 HIT:       3758 MISS:       4099 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3393
  ROW_BUFFER_MISS:      48663
  AVG DBUS CONGESTED CYCLE: 3.43
Channel 0 WQ ROW_BUFFER_HIT:        900
  ROW_BUFFER_MISS:      21129
  FULL:          0
Channel 0 REFRESHES ISSUED:       7718

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       522093       416521        95633         2444
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          214          442          280
  STLB miss resolved @ L2C                0          108          192          278           91
  STLB miss resolved @ LLC                0          200          397         1697          701
  STLB miss resolved @ MEM                0            1          379         2270         2163

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             160563        52176      1248263       161313          364
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          147          164           35
  STLB miss resolved @ L2C                0          125          354          215            7
  STLB miss resolved @ LLC                0           89          449          588           70
  STLB miss resolved @ MEM                0            0          106          253           95
[2025-09-17 00:04:22] END   suite=qualcomm_srv trace=srv522_ap (rc=0)
