OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      38300.4 u
average displacement        1.2 u
max displacement            7.7 u
original HPWL          197145.6 u
legalized HPWL         233946.3 u
delta HPWL                   19 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 30942 cells, 365 terminals, 30964 edges and 97401 pins.
[INFO DPO-0109] Network stats: inst 31307, edges 30964, pins 97401
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 1105 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 30202 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4180, 5600) - (695780, 694400)
[INFO DPO-0310] Assigned 30202 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 4.717351e+08.
[INFO DPO-0302] End of matching; objective is 4.695002e+08, improvement is 0.47 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 4.511985e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 4.471151e+08.
[INFO DPO-0307] End of global swaps; objective is 4.471151e+08, improvement is 4.77 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 4.446710e+08.
[INFO DPO-0309] End of vertical swaps; objective is 4.446710e+08, improvement is 0.55 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 4.418992e+08.
[INFO DPO-0305] End of reordering; objective is 4.418992e+08, improvement is 0.62 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 604040 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 604040, swaps 95180, moves 158276 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.354142e+08, Scratch cost 4.275727e+08, Incremental cost 4.275727e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.275727e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.80 percent.
[INFO DPO-0332] End of pass, Generator displacement called 604040 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1208080, swaps 187056, moves 317031 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.275727e+08, Scratch cost 4.245936e+08, Incremental cost 4.245936e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.245936e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.70 percent.
[INFO DPO-0328] End of random improver; improvement is 2.485139 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 15059 cell orientations for row compatibility.
[INFO DPO-0383] Performed 9532 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.236871e+08, improvement is 1.71 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           233946.3 u
Final HPWL              208837.5 u
Delta HPWL                 -10.7 %

[INFO DPL-0020] Mirrored 677 instances
[INFO DPL-0021] HPWL before          208837.5 u
[INFO DPL-0022] HPWL after           208769.2 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2407_/G ^
   0.46
gen_encoder_units[0].encoder_unit/_410_/CK ^
   0.00      0.00       0.46


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_438_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.15                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.02    0.32 ^ input258/Z (BUF_X32)
    83  245.18                           net258 (net)
                  0.07    0.06    0.38 ^ gen_encoder_units[1].encoder_unit/_438_/RN (DFFR_X1)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/_438_/CK (DFFR_X1)
                          0.27    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2403_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2369_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2403_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2403_/Q (DLL_X1)
     1    1.05                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[7].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2369_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2369_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/_424_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_425_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[3].encoder_unit/_424_/CK (DFFR_X1)
                  0.01    0.07    0.07 ^ gen_encoder_units[3].encoder_unit/_424_/QN (DFFR_X1)
     2    2.74                           gen_encoder_units[3].encoder_unit/_001_ (net)
                  0.01    0.00    0.07 ^ gen_encoder_units[3].encoder_unit/_353_/A2 (OR2_X1)
                  0.01    0.03    0.09 ^ gen_encoder_units[3].encoder_unit/_353_/ZN (OR2_X1)
     1    1.97                           gen_encoder_units[3].encoder_unit/_105_ (net)
                  0.01    0.00    0.09 ^ gen_encoder_units[3].encoder_unit/_354_/A (INV_X1)
                  0.00    0.01    0.10 v gen_encoder_units[3].encoder_unit/_354_/ZN (INV_X1)
     1    1.23                           gen_encoder_units[3].encoder_unit/k_addr_n[2] (net)
                  0.00    0.00    0.10 v gen_encoder_units[3].encoder_unit/_425_/D (DFFR_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/_425_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_478_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.15                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.02    0.32 ^ input258/Z (BUF_X32)
    83  245.18                           net258 (net)
                  0.06    0.04    0.36 ^ max_length542/A (BUF_X32)
                  0.01    0.03    0.39 ^ max_length542/Z (BUF_X32)
   111  325.57                           net542 (net)
                  0.16    0.13    0.53 ^ max_length540/A (BUF_X32)
                  0.01    0.03    0.56 ^ max_length540/Z (BUF_X32)
   117  282.94                           net540 (net)
                  0.19    0.15    0.71 ^ gen_encoder_units[0].encoder_unit/_478_/RN (DFFR_X1)
                                  0.71   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[0].encoder_unit/_478_/CK (DFFR_X1)
                          0.02    3.02   library recovery time
                                  3.02   data required time
-----------------------------------------------------------------------------
                                  3.02   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  2.31   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_/GN (DLL_X1)
                  0.01    0.07    1.57 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_/Q (DLL_X1)
     1    3.19                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    1.57 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_150_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2867_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_150_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_150_/Q (DFFR_X2)
    70  121.61                           gen_encoder_units[2].encoder_unit/threshold_memory/wdata_a_q[7] (net)
                  0.13    0.02    0.26 ^ max_cap439/A (BUF_X16)
                  0.02    0.04    0.30 ^ max_cap439/Z (BUF_X16)
    60   96.04                           net439 (net)
                  0.04    0.03    0.32 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2867_/D (DLH_X1)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2867_/G (DLH_X1)
                          0.32    0.32   time borrowed from endpoint
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.48
actual time borrow                      0.32
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_478_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.15                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.02    0.32 ^ input258/Z (BUF_X32)
    83  245.18                           net258 (net)
                  0.06    0.04    0.36 ^ max_length542/A (BUF_X32)
                  0.01    0.03    0.39 ^ max_length542/Z (BUF_X32)
   111  325.57                           net542 (net)
                  0.16    0.13    0.53 ^ max_length540/A (BUF_X32)
                  0.01    0.03    0.56 ^ max_length540/Z (BUF_X32)
   117  282.94                           net540 (net)
                  0.19    0.15    0.71 ^ gen_encoder_units[0].encoder_unit/_478_/RN (DFFR_X1)
                                  0.71   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[0].encoder_unit/_478_/CK (DFFR_X1)
                          0.02    3.02   library recovery time
                                  3.02   data required time
-----------------------------------------------------------------------------
                                  3.02   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  2.31   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_/GN (DLL_X1)
                  0.01    0.07    1.57 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2947_/Q (DLL_X1)
     1    3.19                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    1.57 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2402_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_150_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2867_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_150_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_150_/Q (DFFR_X2)
    70  121.61                           gen_encoder_units[2].encoder_unit/threshold_memory/wdata_a_q[7] (net)
                  0.13    0.02    0.26 ^ max_cap439/A (BUF_X16)
                  0.02    0.04    0.30 ^ max_cap439/Z (BUF_X16)
    60   96.04                           net439 (net)
                  0.04    0.03    0.32 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2867_/D (DLH_X1)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2867_/G (DLH_X1)
                          0.32    0.32   time borrowed from endpoint
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.48
actual time borrow                      0.32
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_encoder_units[1].encoder_unit/threshold_memory/_154_/Q  120.85  129.36   -8.51 (VIOLATED)
gen_encoder_units[2].encoder_unit/threshold_memory/_144_/Q  120.85  124.22   -3.37 (VIOLATED)
gen_encoder_units[1].encoder_unit/threshold_memory/_149_/Q  120.85  123.96   -3.11 (VIOLATED)
gen_encoder_units[1].encoder_unit/threshold_memory/_146_/Q  120.85  122.26   -1.41 (VIOLATED)
gen_encoder_units[0].encoder_unit/_353_/ZN   52.03   53.22   -1.18 (VIOLATED)
gen_encoder_units[3].encoder_unit/threshold_memory/_148_/Q  120.85  121.73   -0.88 (VIOLATED)
gen_encoder_units[2].encoder_unit/threshold_memory/_150_/Q  120.85  121.61   -0.76 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_153_/Q  120.85  121.47   -0.62 (VIOLATED)
gen_encoder_units[1].encoder_unit/threshold_memory/_144_/Q  120.85  121.45   -0.60 (VIOLATED)
gen_encoder_units[1].encoder_unit/threshold_memory/_147_/Q  120.85  121.37   -0.52 (VIOLATED)
gen_encoder_units[1].encoder_unit/_357_/ZN   52.03   52.20   -0.17 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06206652149558067

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3126

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-8.507883071899414

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0704

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 11

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.3243

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.09e-02   6.91e-04   2.97e-04   1.19e-02  54.8%
Combinational          1.91e-03   7.39e-03   5.05e-04   9.81e-03  45.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.28e-02   8.08e-03   8.02e-04   2.17e-02 100.0%
                          59.0%      37.3%       3.7%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 46646 u^2 39% utilization.

Elapsed time: 0:28.83[h:]min:sec. CPU time: user 28.66 sys 0.16 (99%). Peak memory: 274680KB.
