# Copyright (c) 2021 Xilinx, Inc.  All rights reserved.
# SPDX-License-Identifier: MIT
%YAML 1.2
---
title: Bindings for QSPIPS controller

maintainers:
  - Naga Sureshkumar Relli <naga.sureshkumar.relli@xilinx.com>

type: driver

properties:
  compatible:
    OneOf:
      - items:
        - enum:
          - xlnx,zynq-qspi-1.0
  reg:
    description: Physical base address and size of the controller register map
  xlnx,clock-freq:
    description: Input clock frequency
  dma-coherent:
    description: Present if dma operations are coherent
    type: boolean

config:
    - XQspiPs_Config 
 
required:
    - compatible
    - reg
    - xlnx,clock-freq
    - xlnx,connection-mode
    - xlnx,bus-width
    - interrupts 
    - interrupt-parent
...
