{"index": 147, "svad": "This property verifies that the signal sfr_ex is reset to the value 32'h0 one clock cycle after the reset signal grst becomes active.\n\nThe verification is triggered whenever the reset signal grst transitions to 1 at a positive edge of the clock gclk. When this occurs, the property requires that on the very next clock cycle (after exactly one clock period of gclk), the signal sfr_ex must equal 32'h0.\n\nThe property is disabled and not checked when grst is 0. The entire verification occurs synchronously with the positive edge of the clock signal gclk.", "reference_sva": "property p_sfr_ex_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 sfr_ex == 32'h0;\nendproperty\nassert_p_sfr_ex_reset: assert property (p_sfr_ex_reset) else $error(\"Assertion failed: sfr_ex is not 32'h0 one cycle after grst is asserted\");", "generated_sva": "property sfr_ex_reset_check;\n  @(posedge gclk) disable iff (!grst)\n  $rose(grst) |=> (sfr_ex == 32'h0);\nendproperty\n\nassert property (sfr_ex_reset_check);", "relationship": "reference_implies_generated", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_sfr_ex_reset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `h0`, `sfr_ex`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `grst == 1`\n    * Response condition: `##1 sfr_ex == 32'h0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `grst == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 sfr_ex == 32'h0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 0)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) grst == 1 |-> ##1 sfr_ex == 32'h0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_sfr_ex_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 sfr_ex == 32'h0;\nendproperty\nassert_p_sfr_ex_reset: assert property (p_sfr_ex_reset) else $error(\"Assertion failed: sfr_ex is not 32'h0 one cycle after grst is asserted\");\n```\n\n**Summary:**\nProperty `p_sfr_ex_reset` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 35.62036919593811, "verification_time": 0.007147550582885742, "from_cache": false}