<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element alt_vip_itc_0
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element alt_vip_vfr_0
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element alt_vip_vfr_0.avalon_slave
   {
      datum baseAddress
      {
         value = "33562624";
         type = "String";
      }
   }
   element analog1_x
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
   }
   element analog1_x.s1
   {
      datum baseAddress
      {
         value = "33562896";
         type = "String";
      }
   }
   element analog1_y
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
   }
   element analog1_y.s1
   {
      datum baseAddress
      {
         value = "33562880";
         type = "String";
      }
   }
   element analog2_x
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
   }
   element analog2_x.s1
   {
      datum baseAddress
      {
         value = "33562864";
         type = "String";
      }
   }
   element analog2_y
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
   }
   element analog2_y.s1
   {
      datum baseAddress
      {
         value = "33562848";
         type = "String";
      }
   }
   element boton_a
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
   }
   element boton_a.s1
   {
      datum baseAddress
      {
         value = "33563056";
         type = "String";
      }
   }
   element boton_b
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
   }
   element boton_b.s1
   {
      datum baseAddress
      {
         value = "33563040";
         type = "String";
      }
   }
   element boton_down
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
   }
   element boton_down.s1
   {
      datum baseAddress
      {
         value = "33562944";
         type = "String";
      }
   }
   element boton_l
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
   }
   element boton_l.s1
   {
      datum baseAddress
      {
         value = "33562992";
         type = "String";
      }
   }
   element boton_left
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
   }
   element boton_left.s1
   {
      datum baseAddress
      {
         value = "33562928";
         type = "String";
      }
   }
   element boton_r
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element boton_r.s1
   {
      datum baseAddress
      {
         value = "33562976";
         type = "String";
      }
   }
   element boton_right
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
   }
   element boton_right.s1
   {
      datum baseAddress
      {
         value = "33562912";
         type = "String";
      }
   }
   element boton_up
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
   }
   element boton_up.s1
   {
      datum baseAddress
      {
         value = "33562960";
         type = "String";
      }
   }
   element boton_x
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
   }
   element boton_x.s1
   {
      datum baseAddress
      {
         value = "33563024";
         type = "String";
      }
   }
   element boton_y
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
   }
   element boton_y.s1
   {
      datum baseAddress
      {
         value = "33563008";
         type = "String";
      }
   }
   element clk_sys
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element cpu
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element cpu.jtag_debug_module
   {
      datum baseAddress
      {
         value = "33558528";
         type = "String";
      }
   }
   element cx
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element cx.s1
   {
      datum baseAddress
      {
         value = "67117392";
         type = "String";
      }
   }
   element cy
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element cy.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "67117376";
         type = "String";
      }
   }
   element epcs
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element epcs.epcs_control_port
   {
      datum baseAddress
      {
         value = "33560576";
         type = "String";
      }
   }
   element f_engine
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element f_engine.frac_cpu
   {
      datum baseAddress
      {
         value = "33563120";
         type = "String";
      }
   }
   element frac_start
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element frac_start.s1
   {
      datum baseAddress
      {
         value = "67117408";
         type = "String";
      }
   }
   element idler
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element idler.s1
   {
      datum baseAddress
      {
         value = "67117328";
         type = "String";
      }
   }
   element iter_sig
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
   element iter_sig.s1
   {
      datum baseAddress
      {
         value = "67117344";
         type = "String";
      }
   }
   element jtag_uart
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element jtag_uart.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "33563144";
         type = "String";
      }
   }
   element max_it
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element max_it.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "67117360";
         type = "String";
      }
   }
   element pio_led_green
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element pio_led_green.s1
   {
      datum baseAddress
      {
         value = "33562784";
         type = "String";
      }
   }
   element pio_sw
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element pio_sw.s1
   {
      datum baseAddress
      {
         value = "33563104";
         type = "String";
      }
   }
   element sdram
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{output_language=VERILOG, output_directory=C:\\FPGAs\\DE0_NANO_SD_card}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sdram.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element sysid
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sysid.control_slave
   {
      datum baseAddress
      {
         value = "33563136";
         type = "String";
      }
   }
   element timer_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element timer_0.s1
   {
      datum baseAddress
      {
         value = "33562816";
         type = "String";
      }
   }
   element touch_panel_busy
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element touch_panel_busy.s1
   {
      datum baseAddress
      {
         value = "33563088";
         type = "String";
      }
   }
   element touch_panel_penirq_n
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element touch_panel_penirq_n.s1
   {
      datum baseAddress
      {
         value = "33563072";
         type = "String";
      }
   }
   element touch_panel_spi
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element touch_panel_spi.spi_control_port
   {
      datum baseAddress
      {
         value = "33562752";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="AUTO" />
 <parameter name="device" value="EP4CE22F17C6" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="4" />
 <parameter name="projectName" value="PROYECT_FINAL.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="alt_vip_itc_0_clocked_video"
   internal="alt_vip_itc_0.clocked_video"
   type="conduit"
   dir="end" />
 <interface
   name="analog1_x"
   internal="analog1_x.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="analog1_y"
   internal="analog1_y.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="analog2_x"
   internal="analog2_x.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="analog2_y"
   internal="analog2_y.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="boton_a"
   internal="boton_a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="boton_b"
   internal="boton_b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="boton_down"
   internal="boton_down.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="boton_l"
   internal="boton_l.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="boton_left"
   internal="boton_left.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="boton_r"
   internal="boton_r.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="boton_right"
   internal="boton_right.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="boton_up"
   internal="boton_up.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="boton_x"
   internal="boton_x.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="boton_y"
   internal="boton_y.external_connection"
   type="conduit"
   dir="end" />
 <interface name="clk" internal="clk_sys.clk_in" type="clock" dir="end" />
 <interface name="cx" internal="cx.external_connection" />
 <interface name="cy" internal="cy.external_connection" />
 <interface name="epcs" internal="epcs.external" type="conduit" dir="end" />
 <interface name="frac_start" internal="frac_start.external_connection" />
 <interface name="idler" internal="idler.external_connection" />
 <interface name="iter_sig" internal="iter_sig.external_connection" />
 <interface name="max_it" internal="max_it.external_connection" />
 <interface
   name="pio_led_green"
   internal="pio_led_green.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pio_sw"
   internal="pio_sw.external_connection"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk_sys.clk_in_reset" type="reset" dir="end" />
 <interface name="sdram" internal="sdram.wire" type="conduit" dir="end" />
 <interface
   name="touch_panel_busy"
   internal="touch_panel_busy.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="touch_panel_penirq_n"
   internal="touch_panel_penirq_n.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="touch_panel_spi"
   internal="touch_panel_spi.external"
   type="conduit"
   dir="end" />
 <module name="alt_vip_itc_0" kind="alt_vip_itc" version="14.0" enabled="1">
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="ANC_LINE" value="0" />
  <parameter name="AP_LINE" value="0" />
  <parameter name="BPS" value="8" />
  <parameter name="CLOCKS_ARE_SAME" value="0" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="FAMILY" value="Cyclone IV E" />
  <parameter name="FIELD0_ANC_LINE" value="0" />
  <parameter name="FIELD0_V_BACK_PORCH" value="0" />
  <parameter name="FIELD0_V_BLANK" value="0" />
  <parameter name="FIELD0_V_FRONT_PORCH" value="0" />
  <parameter name="FIELD0_V_RISING_EDGE" value="0" />
  <parameter name="FIELD0_V_SYNC_LENGTH" value="0" />
  <parameter name="FIFO_DEPTH" value="800" />
  <parameter name="F_FALLING_EDGE" value="0" />
  <parameter name="F_RISING_EDGE" value="0" />
  <parameter name="GENERATE_SYNC" value="0" />
  <parameter name="H_ACTIVE_PIXELS" value="800" />
  <parameter name="H_BACK_PORCH" value="88" />
  <parameter name="H_BLANK" value="0" />
  <parameter name="H_FRONT_PORCH" value="40" />
  <parameter name="H_SYNC_LENGTH" value="128" />
  <parameter name="INTERLACED" value="0" />
  <parameter name="NO_OF_MODES" value="1" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="3" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="THRESHOLD" value="799" />
  <parameter name="USE_CONTROL" value="0" />
  <parameter name="USE_EMBEDDED_SYNCS" value="0" />
  <parameter name="V_ACTIVE_LINES" value="600" />
  <parameter name="V_BACK_PORCH" value="23" />
  <parameter name="V_BLANK" value="0" />
  <parameter name="V_FRONT_PORCH" value="1" />
  <parameter name="V_SYNC_LENGTH" value="4" />
 </module>
 <module name="alt_vip_vfr_0" kind="alt_vip_vfr" version="14.0" enabled="1">
  <parameter name="AUTO_CLOCK_MASTER_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="100000000" />
  <parameter name="BITS_PER_PIXEL_PER_COLOR_PLANE" value="8" />
  <parameter name="CLOCKS_ARE_SEPARATE" value="0" />
  <parameter name="FAMILY" value="Cyclone IV E" />
  <parameter name="MAX_IMAGE_HEIGHT" value="600" />
  <parameter name="MAX_IMAGE_WIDTH" value="800" />
  <parameter name="MEM_PORT_WIDTH" value="32" />
  <parameter name="NUMBER_OF_CHANNELS_IN_PARALLEL" value="3" />
  <parameter name="NUMBER_OF_CHANNELS_IN_SEQUENCE" value="1" />
  <parameter name="RMASTER_BURST_TARGET" value="32" />
  <parameter name="RMASTER_FIFO_DEPTH" value="64" />
 </module>
 <module name="analog1_x" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="analog1_y" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="analog2_x" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="analog2_y" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="boton_a" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="boton_b" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="boton_down" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="boton_l" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="boton_left" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="boton_r" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="boton_right"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="boton_up" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="boton_x" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="boton_y" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="clk_sys" kind="clock_source" version="15.0" enabled="1">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="DEASSERT" />
 </module>
 <module name="cpu" kind="altera_nios2_qsys" version="15.0" enabled="1">
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave">cpu.jtag_debug_module</parameter>
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="dataAddrWidth" value="26" />
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='sdram.s1' start='0x0' end='0x2000000' /><slave name='cpu.jtag_debug_module' start='0x2001000' end='0x2001800' /><slave name='epcs.epcs_control_port' start='0x2001800' end='0x2002000' /><slave name='alt_vip_vfr_0.avalon_slave' start='0x2002000' end='0x2002080' /><slave name='touch_panel_spi.spi_control_port' start='0x2002080' end='0x20020A0' /><slave name='pio_led_green.s1' start='0x20020A0' end='0x20020C0' /><slave name='timer_0.s1' start='0x20020C0' end='0x20020E0' /><slave name='analog2_y.s1' start='0x20020E0' end='0x20020F0' /><slave name='analog2_x.s1' start='0x20020F0' end='0x2002100' /><slave name='analog1_y.s1' start='0x2002100' end='0x2002110' /><slave name='analog1_x.s1' start='0x2002110' end='0x2002120' /><slave name='boton_right.s1' start='0x2002120' end='0x2002130' /><slave name='boton_left.s1' start='0x2002130' end='0x2002140' /><slave name='boton_down.s1' start='0x2002140' end='0x2002150' /><slave name='boton_up.s1' start='0x2002150' end='0x2002160' /><slave name='boton_r.s1' start='0x2002160' end='0x2002170' /><slave name='boton_l.s1' start='0x2002170' end='0x2002180' /><slave name='boton_y.s1' start='0x2002180' end='0x2002190' /><slave name='boton_x.s1' start='0x2002190' end='0x20021A0' /><slave name='boton_b.s1' start='0x20021A0' end='0x20021B0' /><slave name='boton_a.s1' start='0x20021B0' end='0x20021C0' /><slave name='touch_panel_penirq_n.s1' start='0x20021C0' end='0x20021D0' /><slave name='touch_panel_busy.s1' start='0x20021D0' end='0x20021E0' /><slave name='pio_sw.s1' start='0x20021E0' end='0x20021F0' /><slave name='f_engine.frac_cpu' start='0x20021F0' end='0x2002200' /><slave name='sysid.control_slave' start='0x2002200' end='0x2002208' /><slave name='jtag_uart.avalon_jtag_slave' start='0x2002208' end='0x2002210' /></address-map>]]></parameter>
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_lineSize" value="4" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="4096" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="exceptionOffset" value="3840032" />
  <parameter name="exceptionSlave" value="sdram.s1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_size" value="8192" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="impl" value="Fast" />
  <parameter name="instAddrWidth" value="26" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='sdram.s1' start='0x0' end='0x2000000' /><slave name='cpu.jtag_debug_module' start='0x2001000' end='0x2001800' /><slave name='epcs.epcs_control_port' start='0x2001800' end='0x2002000' /></address-map>]]></parameter>
  <parameter name="internalIrqMaskSystemInfo" value="29" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="muldiv_divider" value="true" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="resetOffset" value="0" />
  <parameter name="resetSlave">epcs.epcs_control_port</parameter>
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTrace_user" value="false" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="userDefinedSettings" value="" />
 </module>
 <module name="cx" kind="altera_avalon_pio" version="15.0" enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="cy" kind="altera_avalon_pio" version="15.0" enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="epcs"
   kind="altera_avalon_epcs_flash_controller"
   version="15.0"
   enabled="1">
  <parameter name="autoInitializationFileName" value="$${FILENAME}_epcs" />
  <parameter name="autoSelectASMIAtom" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="useASMIAtom" value="false" />
 </module>
 <module name="f_engine" kind="chu_avalon_frac" version="1.0" enabled="1" />
 <module name="frac_start" kind="altera_avalon_pio" version="15.0" enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="idler" kind="altera_avalon_pio" version="15.0" enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="iter_sig" kind="altera_avalon_pio" version="15.0" enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="16" />
 </module>
 <module
   name="jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="15.0"
   enabled="1">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">INTERACTIVE_ASCII_OUTPUT</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module name="max_it" kind="altera_avalon_pio" version="15.0" enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="16" />
 </module>
 <module
   name="pio_led_green"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="pio_sw" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
 </module>
 <module
   name="sdram"
   kind="altera_avalon_new_sdram_controller"
   version="15.0"
   enabled="1">
  <parameter name="TAC" value="5.5" />
  <parameter name="TMRD" value="3" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="columnWidth" value="9" />
  <parameter name="componentName" value="$${FILENAME}_sdram" />
  <parameter name="dataWidth" value="16" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="model" value="custom" />
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="rowWidth" value="13" />
 </module>
 <module
   name="sysid"
   kind="altera_avalon_sysid_qsys"
   version="15.0"
   enabled="1">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="id" value="0" />
 </module>
 <module name="timer_0" kind="altera_avalon_timer" version="15.0" enabled="1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="watchdogPulse" value="2" />
 </module>
 <module
   name="touch_panel_busy"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="touch_panel_penirq_n"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="touch_panel_spi"
   kind="altera_avalon_spi"
   version="15.0"
   enabled="1">
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clockPhase" value="0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="dataWidth" value="8" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="inputClockRate" value="100000000" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="masterSPI" value="true" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="targetClockRate" value="32000" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
 </module>
 <connection
   kind="avalon"
   version="15.0"
   start="alt_vip_vfr_0.avalon_master"
   end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002208" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="alt_vip_vfr_0.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="sysid.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="epcs.epcs_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02001800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="f_engine.frac_cpu">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x020021f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02001000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="cpu.data_master" end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="cpu.data_master" end="timer_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x020020c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="pio_led_green.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x020020a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="cpu.data_master" end="pio_sw.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x020021e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="touch_panel_busy.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x020021d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="touch_panel_penirq_n.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x020021c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="frac_start.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04002160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="cpu.data_master" end="cx.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04002150" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="cpu.data_master" end="cy.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04002140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="cpu.data_master" end="max_it.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04002130" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="iter_sig.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04002120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="cpu.data_master" end="idler.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04002110" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="cpu.data_master" end="boton_a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x020021b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="cpu.data_master" end="boton_b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x020021a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="cpu.data_master" end="boton_x.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002190" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="cpu.data_master" end="boton_y.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="cpu.data_master" end="boton_l.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002170" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="cpu.data_master" end="boton_r.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="boton_up.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002150" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="boton_down.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="boton_left.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002130" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="boton_right.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="analog1_x.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002110" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="analog1_y.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="analog2_x.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x020020f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="analog2_y.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x020020e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.data_master"
   end="touch_panel_spi.spi_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02002080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.instruction_master"
   end="epcs.epcs_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02001800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.instruction_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02001000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="cpu.instruction_master"
   end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="15.0"
   start="alt_vip_vfr_0.avalon_streaming_source"
   end="alt_vip_itc_0.din" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="cpu.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="sdram.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="sysid.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="timer_0.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_sys.clk"
   end="pio_led_green.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="pio_sw.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="epcs.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="jtag_uart.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_sys.clk"
   end="touch_panel_spi.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_sys.clk"
   end="touch_panel_busy.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_sys.clk"
   end="touch_panel_penirq_n.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="frac_start.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="cx.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="cy.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="iter_sig.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="idler.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="max_it.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="boton_a.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="boton_b.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="boton_x.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="boton_y.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="boton_l.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="boton_r.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="boton_up.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="boton_down.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="boton_left.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="boton_right.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="analog1_x.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="analog1_y.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="analog2_x.clk" />
 <connection kind="clock" version="15.0" start="clk_sys.clk" end="analog2_y.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_sys.clk"
   end="alt_vip_vfr_0.clock_master" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_sys.clk"
   end="alt_vip_vfr_0.clock_reset" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_sys.clk"
   end="f_engine.clock_reset" />
 <connection
   kind="clock"
   version="15.0"
   start="clk_sys.clk"
   end="alt_vip_itc_0.is_clk_rst" />
 <connection kind="interrupt" version="15.0" start="cpu.d_irq" end="timer_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection kind="interrupt" version="15.0" start="cpu.d_irq" end="jtag_uart.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="interrupt"
   version="15.0"
   start="cpu.d_irq"
   end="touch_panel_spi.irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="interrupt"
   version="15.0"
   start="cpu.d_irq"
   end="touch_panel_penirq_n.irq">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="alt_vip_vfr_0.clock_master_reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="alt_vip_vfr_0.clock_reset_reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="f_engine.clock_reset_reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="alt_vip_itc_0.is_clk_rst_reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="sdram.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="timer_0.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="pio_led_green.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="pio_sw.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="epcs.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="touch_panel_spi.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="touch_panel_busy.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="touch_panel_penirq_n.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="idler.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="iter_sig.reset" />
 <connection kind="reset" version="15.0" start="clk_sys.clk_reset" end="cy.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="max_it.reset" />
 <connection kind="reset" version="15.0" start="clk_sys.clk_reset" end="cx.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="frac_start.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="boton_a.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="boton_b.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="boton_x.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="boton_y.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="boton_l.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="boton_r.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="boton_up.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="boton_down.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="boton_left.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="boton_right.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="analog1_x.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="analog1_y.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="analog2_x.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="analog2_y.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk_sys.clk_reset"
   end="cpu.reset_n" />
 <connection
   kind="reset"
   version="15.0"
   start="cpu.jtag_debug_module_reset"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="cpu.jtag_debug_module_reset"
   end="sdram.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="cpu.jtag_debug_module_reset"
   end="timer_0.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="cpu.jtag_debug_module_reset"
   end="pio_led_green.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="cpu.jtag_debug_module_reset"
   end="pio_sw.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="cpu.jtag_debug_module_reset"
   end="epcs.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="cpu.jtag_debug_module_reset"
   end="cpu.reset_n" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="AUTO" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="4" />
</system>
