// Seed: 1470041945
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output supply1 id_5
);
  assign id_0 = -1 && -1;
  assign id_0 = 1;
  assign id_0 = id_4;
  assign module_1.id_11 = 0;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_19 = 32'd54,
    parameter id_20 = 32'd99,
    parameter id_28 = 32'd32,
    parameter id_6  = 32'd60
) (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input wire id_3,
    output wand id_4,
    output uwire id_5,
    input tri _id_6,
    input tri0 id_7,
    input tri id_8,
    input wire id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wire id_12,
    output wand id_13,
    input tri id_14,
    input tri0 id_15,
    output wand id_16,
    input tri0 id_17,
    output uwire id_18,
    input tri _id_19,
    output wor _id_20,
    input supply1 id_21,
    output tri id_22[1 : id_20],
    input supply1 id_23,
    input supply0 id_24,
    output wor id_25,
    input wire id_26,
    input supply0 id_27[id_19 : 1],
    input wor _id_28[-1 'b0 : -1 'h0],
    input tri0 id_29,
    input tri1 id_30,
    output tri0 id_31[id_6 : -1],
    input wire id_32,
    input supply0 id_33,
    input tri1 id_34,
    input tri1 id_35,
    output wand id_36,
    output tri id_37,
    input wire id_38,
    input uwire id_39
);
  localparam id_41 = -1;
  wire id_42;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_17,
      id_8,
      id_10,
      id_36
  );
  logic id_43;
  if (-1) assign id_4 = 1 - -1'b0 !== -1'b0;
  else wire [-1 'b0 : id_28] id_44;
endmodule
