
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    selina.ece.northwestern.edu
Date:        Wed May 15 08:00:42 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



log file: "/home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/conv/rev_1/window.srr"
Running: rev_1 in foreground

Running conv|rev_1

Running Flow: compile (Compile) on conv|rev_1
# Wed May 15 08:01:09 2024

Running Flow: compile_flow (Compile Process) on conv|rev_1
# Wed May 15 08:01:09 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on conv|rev_1
# Wed May 15 08:01:09 2024
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/conv/rev_1/synwork/window_comp.srs to /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/conv/rev_1/window.srs

compiler completed
# Wed May 15 08:01:13 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on conv|rev_1
# Wed May 15 08:01:13 2024

multi_srs_gen completed
# Wed May 15 08:01:13 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/conv/rev_1/synwork/window_mult.srs to /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/conv/rev_1/window.srs
Complete: Compile Process on conv|rev_1

Running: premap (Premap) on conv|rev_1
# Wed May 15 08:01:13 2024

premap completed with warnings
# Wed May 15 08:01:14 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on conv|rev_1

Running Flow: map (Map) on conv|rev_1
# Wed May 15 08:01:14 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on conv|rev_1
# Wed May 15 08:01:14 2024
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/conv/rev_1/synwork/window_m.srm to /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/conv/rev_1/window.srm

fpga_mapper completed with warnings
# Wed May 15 08:01:19 2024

Return Code: 1
Run Time:00h:00m:05s
Complete: Map on conv|rev_1
Complete: Logic Synthesis on conv|rev_1
0/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.prjlog file: "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srr"
Running: rev_1 in foreground

Running conv|rev_1

Running Flow: compile (Compile) on conv|rev_1
# Wed May 15 08:02:05 2024

Running Flow: compile_flow (Compile Process) on conv|rev_1
# Wed May 15 08:02:05 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on conv|rev_1
# Wed May 15 08:02:05 2024
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/convolutional_layer_comp.srs to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srs

compiler completed
# Wed May 15 08:02:09 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on conv|rev_1
# Wed May 15 08:02:09 2024

multi_srs_gen completed
# Wed May 15 08:02:09 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/convolutional_layer_mult.srs to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srs
Complete: Compile Process on conv|rev_1

Running: premap (Premap) on conv|rev_1
# Wed May 15 08:02:09 2024

premap completed with warnings
# Wed May 15 08:02:11 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on conv|rev_1

Running Flow: map (Map) on conv|rev_1
# Wed May 15 08:02:11 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on conv|rev_1
# Wed May 15 08:02:11 2024
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/convolutional_layer_m.srm to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srm

fpga_mapper completed with warnings
# Wed May 15 08:02:42 2024

Return Code: 1
Run Time:00h:00m:31s
Complete: Map on conv|rev_1
Complete: Logic Synthesis on conv|rev_1
0Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srr to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/backup/convolutional_layer.srr
log file: "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srr"
Running: rev_1 in foreground

Running conv|rev_1

Running Flow: compile (Compile) on conv|rev_1
# Wed May 15 08:03:57 2024

Running Flow: compile_flow (Compile Process) on conv|rev_1
# Wed May 15 08:03:57 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on conv|rev_1
# Wed May 15 08:03:57 2024
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/convolutional_layer_comp.srs to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srs

compiler completed
# Wed May 15 08:04:00 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on conv|rev_1
# Wed May 15 08:04:00 2024
Warning: The design file /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/convolutional_layer_mult.srs has been modified.
As a result the open design d:0 is out of date.
Continued use can yield inconsistent results.


multi_srs_gen completed
# Wed May 15 08:04:03 2024

Return Code: 0
Run Time:00h:00m:03s
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/convolutional_layer_mult.srs to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srs
Complete: Compile Process on conv|rev_1

Running: premap (Premap) on conv|rev_1
# Wed May 15 08:04:03 2024

premap completed with warnings
# Wed May 15 08:04:04 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on conv|rev_1

Running Flow: map (Map) on conv|rev_1
# Wed May 15 08:04:04 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on conv|rev_1
# Wed May 15 08:04:04 2024
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/convolutional_layer_m.srm to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srm

fpga_mapper completed with warnings
# Wed May 15 08:04:05 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on conv|rev_1
Complete: Logic Synthesis on conv|rev_1
log file: "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srr"
Running: rev_1 in foreground

Running conv|rev_1

Running Flow: compile (Compile) on conv|rev_1
# Wed May 15 08:04:05 2024

Running Flow: compile_flow (Compile Process) on conv|rev_1
# Wed May 15 08:04:05 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on conv|rev_1
# Wed May 15 08:04:05 2024

Job: "compiler" terminated with errors. Return status: 0
See log file: "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synlog/convolutional_layer_compiler.srr"
# Wed May 15 08:04:08 2024

Return Code: 0
Run Time:00h:00m:03s
Job Canceled: "compiler"
Job Flow canceled: "rev_1"
00log file: "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srr"
Running: rev_1 in foreground

Running conv|rev_1

Running Flow: compile (Compile) on conv|rev_1
# Wed May 15 08:04:09 2024

Running Flow: compile_flow (Compile Process) on conv|rev_1
# Wed May 15 08:04:09 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on conv|rev_1
# Wed May 15 08:04:09 2024

compiler completed
# Wed May 15 08:04:11 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on conv|rev_1
# Wed May 15 08:04:11 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on conv|rev_1

Running: premap (Premap) on conv|rev_1
# Wed May 15 08:04:11 2024
Up-To-Date: premap. No run necessary
Complete: Compile on conv|rev_1

Running Flow: map (Map) on conv|rev_1
# Wed May 15 08:04:11 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on conv|rev_1
# Wed May 15 08:04:11 2024
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on conv|rev_1
Complete: Logic Synthesis on conv|rev_1
0log file: "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srr"
Running: rev_1 in foreground

Running conv|rev_1

Running Flow: compile (Compile) on conv|rev_1
# Wed May 15 08:04:17 2024

Running Flow: compile_flow (Compile Process) on conv|rev_1
# Wed May 15 08:04:17 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on conv|rev_1
# Wed May 15 08:04:17 2024

compiler completed
# Wed May 15 08:04:20 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on conv|rev_1
# Wed May 15 08:04:20 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on conv|rev_1

Running: premap (Premap) on conv|rev_1
# Wed May 15 08:04:20 2024
Up-To-Date: premap. No run necessary
Complete: Compile on conv|rev_1

Running Flow: map (Map) on conv|rev_1
# Wed May 15 08:04:20 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on conv|rev_1
# Wed May 15 08:04:20 2024
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on conv|rev_1
Complete: Logic Synthesis on conv|rev_1
0log file: "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srr"
Running: rev_1 in foreground

Running conv|rev_1

Running Flow: compile (Compile) on conv|rev_1
# Wed May 15 08:04:31 2024

Running Flow: compile_flow (Compile Process) on conv|rev_1
# Wed May 15 08:04:31 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on conv|rev_1
# Wed May 15 08:04:31 2024

compiler completed
# Wed May 15 08:04:34 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on conv|rev_1
# Wed May 15 08:04:34 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on conv|rev_1

Running: premap (Premap) on conv|rev_1
# Wed May 15 08:04:34 2024
Up-To-Date: premap. No run necessary
Complete: Compile on conv|rev_1

Running Flow: map (Map) on conv|rev_1
# Wed May 15 08:04:34 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on conv|rev_1
# Wed May 15 08:04:34 2024
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on conv|rev_1
Complete: Logic Synthesis on conv|rev_1
0log file: "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srr"
Running: rev_1 in foreground

Running conv|rev_1

Running Flow: compile (Compile) on conv|rev_1
# Wed May 15 08:05:28 2024

Running Flow: compile_flow (Compile Process) on conv|rev_1
# Wed May 15 08:05:28 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on conv|rev_1
# Wed May 15 08:05:28 2024
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/convolutional_layer_comp.srs to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srs

compiler completed
# Wed May 15 08:05:32 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on conv|rev_1
# Wed May 15 08:05:32 2024

multi_srs_gen completed
# Wed May 15 08:05:32 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/convolutional_layer_mult.srs to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srs
Complete: Compile Process on conv|rev_1

Running: premap (Premap) on conv|rev_1
# Wed May 15 08:05:32 2024

premap completed with warnings
# Wed May 15 08:05:34 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on conv|rev_1

Running Flow: map (Map) on conv|rev_1
# Wed May 15 08:05:34 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on conv|rev_1
# Wed May 15 08:05:34 2024
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/convolutional_layer_m.srm to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/convolutional_layer.srm

fpga_mapper completed with warnings
# Wed May 15 08:06:05 2024

Return Code: 1
Run Time:00h:00m:31s
Complete: Map on conv|rev_1
Complete: Logic Synthesis on conv|rev_1
0exit status=0
License checkin: synplifypremierdp
