{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 23:52:23 2022 " "Info: Processing started: Thu Dec 15 23:52:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SingleCircleCPU -c SingleCircleCPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SingleCircleCPU -c SingleCircleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCircleCPU EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"SingleCircleCPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 17092 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 17093 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 17094 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "356 356 " "Critical Warning: No exact pin location assignment(s) for 356 pins of 356 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "run " "Info: Pin run not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { run } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 24 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Info: Pin pc\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Info: Pin pc\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Info: Pin pc\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Info: Pin pc\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Info: Pin pc\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Info: Pin pc\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[5] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Info: Pin pc\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[6] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Info: Pin pc\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[7] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Info: Pin pc\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[8] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Info: Pin pc\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[9] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Info: Pin pc\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[10] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Info: Pin pc\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[11] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Info: Pin pc\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[12] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Info: Pin pc\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[13] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Info: Pin pc\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[14] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Info: Pin pc\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[15] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[16\] " "Info: Pin pc\[16\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[16] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[17\] " "Info: Pin pc\[17\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[17] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[18\] " "Info: Pin pc\[18\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[18] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[19\] " "Info: Pin pc\[19\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[19] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[20\] " "Info: Pin pc\[20\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[20] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[21\] " "Info: Pin pc\[21\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[21] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[22\] " "Info: Pin pc\[22\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[22] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[23\] " "Info: Pin pc\[23\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[23] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[24\] " "Info: Pin pc\[24\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[24] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[25\] " "Info: Pin pc\[25\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[25] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[26\] " "Info: Pin pc\[26\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[26] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[27\] " "Info: Pin pc\[27\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[27] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[28\] " "Info: Pin pc\[28\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[28] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[29\] " "Info: Pin pc\[29\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { pc[29] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 28 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[0\] " "Info: Pin instru\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[1\] " "Info: Pin instru\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[2\] " "Info: Pin instru\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[3\] " "Info: Pin instru\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[4\] " "Info: Pin instru\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[5\] " "Info: Pin instru\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[5] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[6\] " "Info: Pin instru\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[6] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[7\] " "Info: Pin instru\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[7] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[8\] " "Info: Pin instru\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[8] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[9\] " "Info: Pin instru\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[9] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[10\] " "Info: Pin instru\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[10] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[11\] " "Info: Pin instru\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[11] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[12\] " "Info: Pin instru\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[12] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[13\] " "Info: Pin instru\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[13] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[14\] " "Info: Pin instru\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[14] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[15\] " "Info: Pin instru\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[15] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[16\] " "Info: Pin instru\[16\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[16] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[17\] " "Info: Pin instru\[17\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[17] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[18\] " "Info: Pin instru\[18\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[18] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[19\] " "Info: Pin instru\[19\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[19] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[20\] " "Info: Pin instru\[20\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[20] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[21\] " "Info: Pin instru\[21\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[21] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[22\] " "Info: Pin instru\[22\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[22] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[23\] " "Info: Pin instru\[23\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[23] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[24\] " "Info: Pin instru\[24\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[24] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[25\] " "Info: Pin instru\[25\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[25] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[26\] " "Info: Pin instru\[26\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[26] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[27\] " "Info: Pin instru\[27\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[27] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[28\] " "Info: Pin instru\[28\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[28] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[29\] " "Info: Pin instru\[29\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[29] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[30\] " "Info: Pin instru\[30\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[30] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instru\[31\] " "Info: Pin instru\[31\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { instru[31] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 29 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { instru[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rw\[0\] " "Info: Pin Rw\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rw[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 31 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rw\[1\] " "Info: Pin Rw\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rw[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 31 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rw\[2\] " "Info: Pin Rw\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rw[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 31 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rw\[3\] " "Info: Pin Rw\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rw[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 31 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rw\[4\] " "Info: Pin Rw\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rw[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 31 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs\[0\] " "Info: Pin Rs\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rs[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 41 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs\[1\] " "Info: Pin Rs\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rs[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 41 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs\[2\] " "Info: Pin Rs\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rs[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 41 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs\[3\] " "Info: Pin Rs\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rs[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 41 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rs\[4\] " "Info: Pin Rs\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rs[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 41 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt\[0\] " "Info: Pin Rt\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rt[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 42 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt\[1\] " "Info: Pin Rt\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rt[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 42 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt\[2\] " "Info: Pin Rt\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rt[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 42 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt\[3\] " "Info: Pin Rt\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rt[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 42 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rt\[4\] " "Info: Pin Rt\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rt[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 42 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd\[0\] " "Info: Pin Rd\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rd[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 43 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd\[1\] " "Info: Pin Rd\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rd[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 43 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd\[2\] " "Info: Pin Rd\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rd[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 43 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd\[3\] " "Info: Pin Rd\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rd[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 43 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd\[4\] " "Info: Pin Rd\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Rd[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 43 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[0\] " "Info: Pin busA\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[1\] " "Info: Pin busA\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[2\] " "Info: Pin busA\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[3\] " "Info: Pin busA\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[4\] " "Info: Pin busA\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[5\] " "Info: Pin busA\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[5] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[6\] " "Info: Pin busA\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[6] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[7\] " "Info: Pin busA\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[7] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[8\] " "Info: Pin busA\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[8] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[9\] " "Info: Pin busA\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[9] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[10\] " "Info: Pin busA\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[10] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[11\] " "Info: Pin busA\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[11] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[12\] " "Info: Pin busA\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[12] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[13\] " "Info: Pin busA\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[13] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[14\] " "Info: Pin busA\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[14] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[15\] " "Info: Pin busA\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[15] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[16\] " "Info: Pin busA\[16\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[16] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[17\] " "Info: Pin busA\[17\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[17] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[18\] " "Info: Pin busA\[18\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[18] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[19\] " "Info: Pin busA\[19\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[19] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[20\] " "Info: Pin busA\[20\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[20] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[21\] " "Info: Pin busA\[21\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[21] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[22\] " "Info: Pin busA\[22\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[22] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[23\] " "Info: Pin busA\[23\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[23] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[24\] " "Info: Pin busA\[24\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[24] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[25\] " "Info: Pin busA\[25\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[25] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[26\] " "Info: Pin busA\[26\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[26] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 316 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[27\] " "Info: Pin busA\[27\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[27] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 317 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[28\] " "Info: Pin busA\[28\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[28] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[29\] " "Info: Pin busA\[29\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[29] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[30\] " "Info: Pin busA\[30\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[30] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[31\] " "Info: Pin busA\[31\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busA[31] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 32 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[0\] " "Info: Pin busB\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[1\] " "Info: Pin busB\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[2\] " "Info: Pin busB\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[3\] " "Info: Pin busB\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[4\] " "Info: Pin busB\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 326 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[5\] " "Info: Pin busB\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[5] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[6\] " "Info: Pin busB\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[6] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[7\] " "Info: Pin busB\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[7] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 329 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[8\] " "Info: Pin busB\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[8] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 330 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[9\] " "Info: Pin busB\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[9] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[10\] " "Info: Pin busB\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[10] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[11\] " "Info: Pin busB\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[11] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[12\] " "Info: Pin busB\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[12] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[13\] " "Info: Pin busB\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[13] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[14\] " "Info: Pin busB\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[14] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[15\] " "Info: Pin busB\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[15] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[16\] " "Info: Pin busB\[16\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[16] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[17\] " "Info: Pin busB\[17\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[17] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[18\] " "Info: Pin busB\[18\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[18] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[19\] " "Info: Pin busB\[19\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[19] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[20\] " "Info: Pin busB\[20\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[20] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[21\] " "Info: Pin busB\[21\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[21] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[22\] " "Info: Pin busB\[22\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[22] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[23\] " "Info: Pin busB\[23\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[23] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[24\] " "Info: Pin busB\[24\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[24] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 346 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[25\] " "Info: Pin busB\[25\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[25] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 347 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[26\] " "Info: Pin busB\[26\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[26] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[27\] " "Info: Pin busB\[27\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[27] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[28\] " "Info: Pin busB\[28\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[28] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 350 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[29\] " "Info: Pin busB\[29\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[29] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 351 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[30\] " "Info: Pin busB\[30\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[30] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 352 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[31\] " "Info: Pin busB\[31\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busB[31] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 33 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 353 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[0\] " "Info: Pin busW\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 354 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[1\] " "Info: Pin busW\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[2\] " "Info: Pin busW\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 356 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[3\] " "Info: Pin busW\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[4\] " "Info: Pin busW\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[5\] " "Info: Pin busW\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[5] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[6\] " "Info: Pin busW\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[6] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[7\] " "Info: Pin busW\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[7] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 361 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[8\] " "Info: Pin busW\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[8] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[9\] " "Info: Pin busW\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[9] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[10\] " "Info: Pin busW\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[10] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[11\] " "Info: Pin busW\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[11] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[12\] " "Info: Pin busW\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[12] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 366 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[13\] " "Info: Pin busW\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[13] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 367 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[14\] " "Info: Pin busW\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[14] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[15\] " "Info: Pin busW\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[15] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[16\] " "Info: Pin busW\[16\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[16] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[17\] " "Info: Pin busW\[17\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[17] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[18\] " "Info: Pin busW\[18\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[18] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 372 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[19\] " "Info: Pin busW\[19\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[19] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 373 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[20\] " "Info: Pin busW\[20\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[20] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 374 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[21\] " "Info: Pin busW\[21\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[21] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 375 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[22\] " "Info: Pin busW\[22\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[22] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 376 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[23\] " "Info: Pin busW\[23\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[23] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 377 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[24\] " "Info: Pin busW\[24\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[24] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 378 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[25\] " "Info: Pin busW\[25\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[25] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[26\] " "Info: Pin busW\[26\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[26] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[27\] " "Info: Pin busW\[27\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[27] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[28\] " "Info: Pin busW\[28\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[28] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[29\] " "Info: Pin busW\[29\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[29] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[30\] " "Info: Pin busW\[30\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[30] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[31\] " "Info: Pin busW\[31\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busW[31] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 34 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[0\] " "Info: Pin DataOut\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[1\] " "Info: Pin DataOut\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[2\] " "Info: Pin DataOut\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[3\] " "Info: Pin DataOut\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 389 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[4\] " "Info: Pin DataOut\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[5\] " "Info: Pin DataOut\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[5] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[6\] " "Info: Pin DataOut\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[6] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[7\] " "Info: Pin DataOut\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[7] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[8\] " "Info: Pin DataOut\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[8] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[9\] " "Info: Pin DataOut\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[9] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[10\] " "Info: Pin DataOut\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[10] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 396 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[11\] " "Info: Pin DataOut\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[11] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[12\] " "Info: Pin DataOut\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[12] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 398 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[13\] " "Info: Pin DataOut\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[13] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[14\] " "Info: Pin DataOut\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[14] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 400 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[15\] " "Info: Pin DataOut\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[15] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 401 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[16\] " "Info: Pin DataOut\[16\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[16] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 402 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[17\] " "Info: Pin DataOut\[17\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[17] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 403 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[18\] " "Info: Pin DataOut\[18\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[18] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 404 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[19\] " "Info: Pin DataOut\[19\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[19] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 405 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[20\] " "Info: Pin DataOut\[20\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[20] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 406 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[21\] " "Info: Pin DataOut\[21\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[21] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[22\] " "Info: Pin DataOut\[22\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[22] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 408 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[23\] " "Info: Pin DataOut\[23\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[23] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 409 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[24\] " "Info: Pin DataOut\[24\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[24] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 410 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[25\] " "Info: Pin DataOut\[25\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[25] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 411 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[26\] " "Info: Pin DataOut\[26\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[26] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 412 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[27\] " "Info: Pin DataOut\[27\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[27] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 413 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[28\] " "Info: Pin DataOut\[28\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[28] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 414 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[29\] " "Info: Pin DataOut\[29\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[29] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 415 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[30\] " "Info: Pin DataOut\[30\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[30] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 416 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOut\[31\] " "Info: Pin DataOut\[31\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { DataOut[31] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 417 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[0\] " "Info: Pin busOut\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 418 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[1\] " "Info: Pin busOut\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 419 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[2\] " "Info: Pin busOut\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 420 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[3\] " "Info: Pin busOut\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 421 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[4\] " "Info: Pin busOut\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 422 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[5\] " "Info: Pin busOut\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[5] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 423 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[6\] " "Info: Pin busOut\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[6] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 424 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[7\] " "Info: Pin busOut\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[7] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 425 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[8\] " "Info: Pin busOut\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[8] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 426 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[9\] " "Info: Pin busOut\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[9] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 427 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[10\] " "Info: Pin busOut\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[10] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 428 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[11\] " "Info: Pin busOut\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[11] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 429 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[12\] " "Info: Pin busOut\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[12] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 430 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[13\] " "Info: Pin busOut\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[13] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 431 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[14\] " "Info: Pin busOut\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[14] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 432 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[15\] " "Info: Pin busOut\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[15] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 433 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[16\] " "Info: Pin busOut\[16\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[16] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 434 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[17\] " "Info: Pin busOut\[17\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[17] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 435 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[18\] " "Info: Pin busOut\[18\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[18] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 436 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[19\] " "Info: Pin busOut\[19\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[19] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 437 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[20\] " "Info: Pin busOut\[20\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[20] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 438 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[21\] " "Info: Pin busOut\[21\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[21] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 439 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[22\] " "Info: Pin busOut\[22\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[22] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 440 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[23\] " "Info: Pin busOut\[23\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[23] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 441 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[24\] " "Info: Pin busOut\[24\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[24] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 442 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[25\] " "Info: Pin busOut\[25\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[25] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 443 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[26\] " "Info: Pin busOut\[26\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[26] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 444 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[27\] " "Info: Pin busOut\[27\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[27] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 445 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[28\] " "Info: Pin busOut\[28\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[28] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 446 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[29\] " "Info: Pin busOut\[29\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[29] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 447 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[30\] " "Info: Pin busOut\[30\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[30] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busOut\[31\] " "Info: Pin busOut\[31\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { busOut[31] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 37 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { busOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 449 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[0\] " "Info: Pin Result\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 450 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[1\] " "Info: Pin Result\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 451 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[2\] " "Info: Pin Result\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 452 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[3\] " "Info: Pin Result\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 453 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[4\] " "Info: Pin Result\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 454 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[5\] " "Info: Pin Result\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[5] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 455 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[6\] " "Info: Pin Result\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[6] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 456 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[7\] " "Info: Pin Result\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[7] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 457 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[8\] " "Info: Pin Result\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[8] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 458 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[9\] " "Info: Pin Result\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[9] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 459 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[10\] " "Info: Pin Result\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[10] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 460 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[11\] " "Info: Pin Result\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[11] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 461 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[12\] " "Info: Pin Result\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[12] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 462 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[13\] " "Info: Pin Result\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[13] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 463 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[14\] " "Info: Pin Result\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[14] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 464 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[15\] " "Info: Pin Result\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[15] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 465 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[16\] " "Info: Pin Result\[16\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[16] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 466 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[17\] " "Info: Pin Result\[17\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[17] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 467 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[18\] " "Info: Pin Result\[18\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[18] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 468 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[19\] " "Info: Pin Result\[19\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[19] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 469 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[20\] " "Info: Pin Result\[20\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[20] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 470 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[21\] " "Info: Pin Result\[21\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[21] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 471 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[22\] " "Info: Pin Result\[22\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[22] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 472 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[23\] " "Info: Pin Result\[23\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[23] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 473 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[24\] " "Info: Pin Result\[24\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[24] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 474 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[25\] " "Info: Pin Result\[25\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[25] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 475 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[26\] " "Info: Pin Result\[26\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[26] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 476 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[27\] " "Info: Pin Result\[27\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[27] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 477 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[28\] " "Info: Pin Result\[28\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[28] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 478 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[29\] " "Info: Pin Result\[29\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[29] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 479 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[30\] " "Info: Pin Result\[30\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[30] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 480 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[31\] " "Info: Pin Result\[31\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Result[31] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 38 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 481 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero " "Info: Pin Zero not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { Zero } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 39 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluCtr\[0\] " "Info: Pin AluCtr\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { AluCtr[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 49 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluCtr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 482 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluCtr\[1\] " "Info: Pin AluCtr\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { AluCtr[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 49 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluCtr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 483 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluCtr\[2\] " "Info: Pin AluCtr\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { AluCtr[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 49 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluCtr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 484 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[0\] " "Info: Pin op\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { op[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 485 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[1\] " "Info: Pin op\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { op[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 486 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[2\] " "Info: Pin op\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { op[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 487 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[3\] " "Info: Pin op\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { op[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 488 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[4\] " "Info: Pin op\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { op[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 489 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[5\] " "Info: Pin op\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { op[5] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 490 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[0\] " "Info: Pin func\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { func[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 51 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { func[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[1\] " "Info: Pin func\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { func[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 51 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { func[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 492 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[2\] " "Info: Pin func\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { func[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 51 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { func[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 493 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[3\] " "Info: Pin func\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { func[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 51 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { func[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 494 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[4\] " "Info: Pin func\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { func[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 51 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { func[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 495 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[5\] " "Info: Pin func\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { func[5] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 51 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { func[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 496 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[0\] " "Info: Pin immOut\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 497 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[1\] " "Info: Pin immOut\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 498 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[2\] " "Info: Pin immOut\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 499 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[3\] " "Info: Pin immOut\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 500 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[4\] " "Info: Pin immOut\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 501 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[5\] " "Info: Pin immOut\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[5] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 502 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[6\] " "Info: Pin immOut\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[6] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 503 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[7\] " "Info: Pin immOut\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[7] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 504 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[8\] " "Info: Pin immOut\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[8] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 505 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[9\] " "Info: Pin immOut\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[9] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 506 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[10\] " "Info: Pin immOut\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[10] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 507 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[11\] " "Info: Pin immOut\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[11] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 508 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[12\] " "Info: Pin immOut\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[12] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 509 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[13\] " "Info: Pin immOut\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[13] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[14\] " "Info: Pin immOut\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[14] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[15\] " "Info: Pin immOut\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[15] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[16\] " "Info: Pin immOut\[16\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[16] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[17\] " "Info: Pin immOut\[17\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[17] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[18\] " "Info: Pin immOut\[18\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[18] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[19\] " "Info: Pin immOut\[19\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[19] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[20\] " "Info: Pin immOut\[20\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[20] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[21\] " "Info: Pin immOut\[21\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[21] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[22\] " "Info: Pin immOut\[22\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[22] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[23\] " "Info: Pin immOut\[23\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[23] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[24\] " "Info: Pin immOut\[24\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[24] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[25\] " "Info: Pin immOut\[25\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[25] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[26\] " "Info: Pin immOut\[26\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[26] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[27\] " "Info: Pin immOut\[27\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[27] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[28\] " "Info: Pin immOut\[28\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[28] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[29\] " "Info: Pin immOut\[29\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[29] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[30\] " "Info: Pin immOut\[30\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[30] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immOut\[31\] " "Info: Pin immOut\[31\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { immOut[31] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 53 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { immOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[0\] " "Info: Pin addr_mem\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[0] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[1\] " "Info: Pin addr_mem\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[1] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[2\] " "Info: Pin addr_mem\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[2] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[3\] " "Info: Pin addr_mem\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[3] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 532 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[4\] " "Info: Pin addr_mem\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[4] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 533 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[5\] " "Info: Pin addr_mem\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[5] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[6\] " "Info: Pin addr_mem\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[6] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[7\] " "Info: Pin addr_mem\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[7] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[8\] " "Info: Pin addr_mem\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[8] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[9\] " "Info: Pin addr_mem\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[9] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 538 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[10\] " "Info: Pin addr_mem\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[10] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[11\] " "Info: Pin addr_mem\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[11] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[12\] " "Info: Pin addr_mem\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[12] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[13\] " "Info: Pin addr_mem\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[13] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[14\] " "Info: Pin addr_mem\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[14] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[15\] " "Info: Pin addr_mem\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[15] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[16\] " "Info: Pin addr_mem\[16\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[16] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[17\] " "Info: Pin addr_mem\[17\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[17] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[18\] " "Info: Pin addr_mem\[18\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[18] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[19\] " "Info: Pin addr_mem\[19\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[19] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[20\] " "Info: Pin addr_mem\[20\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[20] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[21\] " "Info: Pin addr_mem\[21\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[21] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[22\] " "Info: Pin addr_mem\[22\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[22] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[23\] " "Info: Pin addr_mem\[23\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[23] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[24\] " "Info: Pin addr_mem\[24\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[24] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[25\] " "Info: Pin addr_mem\[25\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[25] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[26\] " "Info: Pin addr_mem\[26\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[26] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[27\] " "Info: Pin addr_mem\[27\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[27] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[28\] " "Info: Pin addr_mem\[28\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[28] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[29\] " "Info: Pin addr_mem\[29\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[29] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[30\] " "Info: Pin addr_mem\[30\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[30] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_mem\[31\] " "Info: Pin addr_mem\[31\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { addr_mem[31] } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 54 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_mem[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 24 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 24 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "355 unused 3.3V 1 354 0 " "Info: Number of I/O pins in group: 355 (unused VREF, 3.3V VCCIO, 1 input, 354 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Info: Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "23.841 ns register register " "Info: Estimated most critical path is register to register delay of 23.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instruction:ins\|temp4\[5\] 1 REG LAB_X54_Y23 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X54_Y23; Fanout = 25; REG Node = 'Instruction:ins\|temp4\[5\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction:ins|temp4[5] } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.150 ns) 1.082 ns Instruction:ins\|Mux14~0 2 COMB LAB_X51_Y23 2 " "Info: 2: + IC(0.932 ns) + CELL(0.150 ns) = 1.082 ns; Loc. = LAB_X51_Y23; Fanout = 2; COMB Node = 'Instruction:ins\|Mux14~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { Instruction:ins|temp4[5] Instruction:ins|Mux14~0 } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 1.647 ns Instruction:ins\|Mux14~1 3 COMB LAB_X51_Y23 123 " "Info: 3: + IC(0.290 ns) + CELL(0.275 ns) = 1.647 ns; Loc. = LAB_X51_Y23; Fanout = 123; COMB Node = 'Instruction:ins\|Mux14~1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Instruction:ins|Mux14~0 Instruction:ins|Mux14~1 } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.275 ns) 2.978 ns RegFile:regfile\|REG_Files~1248 4 COMB LAB_X47_Y27 1 " "Info: 4: + IC(1.056 ns) + CELL(0.275 ns) = 2.978 ns; Loc. = LAB_X47_Y27; Fanout = 1; COMB Node = 'RegFile:regfile\|REG_Files~1248'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { Instruction:ins|Mux14~1 RegFile:regfile|REG_Files~1248 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.271 ns) 4.298 ns RegFile:regfile\|REG_Files~1249 5 COMB LAB_X51_Y25 1 " "Info: 5: + IC(1.049 ns) + CELL(0.271 ns) = 4.298 ns; Loc. = LAB_X51_Y25; Fanout = 1; COMB Node = 'RegFile:regfile\|REG_Files~1249'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { RegFile:regfile|REG_Files~1248 RegFile:regfile|REG_Files~1249 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 5.350 ns RegFile:regfile\|REG_Files~1250 6 COMB LAB_X52_Y23 1 " "Info: 6: + IC(0.902 ns) + CELL(0.150 ns) = 5.350 ns; Loc. = LAB_X52_Y23; Fanout = 1; COMB Node = 'RegFile:regfile\|REG_Files~1250'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { RegFile:regfile|REG_Files~1249 RegFile:regfile|REG_Files~1250 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.271 ns) 6.670 ns RegFile:regfile\|REG_Files~1253 7 COMB LAB_X50_Y26 261 " "Info: 7: + IC(1.049 ns) + CELL(0.271 ns) = 6.670 ns; Loc. = LAB_X50_Y26; Fanout = 261; COMB Node = 'RegFile:regfile\|REG_Files~1253'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { RegFile:regfile|REG_Files~1250 RegFile:regfile|REG_Files~1253 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 7.235 ns ALU:alu\|concat~2 8 COMB LAB_X50_Y26 2 " "Info: 8: + IC(0.290 ns) + CELL(0.275 ns) = 7.235 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'ALU:alu\|concat~2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { RegFile:regfile|REG_Files~1253 ALU:alu|concat~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.393 ns) 8.519 ns ALU:alu\|Add0~15 9 COMB LAB_X49_Y27 2 " "Info: 9: + IC(0.891 ns) + CELL(0.393 ns) = 8.519 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'ALU:alu\|Add0~15'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { ALU:alu|concat~2 ALU:alu|Add0~15 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.590 ns ALU:alu\|Add0~17 10 COMB LAB_X49_Y27 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.590 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'ALU:alu\|Add0~17'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~15 ALU:alu|Add0~17 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 8.751 ns ALU:alu\|Add0~19 11 COMB LAB_X49_Y26 2 " "Info: 11: + IC(0.090 ns) + CELL(0.071 ns) = 8.751 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~19'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { ALU:alu|Add0~17 ALU:alu|Add0~19 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.822 ns ALU:alu\|Add0~21 12 COMB LAB_X49_Y26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.822 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~21'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~19 ALU:alu|Add0~21 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.893 ns ALU:alu\|Add0~23 13 COMB LAB_X49_Y26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.893 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~23'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~21 ALU:alu|Add0~23 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.964 ns ALU:alu\|Add0~25 14 COMB LAB_X49_Y26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.964 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~25'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~23 ALU:alu|Add0~25 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.035 ns ALU:alu\|Add0~27 15 COMB LAB_X49_Y26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 9.035 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~27'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~25 ALU:alu|Add0~27 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.106 ns ALU:alu\|Add0~29 16 COMB LAB_X49_Y26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 9.106 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~29'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~27 ALU:alu|Add0~29 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.177 ns ALU:alu\|Add0~31 17 COMB LAB_X49_Y26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 9.177 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~31'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~29 ALU:alu|Add0~31 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.248 ns ALU:alu\|Add0~33 18 COMB LAB_X49_Y26 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 9.248 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~33'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~31 ALU:alu|Add0~33 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.319 ns ALU:alu\|Add0~35 19 COMB LAB_X49_Y26 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 9.319 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~35'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~33 ALU:alu|Add0~35 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.390 ns ALU:alu\|Add0~37 20 COMB LAB_X49_Y26 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 9.390 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~37'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~35 ALU:alu|Add0~37 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.461 ns ALU:alu\|Add0~39 21 COMB LAB_X49_Y26 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 9.461 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~39'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~37 ALU:alu|Add0~39 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.532 ns ALU:alu\|Add0~41 22 COMB LAB_X49_Y26 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.532 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~41'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~39 ALU:alu|Add0~41 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.603 ns ALU:alu\|Add0~43 23 COMB LAB_X49_Y26 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.603 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~43'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~41 ALU:alu|Add0~43 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.674 ns ALU:alu\|Add0~45 24 COMB LAB_X49_Y26 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.674 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~45'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~43 ALU:alu|Add0~45 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.745 ns ALU:alu\|Add0~47 25 COMB LAB_X49_Y26 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 9.745 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~47'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~45 ALU:alu|Add0~47 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.816 ns ALU:alu\|Add0~49 26 COMB LAB_X49_Y26 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 9.816 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~49'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~47 ALU:alu|Add0~49 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 9.977 ns ALU:alu\|Add0~51 27 COMB LAB_X49_Y25 2 " "Info: 27: + IC(0.090 ns) + CELL(0.071 ns) = 9.977 ns; Loc. = LAB_X49_Y25; Fanout = 2; COMB Node = 'ALU:alu\|Add0~51'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { ALU:alu|Add0~49 ALU:alu|Add0~51 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.048 ns ALU:alu\|Add0~53 28 COMB LAB_X49_Y25 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 10.048 ns; Loc. = LAB_X49_Y25; Fanout = 2; COMB Node = 'ALU:alu\|Add0~53'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~51 ALU:alu|Add0~53 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.119 ns ALU:alu\|Add0~55 29 COMB LAB_X49_Y25 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 10.119 ns; Loc. = LAB_X49_Y25; Fanout = 2; COMB Node = 'ALU:alu\|Add0~55'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~53 ALU:alu|Add0~55 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.190 ns ALU:alu\|Add0~57 30 COMB LAB_X49_Y25 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 10.190 ns; Loc. = LAB_X49_Y25; Fanout = 2; COMB Node = 'ALU:alu\|Add0~57'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~55 ALU:alu|Add0~57 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.261 ns ALU:alu\|Add0~59 31 COMB LAB_X49_Y25 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 10.261 ns; Loc. = LAB_X49_Y25; Fanout = 2; COMB Node = 'ALU:alu\|Add0~59'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~57 ALU:alu|Add0~59 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.332 ns ALU:alu\|Add0~61 32 COMB LAB_X49_Y25 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 10.332 ns; Loc. = LAB_X49_Y25; Fanout = 2; COMB Node = 'ALU:alu\|Add0~61'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~59 ALU:alu|Add0~61 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.403 ns ALU:alu\|Add0~63 33 COMB LAB_X49_Y25 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 10.403 ns; Loc. = LAB_X49_Y25; Fanout = 2; COMB Node = 'ALU:alu\|Add0~63'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~61 ALU:alu|Add0~63 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.474 ns ALU:alu\|Add0~65 34 COMB LAB_X49_Y25 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 10.474 ns; Loc. = LAB_X49_Y25; Fanout = 1; COMB Node = 'ALU:alu\|Add0~65'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~63 ALU:alu|Add0~65 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.884 ns ALU:alu\|Add0~66 35 COMB LAB_X49_Y25 1 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 10.884 ns; Loc. = LAB_X49_Y25; Fanout = 1; COMB Node = 'ALU:alu\|Add0~66'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:alu|Add0~65 ALU:alu|Add0~66 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 11.449 ns ALU:alu\|Mux10~4 36 COMB LAB_X49_Y25 26 " "Info: 36: + IC(0.290 ns) + CELL(0.275 ns) = 11.449 ns; Loc. = LAB_X49_Y25; Fanout = 26; COMB Node = 'ALU:alu\|Mux10~4'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU:alu|Add0~66 ALU:alu|Mux10~4 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.149 ns) 13.256 ns cache:mem\|Mem~8375 37 COMB LAB_X60_Y28 60 " "Info: 37: + IC(1.658 ns) + CELL(0.149 ns) = 13.256 ns; Loc. = LAB_X60_Y28; Fanout = 60; COMB Node = 'cache:mem\|Mem~8375'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { ALU:alu|Mux10~4 cache:mem|Mem~8375 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.150 ns) 14.620 ns cache:mem\|Mem~12136 38 COMB LAB_X61_Y36 1 " "Info: 38: + IC(1.214 ns) + CELL(0.150 ns) = 14.620 ns; Loc. = LAB_X61_Y36; Fanout = 1; COMB Node = 'cache:mem\|Mem~12136'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { cache:mem|Mem~8375 cache:mem|Mem~12136 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 15.185 ns cache:mem\|Mem~12137 39 COMB LAB_X61_Y36 1 " "Info: 39: + IC(0.415 ns) + CELL(0.150 ns) = 15.185 ns; Loc. = LAB_X61_Y36; Fanout = 1; COMB Node = 'cache:mem\|Mem~12137'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cache:mem|Mem~12136 cache:mem|Mem~12137 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.419 ns) 16.515 ns cache:mem\|Mem~12142 40 COMB LAB_X57_Y32 1 " "Info: 40: + IC(0.911 ns) + CELL(0.419 ns) = 16.515 ns; Loc. = LAB_X57_Y32; Fanout = 1; COMB Node = 'cache:mem\|Mem~12142'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { cache:mem|Mem~12137 cache:mem|Mem~12142 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 17.076 ns cache:mem\|Mem~12145 41 COMB LAB_X57_Y32 1 " "Info: 41: + IC(0.290 ns) + CELL(0.271 ns) = 17.076 ns; Loc. = LAB_X57_Y32; Fanout = 1; COMB Node = 'cache:mem\|Mem~12145'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { cache:mem|Mem~12142 cache:mem|Mem~12145 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 17.641 ns cache:mem\|Mem~12146 42 COMB LAB_X57_Y32 1 " "Info: 42: + IC(0.415 ns) + CELL(0.150 ns) = 17.641 ns; Loc. = LAB_X57_Y32; Fanout = 1; COMB Node = 'cache:mem\|Mem~12146'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cache:mem|Mem~12145 cache:mem|Mem~12146 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.271 ns) 18.994 ns cache:mem\|Mem~12157 43 COMB LAB_X57_Y26 1 " "Info: 43: + IC(1.082 ns) + CELL(0.271 ns) = 18.994 ns; Loc. = LAB_X57_Y26; Fanout = 1; COMB Node = 'cache:mem\|Mem~12157'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { cache:mem|Mem~12146 cache:mem|Mem~12157 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 19.558 ns cache:mem\|Mem~12206 44 COMB LAB_X57_Y26 1 " "Info: 44: + IC(0.145 ns) + CELL(0.419 ns) = 19.558 ns; Loc. = LAB_X57_Y26; Fanout = 1; COMB Node = 'cache:mem\|Mem~12206'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { cache:mem|Mem~12157 cache:mem|Mem~12206 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 20.119 ns cache:mem\|Mem~12249 45 COMB LAB_X57_Y26 1 " "Info: 45: + IC(0.290 ns) + CELL(0.271 ns) = 20.119 ns; Loc. = LAB_X57_Y26; Fanout = 1; COMB Node = 'cache:mem\|Mem~12249'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { cache:mem|Mem~12206 cache:mem|Mem~12249 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 20.684 ns cache:mem\|Mem~12250 46 COMB LAB_X57_Y26 2 " "Info: 46: + IC(0.290 ns) + CELL(0.275 ns) = 20.684 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'cache:mem\|Mem~12250'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cache:mem|Mem~12249 cache:mem|Mem~12250 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.437 ns) 22.469 ns mux2to1:mux3\|busOut\[22\]~22 47 COMB LAB_X47_Y23 17 " "Info: 47: + IC(1.348 ns) + CELL(0.437 ns) = 22.469 ns; Loc. = LAB_X47_Y23; Fanout = 17; COMB Node = 'mux2to1:mux3\|busOut\[22\]~22'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { cache:mem|Mem~12250 mux2to1:mux3|busOut[22]~22 } "NODE_NAME" } } { "mux2to1.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/mux2to1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.084 ns) 23.841 ns RegFile:regfile\|REG_Files~118 48 REG LAB_X45_Y20 2 " "Info: 48: + IC(1.288 ns) + CELL(0.084 ns) = 23.841 ns; Loc. = LAB_X45_Y20; Fanout = 2; REG Node = 'RegFile:regfile\|REG_Files~118'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { mux2to1:mux3|busOut[22]~22 RegFile:regfile|REG_Files~118 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.566 ns ( 31.74 % ) " "Info: Total cell delay = 7.566 ns ( 31.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.275 ns ( 68.26 % ) " "Info: Total interconnect delay = 16.275 ns ( 68.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.841 ns" { Instruction:ins|temp4[5] Instruction:ins|Mux14~0 Instruction:ins|Mux14~1 RegFile:regfile|REG_Files~1248 RegFile:regfile|REG_Files~1249 RegFile:regfile|REG_Files~1250 RegFile:regfile|REG_Files~1253 ALU:alu|concat~2 ALU:alu|Add0~15 ALU:alu|Add0~17 ALU:alu|Add0~19 ALU:alu|Add0~21 ALU:alu|Add0~23 ALU:alu|Add0~25 ALU:alu|Add0~27 ALU:alu|Add0~29 ALU:alu|Add0~31 ALU:alu|Add0~33 ALU:alu|Add0~35 ALU:alu|Add0~37 ALU:alu|Add0~39 ALU:alu|Add0~41 ALU:alu|Add0~43 ALU:alu|Add0~45 ALU:alu|Add0~47 ALU:alu|Add0~49 ALU:alu|Add0~51 ALU:alu|Add0~53 ALU:alu|Add0~55 ALU:alu|Add0~57 ALU:alu|Add0~59 ALU:alu|Add0~61 ALU:alu|Add0~63 ALU:alu|Add0~65 ALU:alu|Add0~66 ALU:alu|Mux10~4 cache:mem|Mem~8375 cache:mem|Mem~12136 cache:mem|Mem~12137 cache:mem|Mem~12142 cache:mem|Mem~12145 cache:mem|Mem~12146 cache:mem|Mem~12157 cache:mem|Mem~12206 cache:mem|Mem~12249 cache:mem|Mem~12250 mux2to1:mux3|busOut[22]~22 RegFile:regfile|REG_Files~118 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Info: Average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "88 X48_Y26 X59_Y38 " "Info: Peak interconnect usage is 88% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "regional routing congestion " "Info: Fitter routing phase terminated due to predicted failure from regional routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "675 " "Info: Routing phase ended with 675 interconnect resources used by multiple signals" {  } {  } 0 0 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "93 X48_Y26 X59_Y38 " "Info: Peak interconnect usage is 93% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "moderate " "Info: The estimated likelihood of this design fitting successfully on the next attempt is moderate" {  } {  } 0 0 "The estimated likelihood of this design fitting successfully on the next attempt is %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:47 " "Info: Fitter routing operations ending: elapsed time is 00:00:47" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Info: Cannot fit design in device -- retrying with increased optimization, which can result in longer processing time" {  } { { "e:/quartus/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/" "ROUTE" } }  } 0 0 "Cannot fit design in device -- retrying with increased optimization, which can result in longer processing time" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "Info: The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 0 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:32 " "Info: Fitter placement operations ending: elapsed time is 00:01:32" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "24.320 ns register register " "Info: Estimated most critical path is register to register delay of 24.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instruction:ins\|temp4\[5\] 1 REG LAB_X5_Y25 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y25; Fanout = 25; REG Node = 'Instruction:ins\|temp4\[5\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction:ins|temp4[5] } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.150 ns) 1.114 ns Instruction:ins\|Mux12~0 2 COMB LAB_X5_Y22 2 " "Info: 2: + IC(0.964 ns) + CELL(0.150 ns) = 1.114 ns; Loc. = LAB_X5_Y22; Fanout = 2; COMB Node = 'Instruction:ins\|Mux12~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Instruction:ins|temp4[5] Instruction:ins|Mux12~0 } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.679 ns Instruction:ins\|Mux12~1 3 COMB LAB_X5_Y22 123 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 1.679 ns; Loc. = LAB_X5_Y22; Fanout = 123; COMB Node = 'Instruction:ins\|Mux12~1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Instruction:ins|Mux12~0 Instruction:ins|Mux12~1 } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.275 ns) 2.731 ns RegFile:regfile\|REG_Files~1278 4 COMB LAB_X4_Y20 1 " "Info: 4: + IC(0.777 ns) + CELL(0.275 ns) = 2.731 ns; Loc. = LAB_X4_Y20; Fanout = 1; COMB Node = 'RegFile:regfile\|REG_Files~1278'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Instruction:ins|Mux12~1 RegFile:regfile|REG_Files~1278 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.271 ns) 3.483 ns RegFile:regfile\|REG_Files~1279 5 COMB LAB_X5_Y20 1 " "Info: 5: + IC(0.481 ns) + CELL(0.271 ns) = 3.483 ns; Loc. = LAB_X5_Y20; Fanout = 1; COMB Node = 'RegFile:regfile\|REG_Files~1279'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { RegFile:regfile|REG_Files~1278 RegFile:regfile|REG_Files~1279 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 4.524 ns RegFile:regfile\|REG_Files~1280 6 COMB LAB_X4_Y19 1 " "Info: 6: + IC(0.891 ns) + CELL(0.150 ns) = 4.524 ns; Loc. = LAB_X4_Y19; Fanout = 1; COMB Node = 'RegFile:regfile\|REG_Files~1280'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { RegFile:regfile|REG_Files~1279 RegFile:regfile|REG_Files~1280 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.271 ns) 5.884 ns RegFile:regfile\|REG_Files~1283 7 COMB LAB_X5_Y11 261 " "Info: 7: + IC(1.089 ns) + CELL(0.271 ns) = 5.884 ns; Loc. = LAB_X5_Y11; Fanout = 261; COMB Node = 'RegFile:regfile\|REG_Files~1283'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { RegFile:regfile|REG_Files~1280 RegFile:regfile|REG_Files~1283 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.275 ns) 7.241 ns ALU:alu\|concat~30 8 COMB LAB_X6_Y17 2 " "Info: 8: + IC(1.082 ns) + CELL(0.275 ns) = 7.241 ns; Loc. = LAB_X6_Y17; Fanout = 2; COMB Node = 'ALU:alu\|concat~30'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { RegFile:regfile|REG_Files~1283 ALU:alu|concat~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.393 ns) 8.240 ns ALU:alu\|Add0~21 9 COMB LAB_X7_Y17 2 " "Info: 9: + IC(0.606 ns) + CELL(0.393 ns) = 8.240 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~21'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { ALU:alu|concat~30 ALU:alu|Add0~21 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.311 ns ALU:alu\|Add0~23 10 COMB LAB_X7_Y17 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.311 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~23'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~21 ALU:alu|Add0~23 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.382 ns ALU:alu\|Add0~25 11 COMB LAB_X7_Y17 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.382 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~25'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~23 ALU:alu|Add0~25 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.453 ns ALU:alu\|Add0~27 12 COMB LAB_X7_Y17 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.453 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~27'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~25 ALU:alu|Add0~27 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.524 ns ALU:alu\|Add0~29 13 COMB LAB_X7_Y17 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.524 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~29'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~27 ALU:alu|Add0~29 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.595 ns ALU:alu\|Add0~31 14 COMB LAB_X7_Y17 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.595 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~31'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~29 ALU:alu|Add0~31 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.666 ns ALU:alu\|Add0~33 15 COMB LAB_X7_Y17 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 8.666 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~33'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~31 ALU:alu|Add0~33 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.737 ns ALU:alu\|Add0~35 16 COMB LAB_X7_Y17 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 8.737 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~35'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~33 ALU:alu|Add0~35 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.808 ns ALU:alu\|Add0~37 17 COMB LAB_X7_Y17 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 8.808 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~37'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~35 ALU:alu|Add0~37 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.879 ns ALU:alu\|Add0~39 18 COMB LAB_X7_Y17 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 8.879 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~39'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~37 ALU:alu|Add0~39 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.950 ns ALU:alu\|Add0~41 19 COMB LAB_X7_Y17 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.950 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~41'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~39 ALU:alu|Add0~41 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.021 ns ALU:alu\|Add0~43 20 COMB LAB_X7_Y17 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 9.021 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~43'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~41 ALU:alu|Add0~43 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.092 ns ALU:alu\|Add0~45 21 COMB LAB_X7_Y17 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 9.092 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~45'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~43 ALU:alu|Add0~45 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.163 ns ALU:alu\|Add0~47 22 COMB LAB_X7_Y17 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.163 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~47'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~45 ALU:alu|Add0~47 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.234 ns ALU:alu\|Add0~49 23 COMB LAB_X7_Y17 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.234 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'ALU:alu\|Add0~49'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~47 ALU:alu|Add0~49 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 9.395 ns ALU:alu\|Add0~51 24 COMB LAB_X7_Y16 2 " "Info: 24: + IC(0.090 ns) + CELL(0.071 ns) = 9.395 ns; Loc. = LAB_X7_Y16; Fanout = 2; COMB Node = 'ALU:alu\|Add0~51'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { ALU:alu|Add0~49 ALU:alu|Add0~51 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.466 ns ALU:alu\|Add0~53 25 COMB LAB_X7_Y16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 9.466 ns; Loc. = LAB_X7_Y16; Fanout = 2; COMB Node = 'ALU:alu\|Add0~53'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~51 ALU:alu|Add0~53 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.537 ns ALU:alu\|Add0~55 26 COMB LAB_X7_Y16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 9.537 ns; Loc. = LAB_X7_Y16; Fanout = 2; COMB Node = 'ALU:alu\|Add0~55'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~53 ALU:alu|Add0~55 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.608 ns ALU:alu\|Add0~57 27 COMB LAB_X7_Y16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 9.608 ns; Loc. = LAB_X7_Y16; Fanout = 2; COMB Node = 'ALU:alu\|Add0~57'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~55 ALU:alu|Add0~57 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.679 ns ALU:alu\|Add0~59 28 COMB LAB_X7_Y16 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 9.679 ns; Loc. = LAB_X7_Y16; Fanout = 2; COMB Node = 'ALU:alu\|Add0~59'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~57 ALU:alu|Add0~59 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.750 ns ALU:alu\|Add0~61 29 COMB LAB_X7_Y16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 9.750 ns; Loc. = LAB_X7_Y16; Fanout = 2; COMB Node = 'ALU:alu\|Add0~61'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~59 ALU:alu|Add0~61 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.821 ns ALU:alu\|Add0~63 30 COMB LAB_X7_Y16 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 9.821 ns; Loc. = LAB_X7_Y16; Fanout = 2; COMB Node = 'ALU:alu\|Add0~63'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~61 ALU:alu|Add0~63 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.892 ns ALU:alu\|Add0~65 31 COMB LAB_X7_Y16 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 9.892 ns; Loc. = LAB_X7_Y16; Fanout = 1; COMB Node = 'ALU:alu\|Add0~65'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~63 ALU:alu|Add0~65 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.302 ns ALU:alu\|Add0~66 32 COMB LAB_X7_Y16 1 " "Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 10.302 ns; Loc. = LAB_X7_Y16; Fanout = 1; COMB Node = 'ALU:alu\|Add0~66'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:alu|Add0~65 ALU:alu|Add0~66 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 10.867 ns ALU:alu\|Mux10~4 33 COMB LAB_X7_Y16 26 " "Info: 33: + IC(0.290 ns) + CELL(0.275 ns) = 10.867 ns; Loc. = LAB_X7_Y16; Fanout = 26; COMB Node = 'ALU:alu\|Mux10~4'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU:alu|Add0~66 ALU:alu|Mux10~4 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.149 ns) 12.663 ns cache:mem\|Mem~8375 34 COMB LAB_X31_Y17 60 " "Info: 34: + IC(1.647 ns) + CELL(0.149 ns) = 12.663 ns; Loc. = LAB_X31_Y17; Fanout = 60; COMB Node = 'cache:mem\|Mem~8375'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { ALU:alu|Mux10~4 cache:mem|Mem~8375 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.150 ns) 14.467 ns cache:mem\|Mem~10933 35 COMB LAB_X12_Y20 1 " "Info: 35: + IC(1.654 ns) + CELL(0.150 ns) = 14.467 ns; Loc. = LAB_X12_Y20; Fanout = 1; COMB Node = 'cache:mem\|Mem~10933'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { cache:mem|Mem~8375 cache:mem|Mem~10933 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 15.032 ns cache:mem\|Mem~10934 36 COMB LAB_X12_Y20 1 " "Info: 36: + IC(0.415 ns) + CELL(0.150 ns) = 15.032 ns; Loc. = LAB_X12_Y20; Fanout = 1; COMB Node = 'cache:mem\|Mem~10934'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cache:mem|Mem~10933 cache:mem|Mem~10934 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.150 ns) 16.829 ns cache:mem\|Mem~10935 37 COMB LAB_X29_Y18 1 " "Info: 37: + IC(1.647 ns) + CELL(0.150 ns) = 16.829 ns; Loc. = LAB_X29_Y18; Fanout = 1; COMB Node = 'cache:mem\|Mem~10935'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { cache:mem|Mem~10934 cache:mem|Mem~10935 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 17.390 ns cache:mem\|Mem~10938 38 COMB LAB_X29_Y18 1 " "Info: 38: + IC(0.290 ns) + CELL(0.271 ns) = 17.390 ns; Loc. = LAB_X29_Y18; Fanout = 1; COMB Node = 'cache:mem\|Mem~10938'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { cache:mem|Mem~10935 cache:mem|Mem~10938 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 17.955 ns cache:mem\|Mem~10939 39 COMB LAB_X29_Y18 1 " "Info: 39: + IC(0.415 ns) + CELL(0.150 ns) = 17.955 ns; Loc. = LAB_X29_Y18; Fanout = 1; COMB Node = 'cache:mem\|Mem~10939'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cache:mem|Mem~10938 cache:mem|Mem~10939 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.271 ns) 19.737 ns cache:mem\|Mem~10950 40 COMB LAB_X18_Y21 1 " "Info: 40: + IC(1.511 ns) + CELL(0.271 ns) = 19.737 ns; Loc. = LAB_X18_Y21; Fanout = 1; COMB Node = 'cache:mem\|Mem~10950'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { cache:mem|Mem~10939 cache:mem|Mem~10950 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 20.301 ns cache:mem\|Mem~10993 41 COMB LAB_X18_Y21 1 " "Info: 41: + IC(0.145 ns) + CELL(0.419 ns) = 20.301 ns; Loc. = LAB_X18_Y21; Fanout = 1; COMB Node = 'cache:mem\|Mem~10993'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { cache:mem|Mem~10950 cache:mem|Mem~10993 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.271 ns) 22.083 ns cache:mem\|Mem~11036 42 COMB LAB_X3_Y19 1 " "Info: 42: + IC(1.511 ns) + CELL(0.271 ns) = 22.083 ns; Loc. = LAB_X3_Y19; Fanout = 1; COMB Node = 'cache:mem\|Mem~11036'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { cache:mem|Mem~10993 cache:mem|Mem~11036 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 22.648 ns cache:mem\|Mem~11037 43 COMB LAB_X3_Y19 2 " "Info: 43: + IC(0.290 ns) + CELL(0.275 ns) = 22.648 ns; Loc. = LAB_X3_Y19; Fanout = 2; COMB Node = 'cache:mem\|Mem~11037'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { cache:mem|Mem~11036 cache:mem|Mem~11037 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 23.212 ns mux2to1:mux3\|busOut\[15\]~15 44 COMB LAB_X3_Y19 17 " "Info: 44: + IC(0.127 ns) + CELL(0.437 ns) = 23.212 ns; Loc. = LAB_X3_Y19; Fanout = 17; COMB Node = 'mux2to1:mux3\|busOut\[15\]~15'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { cache:mem|Mem~11037 mux2to1:mux3|busOut[15]~15 } "NODE_NAME" } } { "mux2to1.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/mux2to1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.084 ns) 24.320 ns RegFile:regfile\|REG_Files~495 45 REG LAB_X3_Y15 1 " "Info: 45: + IC(1.024 ns) + CELL(0.084 ns) = 24.320 ns; Loc. = LAB_X3_Y15; Fanout = 1; REG Node = 'RegFile:regfile\|REG_Files~495'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { mux2to1:mux3|busOut[15]~15 RegFile:regfile|REG_Files~495 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.247 ns ( 29.80 % ) " "Info: Total cell delay = 7.247 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.073 ns ( 70.20 % ) " "Info: Total interconnect delay = 17.073 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "24.320 ns" { Instruction:ins|temp4[5] Instruction:ins|Mux12~0 Instruction:ins|Mux12~1 RegFile:regfile|REG_Files~1278 RegFile:regfile|REG_Files~1279 RegFile:regfile|REG_Files~1280 RegFile:regfile|REG_Files~1283 ALU:alu|concat~30 ALU:alu|Add0~21 ALU:alu|Add0~23 ALU:alu|Add0~25 ALU:alu|Add0~27 ALU:alu|Add0~29 ALU:alu|Add0~31 ALU:alu|Add0~33 ALU:alu|Add0~35 ALU:alu|Add0~37 ALU:alu|Add0~39 ALU:alu|Add0~41 ALU:alu|Add0~43 ALU:alu|Add0~45 ALU:alu|Add0~47 ALU:alu|Add0~49 ALU:alu|Add0~51 ALU:alu|Add0~53 ALU:alu|Add0~55 ALU:alu|Add0~57 ALU:alu|Add0~59 ALU:alu|Add0~61 ALU:alu|Add0~63 ALU:alu|Add0~65 ALU:alu|Add0~66 ALU:alu|Mux10~4 cache:mem|Mem~8375 cache:mem|Mem~10933 cache:mem|Mem~10934 cache:mem|Mem~10935 cache:mem|Mem~10938 cache:mem|Mem~10939 cache:mem|Mem~10950 cache:mem|Mem~10993 cache:mem|Mem~11036 cache:mem|Mem~11037 mux2to1:mux3|busOut[15]~15 RegFile:regfile|REG_Files~495 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "55 X12_Y13 X23_Y25 " "Info: Peak interconnect usage is 55% of the available device resources in the region that extends from location X12_Y13 to location X23_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:38 " "Info: Fitter routing operations ending: elapsed time is 00:00:38" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "354 " "Warning: Found 354 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Info: Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Info: Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Info: Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Info: Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Info: Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Info: Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Info: Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Info: Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[8\] 0 " "Info: Pin \"pc\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[9\] 0 " "Info: Pin \"pc\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[10\] 0 " "Info: Pin \"pc\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[11\] 0 " "Info: Pin \"pc\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[12\] 0 " "Info: Pin \"pc\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[13\] 0 " "Info: Pin \"pc\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[14\] 0 " "Info: Pin \"pc\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[15\] 0 " "Info: Pin \"pc\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[16\] 0 " "Info: Pin \"pc\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[17\] 0 " "Info: Pin \"pc\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[18\] 0 " "Info: Pin \"pc\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[19\] 0 " "Info: Pin \"pc\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[20\] 0 " "Info: Pin \"pc\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[21\] 0 " "Info: Pin \"pc\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[22\] 0 " "Info: Pin \"pc\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[23\] 0 " "Info: Pin \"pc\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[24\] 0 " "Info: Pin \"pc\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[25\] 0 " "Info: Pin \"pc\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[26\] 0 " "Info: Pin \"pc\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[27\] 0 " "Info: Pin \"pc\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[28\] 0 " "Info: Pin \"pc\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[29\] 0 " "Info: Pin \"pc\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[0\] 0 " "Info: Pin \"instru\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[1\] 0 " "Info: Pin \"instru\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[2\] 0 " "Info: Pin \"instru\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[3\] 0 " "Info: Pin \"instru\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[4\] 0 " "Info: Pin \"instru\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[5\] 0 " "Info: Pin \"instru\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[6\] 0 " "Info: Pin \"instru\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[7\] 0 " "Info: Pin \"instru\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[8\] 0 " "Info: Pin \"instru\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[9\] 0 " "Info: Pin \"instru\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[10\] 0 " "Info: Pin \"instru\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[11\] 0 " "Info: Pin \"instru\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[12\] 0 " "Info: Pin \"instru\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[13\] 0 " "Info: Pin \"instru\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[14\] 0 " "Info: Pin \"instru\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[15\] 0 " "Info: Pin \"instru\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[16\] 0 " "Info: Pin \"instru\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[17\] 0 " "Info: Pin \"instru\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[18\] 0 " "Info: Pin \"instru\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[19\] 0 " "Info: Pin \"instru\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[20\] 0 " "Info: Pin \"instru\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[21\] 0 " "Info: Pin \"instru\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[22\] 0 " "Info: Pin \"instru\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[23\] 0 " "Info: Pin \"instru\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[24\] 0 " "Info: Pin \"instru\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[25\] 0 " "Info: Pin \"instru\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[26\] 0 " "Info: Pin \"instru\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[27\] 0 " "Info: Pin \"instru\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[28\] 0 " "Info: Pin \"instru\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[29\] 0 " "Info: Pin \"instru\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[30\] 0 " "Info: Pin \"instru\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instru\[31\] 0 " "Info: Pin \"instru\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rw\[0\] 0 " "Info: Pin \"Rw\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rw\[1\] 0 " "Info: Pin \"Rw\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rw\[2\] 0 " "Info: Pin \"Rw\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rw\[3\] 0 " "Info: Pin \"Rw\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rw\[4\] 0 " "Info: Pin \"Rw\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs\[0\] 0 " "Info: Pin \"Rs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs\[1\] 0 " "Info: Pin \"Rs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs\[2\] 0 " "Info: Pin \"Rs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs\[3\] 0 " "Info: Pin \"Rs\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rs\[4\] 0 " "Info: Pin \"Rs\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt\[0\] 0 " "Info: Pin \"Rt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt\[1\] 0 " "Info: Pin \"Rt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt\[2\] 0 " "Info: Pin \"Rt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt\[3\] 0 " "Info: Pin \"Rt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rt\[4\] 0 " "Info: Pin \"Rt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd\[0\] 0 " "Info: Pin \"Rd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd\[1\] 0 " "Info: Pin \"Rd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd\[2\] 0 " "Info: Pin \"Rd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd\[3\] 0 " "Info: Pin \"Rd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Rd\[4\] 0 " "Info: Pin \"Rd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[0\] 0 " "Info: Pin \"busA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[1\] 0 " "Info: Pin \"busA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[2\] 0 " "Info: Pin \"busA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[3\] 0 " "Info: Pin \"busA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[4\] 0 " "Info: Pin \"busA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[5\] 0 " "Info: Pin \"busA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[6\] 0 " "Info: Pin \"busA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[7\] 0 " "Info: Pin \"busA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[8\] 0 " "Info: Pin \"busA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[9\] 0 " "Info: Pin \"busA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[10\] 0 " "Info: Pin \"busA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[11\] 0 " "Info: Pin \"busA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[12\] 0 " "Info: Pin \"busA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[13\] 0 " "Info: Pin \"busA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[14\] 0 " "Info: Pin \"busA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[15\] 0 " "Info: Pin \"busA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[16\] 0 " "Info: Pin \"busA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[17\] 0 " "Info: Pin \"busA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[18\] 0 " "Info: Pin \"busA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[19\] 0 " "Info: Pin \"busA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[20\] 0 " "Info: Pin \"busA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[21\] 0 " "Info: Pin \"busA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[22\] 0 " "Info: Pin \"busA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[23\] 0 " "Info: Pin \"busA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[24\] 0 " "Info: Pin \"busA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[25\] 0 " "Info: Pin \"busA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[26\] 0 " "Info: Pin \"busA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[27\] 0 " "Info: Pin \"busA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[28\] 0 " "Info: Pin \"busA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[29\] 0 " "Info: Pin \"busA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[30\] 0 " "Info: Pin \"busA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[31\] 0 " "Info: Pin \"busA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[0\] 0 " "Info: Pin \"busB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[1\] 0 " "Info: Pin \"busB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[2\] 0 " "Info: Pin \"busB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[3\] 0 " "Info: Pin \"busB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[4\] 0 " "Info: Pin \"busB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[5\] 0 " "Info: Pin \"busB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[6\] 0 " "Info: Pin \"busB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[7\] 0 " "Info: Pin \"busB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[8\] 0 " "Info: Pin \"busB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[9\] 0 " "Info: Pin \"busB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[10\] 0 " "Info: Pin \"busB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[11\] 0 " "Info: Pin \"busB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[12\] 0 " "Info: Pin \"busB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[13\] 0 " "Info: Pin \"busB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[14\] 0 " "Info: Pin \"busB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[15\] 0 " "Info: Pin \"busB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[16\] 0 " "Info: Pin \"busB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[17\] 0 " "Info: Pin \"busB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[18\] 0 " "Info: Pin \"busB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[19\] 0 " "Info: Pin \"busB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[20\] 0 " "Info: Pin \"busB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[21\] 0 " "Info: Pin \"busB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[22\] 0 " "Info: Pin \"busB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[23\] 0 " "Info: Pin \"busB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[24\] 0 " "Info: Pin \"busB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[25\] 0 " "Info: Pin \"busB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[26\] 0 " "Info: Pin \"busB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[27\] 0 " "Info: Pin \"busB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[28\] 0 " "Info: Pin \"busB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[29\] 0 " "Info: Pin \"busB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[30\] 0 " "Info: Pin \"busB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[31\] 0 " "Info: Pin \"busB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[0\] 0 " "Info: Pin \"busW\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[1\] 0 " "Info: Pin \"busW\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[2\] 0 " "Info: Pin \"busW\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[3\] 0 " "Info: Pin \"busW\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[4\] 0 " "Info: Pin \"busW\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[5\] 0 " "Info: Pin \"busW\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[6\] 0 " "Info: Pin \"busW\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[7\] 0 " "Info: Pin \"busW\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[8\] 0 " "Info: Pin \"busW\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[9\] 0 " "Info: Pin \"busW\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[10\] 0 " "Info: Pin \"busW\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[11\] 0 " "Info: Pin \"busW\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[12\] 0 " "Info: Pin \"busW\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[13\] 0 " "Info: Pin \"busW\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[14\] 0 " "Info: Pin \"busW\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[15\] 0 " "Info: Pin \"busW\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[16\] 0 " "Info: Pin \"busW\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[17\] 0 " "Info: Pin \"busW\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[18\] 0 " "Info: Pin \"busW\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[19\] 0 " "Info: Pin \"busW\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[20\] 0 " "Info: Pin \"busW\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[21\] 0 " "Info: Pin \"busW\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[22\] 0 " "Info: Pin \"busW\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[23\] 0 " "Info: Pin \"busW\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[24\] 0 " "Info: Pin \"busW\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[25\] 0 " "Info: Pin \"busW\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[26\] 0 " "Info: Pin \"busW\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[27\] 0 " "Info: Pin \"busW\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[28\] 0 " "Info: Pin \"busW\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[29\] 0 " "Info: Pin \"busW\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[30\] 0 " "Info: Pin \"busW\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[31\] 0 " "Info: Pin \"busW\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[0\] 0 " "Info: Pin \"DataOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[1\] 0 " "Info: Pin \"DataOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[2\] 0 " "Info: Pin \"DataOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[3\] 0 " "Info: Pin \"DataOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[4\] 0 " "Info: Pin \"DataOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[5\] 0 " "Info: Pin \"DataOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[6\] 0 " "Info: Pin \"DataOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[7\] 0 " "Info: Pin \"DataOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[8\] 0 " "Info: Pin \"DataOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[9\] 0 " "Info: Pin \"DataOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[10\] 0 " "Info: Pin \"DataOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[11\] 0 " "Info: Pin \"DataOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[12\] 0 " "Info: Pin \"DataOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[13\] 0 " "Info: Pin \"DataOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[14\] 0 " "Info: Pin \"DataOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[15\] 0 " "Info: Pin \"DataOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[16\] 0 " "Info: Pin \"DataOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[17\] 0 " "Info: Pin \"DataOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[18\] 0 " "Info: Pin \"DataOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[19\] 0 " "Info: Pin \"DataOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[20\] 0 " "Info: Pin \"DataOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[21\] 0 " "Info: Pin \"DataOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[22\] 0 " "Info: Pin \"DataOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[23\] 0 " "Info: Pin \"DataOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[24\] 0 " "Info: Pin \"DataOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[25\] 0 " "Info: Pin \"DataOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[26\] 0 " "Info: Pin \"DataOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[27\] 0 " "Info: Pin \"DataOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[28\] 0 " "Info: Pin \"DataOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[29\] 0 " "Info: Pin \"DataOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[30\] 0 " "Info: Pin \"DataOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataOut\[31\] 0 " "Info: Pin \"DataOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[0\] 0 " "Info: Pin \"busOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[1\] 0 " "Info: Pin \"busOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[2\] 0 " "Info: Pin \"busOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[3\] 0 " "Info: Pin \"busOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[4\] 0 " "Info: Pin \"busOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[5\] 0 " "Info: Pin \"busOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[6\] 0 " "Info: Pin \"busOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[7\] 0 " "Info: Pin \"busOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[8\] 0 " "Info: Pin \"busOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[9\] 0 " "Info: Pin \"busOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[10\] 0 " "Info: Pin \"busOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[11\] 0 " "Info: Pin \"busOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[12\] 0 " "Info: Pin \"busOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[13\] 0 " "Info: Pin \"busOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[14\] 0 " "Info: Pin \"busOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[15\] 0 " "Info: Pin \"busOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[16\] 0 " "Info: Pin \"busOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[17\] 0 " "Info: Pin \"busOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[18\] 0 " "Info: Pin \"busOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[19\] 0 " "Info: Pin \"busOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[20\] 0 " "Info: Pin \"busOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[21\] 0 " "Info: Pin \"busOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[22\] 0 " "Info: Pin \"busOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[23\] 0 " "Info: Pin \"busOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[24\] 0 " "Info: Pin \"busOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[25\] 0 " "Info: Pin \"busOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[26\] 0 " "Info: Pin \"busOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[27\] 0 " "Info: Pin \"busOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[28\] 0 " "Info: Pin \"busOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[29\] 0 " "Info: Pin \"busOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[30\] 0 " "Info: Pin \"busOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busOut\[31\] 0 " "Info: Pin \"busOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[0\] 0 " "Info: Pin \"Result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[1\] 0 " "Info: Pin \"Result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[2\] 0 " "Info: Pin \"Result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[3\] 0 " "Info: Pin \"Result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[4\] 0 " "Info: Pin \"Result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[5\] 0 " "Info: Pin \"Result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[6\] 0 " "Info: Pin \"Result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[7\] 0 " "Info: Pin \"Result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[8\] 0 " "Info: Pin \"Result\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[9\] 0 " "Info: Pin \"Result\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[10\] 0 " "Info: Pin \"Result\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[11\] 0 " "Info: Pin \"Result\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[12\] 0 " "Info: Pin \"Result\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[13\] 0 " "Info: Pin \"Result\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[14\] 0 " "Info: Pin \"Result\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[15\] 0 " "Info: Pin \"Result\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[16\] 0 " "Info: Pin \"Result\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[17\] 0 " "Info: Pin \"Result\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[18\] 0 " "Info: Pin \"Result\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[19\] 0 " "Info: Pin \"Result\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[20\] 0 " "Info: Pin \"Result\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[21\] 0 " "Info: Pin \"Result\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[22\] 0 " "Info: Pin \"Result\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[23\] 0 " "Info: Pin \"Result\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[24\] 0 " "Info: Pin \"Result\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[25\] 0 " "Info: Pin \"Result\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[26\] 0 " "Info: Pin \"Result\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[27\] 0 " "Info: Pin \"Result\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[28\] 0 " "Info: Pin \"Result\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[29\] 0 " "Info: Pin \"Result\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[30\] 0 " "Info: Pin \"Result\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[31\] 0 " "Info: Pin \"Result\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zero 0 " "Info: Pin \"Zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluCtr\[0\] 0 " "Info: Pin \"AluCtr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluCtr\[1\] 0 " "Info: Pin \"AluCtr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluCtr\[2\] 0 " "Info: Pin \"AluCtr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[0\] 0 " "Info: Pin \"op\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[1\] 0 " "Info: Pin \"op\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[2\] 0 " "Info: Pin \"op\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[3\] 0 " "Info: Pin \"op\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[4\] 0 " "Info: Pin \"op\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[5\] 0 " "Info: Pin \"op\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func\[0\] 0 " "Info: Pin \"func\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func\[1\] 0 " "Info: Pin \"func\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func\[2\] 0 " "Info: Pin \"func\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func\[3\] 0 " "Info: Pin \"func\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func\[4\] 0 " "Info: Pin \"func\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func\[5\] 0 " "Info: Pin \"func\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[0\] 0 " "Info: Pin \"immOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[1\] 0 " "Info: Pin \"immOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[2\] 0 " "Info: Pin \"immOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[3\] 0 " "Info: Pin \"immOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[4\] 0 " "Info: Pin \"immOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[5\] 0 " "Info: Pin \"immOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[6\] 0 " "Info: Pin \"immOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[7\] 0 " "Info: Pin \"immOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[8\] 0 " "Info: Pin \"immOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[9\] 0 " "Info: Pin \"immOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[10\] 0 " "Info: Pin \"immOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[11\] 0 " "Info: Pin \"immOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[12\] 0 " "Info: Pin \"immOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[13\] 0 " "Info: Pin \"immOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[14\] 0 " "Info: Pin \"immOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[15\] 0 " "Info: Pin \"immOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[16\] 0 " "Info: Pin \"immOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[17\] 0 " "Info: Pin \"immOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[18\] 0 " "Info: Pin \"immOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[19\] 0 " "Info: Pin \"immOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[20\] 0 " "Info: Pin \"immOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[21\] 0 " "Info: Pin \"immOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[22\] 0 " "Info: Pin \"immOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[23\] 0 " "Info: Pin \"immOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[24\] 0 " "Info: Pin \"immOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[25\] 0 " "Info: Pin \"immOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[26\] 0 " "Info: Pin \"immOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[27\] 0 " "Info: Pin \"immOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[28\] 0 " "Info: Pin \"immOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[29\] 0 " "Info: Pin \"immOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[30\] 0 " "Info: Pin \"immOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "immOut\[31\] 0 " "Info: Pin \"immOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[0\] 0 " "Info: Pin \"addr_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[1\] 0 " "Info: Pin \"addr_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[2\] 0 " "Info: Pin \"addr_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[3\] 0 " "Info: Pin \"addr_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[4\] 0 " "Info: Pin \"addr_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[5\] 0 " "Info: Pin \"addr_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[6\] 0 " "Info: Pin \"addr_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[7\] 0 " "Info: Pin \"addr_mem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[8\] 0 " "Info: Pin \"addr_mem\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[9\] 0 " "Info: Pin \"addr_mem\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[10\] 0 " "Info: Pin \"addr_mem\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[11\] 0 " "Info: Pin \"addr_mem\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[12\] 0 " "Info: Pin \"addr_mem\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[13\] 0 " "Info: Pin \"addr_mem\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[14\] 0 " "Info: Pin \"addr_mem\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[15\] 0 " "Info: Pin \"addr_mem\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[16\] 0 " "Info: Pin \"addr_mem\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[17\] 0 " "Info: Pin \"addr_mem\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[18\] 0 " "Info: Pin \"addr_mem\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[19\] 0 " "Info: Pin \"addr_mem\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[20\] 0 " "Info: Pin \"addr_mem\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[21\] 0 " "Info: Pin \"addr_mem\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[22\] 0 " "Info: Pin \"addr_mem\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[23\] 0 " "Info: Pin \"addr_mem\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[24\] 0 " "Info: Pin \"addr_mem\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[25\] 0 " "Info: Pin \"addr_mem\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[26\] 0 " "Info: Pin \"addr_mem\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[27\] 0 " "Info: Pin \"addr_mem\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[28\] 0 " "Info: Pin \"addr_mem\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[29\] 0 " "Info: Pin \"addr_mem\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[30\] 0 " "Info: Pin \"addr_mem\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_mem\[31\] 0 " "Info: Pin \"addr_mem\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Info: Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 23:55:52 2022 " "Info: Processing ended: Thu Dec 15 23:55:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:29 " "Info: Elapsed time: 00:03:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:40 " "Info: Total CPU time (on all processors): 00:03:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
