--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Mar 01 12:09:28 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_A2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 100.000000 -name clk4 [get_nets \POPtimers/piecounter/trigger]
            769 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.101ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.739ns  (60.5% logic, 39.5% route), 10 logic levels.

 Constraint Details:

      6.739ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.101ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         7   e 1.559                                  \POPtimers/AdjustablePieOverTwo[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_163_209_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n2213
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_163_209_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n2214
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_163_209_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n2215
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_163_209_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n2216
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_163_209_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n2217
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_163_209_add_1_13
Route         1   e 0.020                                  \POPtimers/piecounter/n2218
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_163_209_add_1_15
Route         1   e 0.020                                  \POPtimers/piecounter/n1477
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_250_13
Route         1   e 0.020                                  \POPtimers/piecounter/n2196
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_250_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_108[15]
                  --------
                    6.739  (60.5% logic, 39.5% route), 10 logic levels.


Passed:  The following path meets requirements by 93.101ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.739ns  (60.5% logic, 39.5% route), 10 logic levels.

 Constraint Details:

      6.739ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.101ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         7   e 1.559                                  \POPtimers/AdjustablePieOverTwo[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_163_209_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n2213
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_163_209_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n2214
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_163_209_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n2215
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_163_209_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n2216
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_163_209_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n2217
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_163_209_add_1_13
Route         1   e 0.020                                  \POPtimers/piecounter/n2218
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_163_209_add_1_15
Route         1   e 0.020                                  \POPtimers/piecounter/n1476
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_250_13
Route         1   e 0.020                                  \POPtimers/piecounter/n2196
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_250_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_108[15]
                  --------
                    6.739  (60.5% logic, 39.5% route), 10 logic levels.


Passed:  The following path meets requirements by 93.101ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.739ns  (60.5% logic, 39.5% route), 10 logic levels.

 Constraint Details:

      6.739ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.101ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         7   e 1.559                                  \POPtimers/AdjustablePieOverTwo[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_163_209_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n2213
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_163_209_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n2214
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_163_209_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n2215
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_163_209_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n2216
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_163_209_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n1481
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_250_9
Route         1   e 0.020                                  \POPtimers/piecounter/n2194
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_250_11
Route         1   e 0.020                                  \POPtimers/piecounter/n2195
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_250_13
Route         1   e 0.020                                  \POPtimers/piecounter/n2196
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_250_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_108[15]
                  --------
                    6.739  (60.5% logic, 39.5% route), 10 logic levels.

Report: 6.899 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk3 [get_nets \POPtimers/freepcounter/trigger]
            644 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.205ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.635ns  (59.1% logic, 40.9% route), 9 logic levels.

 Constraint Details:

      6.635ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.205ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route         9   e 1.632                                  \POPtimers/AdjustableFreePrecession[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_167_211_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n2297
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_167_211_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n2298
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_167_211_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n1644
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_251_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n2204
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_251_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n2205
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_251_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n2206
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_251_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n2207
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_251_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_108[15]
                  --------
                    6.635  (59.1% logic, 40.9% route), 9 logic levels.


Passed:  The following path meets requirements by 93.205ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.635ns  (59.1% logic, 40.9% route), 9 logic levels.

 Constraint Details:

      6.635ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.205ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route         9   e 1.632                                  \POPtimers/AdjustableFreePrecession[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_167_211_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n2297
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_167_211_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n2298
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_167_211_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n2299
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_167_211_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n2300
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_167_211_add_1_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n2301
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_167_211_add_1_13
Route         1   e 0.020                                  \POPtimers/freepcounter/n1637
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_251_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n2207
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_251_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_108[15]
                  --------
                    6.635  (59.1% logic, 40.9% route), 9 logic levels.


Passed:  The following path meets requirements by 93.205ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.635ns  (59.1% logic, 40.9% route), 9 logic levels.

 Constraint Details:

      6.635ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.205ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route         9   e 1.632                                  \POPtimers/AdjustableFreePrecession[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_167_211_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n2297
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_167_211_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n2298
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_167_211_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n2299
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_167_211_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n1642
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_251_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n2205
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_251_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n2206
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_251_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n2207
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_251_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_108[15]
                  --------
                    6.635  (59.1% logic, 40.9% route), 9 logic levels.

Report: 6.795 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk2 [get_nets sampled_modebutton]
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 96.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i0  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i1  (to sampled_modebutton +)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path \statemachine/state_i0 to \statemachine/state_i1 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.364ns

 Path Details: \statemachine/state_i0 to \statemachine/state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i0 (from sampled_modebutton)
Route         8   e 1.598                                  SMstate[0]
LUT4        ---     0.493              A to Z              \statemachine/i242_2_lut
Route         1   e 0.941                                  \statemachine/state_1__N_150[1]
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.


Passed:  The following path meets requirements by 96.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i0  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i0  (to sampled_modebutton +)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path \statemachine/state_i0 to \statemachine/state_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.364ns

 Path Details: \statemachine/state_i0 to \statemachine/state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i0 (from sampled_modebutton)
Route         8   e 1.598                                  SMstate[0]
LUT4        ---     0.493              A to Z              \statemachine/i239_1_lut
Route         1   e 0.941                                  \statemachine/state_1__N_150[0]
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.


Passed:  The following path meets requirements by 96.403ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i1  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i1  (to sampled_modebutton +)

   Delay:                   3.437ns  (27.3% logic, 72.7% route), 2 logic levels.

 Constraint Details:

      3.437ns data_path \statemachine/state_i1 to \statemachine/state_i1 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.403ns

 Path Details: \statemachine/state_i1 to \statemachine/state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i1 (from sampled_modebutton)
Route         7   e 1.559                                  SMstate[1]
LUT4        ---     0.493              B to Z              \statemachine/i242_2_lut
Route         1   e 0.941                                  \statemachine/state_1__N_150[1]
                  --------
                    3.437  (27.3% logic, 72.7% route), 2 logic levels.

Report: 3.636 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk1 [get_nets debounce_pulse]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 100.000000 -name clk0 [get_nets clk_2M5]
            845 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 41.105ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i1  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_57  (to clk_2M5 +)

   Delay:                   8.735ns  (45.3% logic, 54.7% route), 12 logic levels.

 Constraint Details:

      8.735ns data_path \POPtimers/gatedcount_i1 to MW_output_57 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 41.105ns

 Path Details: \POPtimers/gatedcount_i1 to MW_output_57

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i1 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW3/sub_113_add_2_2
Route         1   e 0.020                                  \POPtimers/MW3/n2251
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_113_add_2_4
Route         1   e 0.020                                  \POPtimers/MW3/n2252
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_113_add_2_6
Route         1   e 0.020                                  \POPtimers/MW3/n2253
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_113_add_2_8
Route         1   e 0.020                                  \POPtimers/MW3/n2254
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_113_add_2_10
Route         1   e 0.020                                  \POPtimers/MW3/n2255
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_113_add_2_12
Route         1   e 0.020                                  \POPtimers/MW3/n2256
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_113_add_2_14
Route         1   e 0.020                                  \POPtimers/MW3/n2257
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_113_add_2_16
Route         1   e 0.020                                  \POPtimers/MW3/n2258
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW3/sub_113_add_2_cout
Route         1   e 0.941                                  \POPtimers/pi2started
LUT4        ---     0.493              A to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_38
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  debug_2_c
                  --------
                    8.735  (45.3% logic, 54.7% route), 12 logic levels.


Passed:  The following path meets requirements by 41.105ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i1  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_57  (to clk_2M5 +)

   Delay:                   8.735ns  (45.3% logic, 54.7% route), 12 logic levels.

 Constraint Details:

      8.735ns data_path \POPtimers/gatedcount_i1 to MW_output_57 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 41.105ns

 Path Details: \POPtimers/gatedcount_i1 to MW_output_57

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i1 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW4/sub_115_add_2_2
Route         1   e 0.020                                  \POPtimers/MW4/n2358
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_4
Route         1   e 0.020                                  \POPtimers/MW4/n2359
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_6
Route         1   e 0.020                                  \POPtimers/MW4/n2360
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_8
Route         1   e 0.020                                  \POPtimers/MW4/n2361
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_10
Route         1   e 0.020                                  \POPtimers/MW4/n2362
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_12
Route         1   e 0.020                                  \POPtimers/MW4/n2363
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_14
Route         1   e 0.020                                  \POPtimers/MW4/n2364
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_16
Route         1   e 0.020                                  \POPtimers/MW4/n2365
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW4/sub_115_add_2_cout
Route         1   e 0.941                                  \POPtimers/n305
LUT4        ---     0.493              B to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_38
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  debug_2_c
                  --------
                    8.735  (45.3% logic, 54.7% route), 12 logic levels.


Passed:  The following path meets requirements by 41.144ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_57  (to clk_2M5 +)

   Delay:                   8.696ns  (45.5% logic, 54.5% route), 12 logic levels.

 Constraint Details:

      8.696ns data_path \POPtimers/gatedcount_i0 to MW_output_57 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 41.144ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_57

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         7   e 1.559                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW4/sub_115_add_2_2
Route         1   e 0.020                                  \POPtimers/MW4/n2358
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_4
Route         1   e 0.020                                  \POPtimers/MW4/n2359
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_6
Route         1   e 0.020                                  \POPtimers/MW4/n2360
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_8
Route         1   e 0.020                                  \POPtimers/MW4/n2361
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_10
Route         1   e 0.020                                  \POPtimers/MW4/n2362
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_12
Route         1   e 0.020                                  \POPtimers/MW4/n2363
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_14
Route         1   e 0.020                                  \POPtimers/MW4/n2364
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_115_add_2_16
Route         1   e 0.020                                  \POPtimers/MW4/n2365
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW4/sub_115_add_2_cout
Route         1   e 0.941                                  \POPtimers/n305
LUT4        ---     0.493              B to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_38
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  debug_2_c
                  --------
                    8.696  (45.5% logic, 54.5% route), 12 logic levels.

Report: 8.895 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk4 [get_nets                          |             |             |
\POPtimers/piecounter/trigger]          |   100.000 ns|     6.899 ns|    10  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk3 [get_nets                          |             |             |
\POPtimers/freepcounter/trigger]        |   100.000 ns|     6.795 ns|     9  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk2 [get_nets sampled_modebutton]      |   100.000 ns|     3.636 ns|     2  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk1 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk0 [get_nets clk_2M5]                 |   100.000 ns|    17.790 ns|    12  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  2261 paths, 314 nets, and 516 connections (42.9% coverage)


Peak memory: 61349888 bytes, TRCE: 3719168 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
