<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>SDCR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">SDCR, Secure Debug Control Register</h1><p>The SDCR characteristics are:</p><h2>Purpose</h2><p>Provides EL3 configuration options for self-hosted debug, trace, and the Performance Monitors Extension.</p><h2>Configuration</h2><p>AArch32 System register SDCR bits [31:0]
            
            can be mapped to
            AArch64 System register <a href="AArch64-mdcr_el3.html">MDCR_EL3[31:0]
            </a>, but this is not architecturally mandated.
          </p><p><ins>This</ins><del>Some</del> <del>or all RW fields of this </del>register <ins>is</ins><del>have</del> <ins>present</ins><del>defined</del> <ins>only
    when</ins><del>reset</del> <ins>AArch32</ins><del>values.
                
        These</del> <del>apply
      
                whenever the register </del>is <ins>supported</ins><del>accessible.
                This</del> <ins>at</ins><del>means</del> <ins>any</ins><del>they</del> <ins>Exception</ins><del>apply</del> <ins>level.
      
    Otherwise,</ins><del>when</del> <ins>direct</ins><del>the</del> <ins>accesses</ins><del>PE</del> <ins>to</ins><del>resets</del> <ins>SDCR</ins><del>into</del> <ins>are</ins><del>EL3 using AArch32.</del> <span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins>.</ins></p><h2>Attributes</h2><p>SDCR is a 32-bit register.</p><h2>Field descriptions</h2><p>The SDCR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#MTPME_28">MTPME</a></td><td class="lr" colspan="1"><a href="#TDCC_27">TDCC</a></td><td class="lr" colspan="3"><a href="#0_26">RES0</a></td><td class="lr" colspan="1"><a href="#SCCD_23">SCCD</a></td><td class="lr" colspan="1"><a href="#0_22">RES0</a></td><td class="lr" colspan="1"><a href="#EPMAD_21">EPMAD</a></td><td class="lr" colspan="1"><a href="#EDAD_20">EDAD</a></td><td class="lr" colspan="1"><a href="#TTRF_19">TTRF</a></td><td class="lr" colspan="1"><a href="#STE_18">STE</a></td><td class="lr" colspan="1"><a href="#SPME_17">SPME</a></td><td class="lr" colspan="1"><a href="#0_16">RES0</a></td><td class="lr" colspan="2"><a href="#SPD_15">SPD</a></td><td class="lr" colspan="14"><a href="#0_13">RES0</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:29]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="MTPME_28">MTPME, bit [28]
              <div style="font-size:smaller;"><br/>When ARMv8.6-MTPMU is implemented:
                </div></h4><p>Multi-threaded PMU Enable. Enables use of the <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a>.MT bits.</p><table class="valuetable"><tr><th>MTPME</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>ARMv8.6-MTPMU is disabled. The Effective value of <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a>.MT is zero.</p></td></tr><tr><td class="bitfield">0b1</td><td><p><a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a>.MT bits not affected by this bit.</p></td></tr></table><p>If ARMv8.6-MTPMU is disabled for any other PE in the system that has the same level 1 Affinity as the PE, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the PE behaves as if this bit is 0.</p><p>On a Cold reset, in a system where the PE resets into EL3, this field resets to <span class="binarynumber">1</span>.
</p><h4 id="0_28"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TDCC_27">TDCC, bit [27]
              <div style="font-size:smaller;"><br/>When ARMv8.6-FGT is implemented:
                </div></h4><p>Trap DCC. Traps use of the Debug Comms Channel in modes other than Monitor mode to Monitor mode.</p><table class="valuetable"><tr><th>TDCC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>This control does not cause any register accesses to be trapped.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Accesses to the DCC registers in modes other than Monitor mode generate a Monitor Trap exception, unless the access also generates a higher priority exception.</p><p>Traps on the DCC data transfer registers are ignored when the PE is in Debug state.</p></td></tr></table><p>The DCC registers trapped by this control are:</p><ul><li><a href="AArch32-dbgdtrrxext.html">DBGDTRRXext</a>, <a href="AArch32-dbgdtrtxext.html">DBGDTRTXext</a>, <a href="AArch32-dbgdscrint.html">DBGDSCRint</a>, <a href="AArch32-dbgdccint.html">DBGDCCINT</a>, and, when the PE is in Non-debug state, <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a> and <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a>.
</li></ul><p>When the PE is in Debug state, SDCR.TDCC does not trap any accesses to:</p><ul><li><a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a> and <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a>.
</li></ul><p>In a system where the PE resets into EL3, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_27"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_26">
                Bits [26:24]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="SCCD_23">SCCD, bit [23]
              <div style="font-size:smaller;"><br/>When ARMv8.5-PMU is implemented:
                </div></h4><p>Secure Cycle Counter Disable. Prohibits <a href="AArch32-pmccntr.html">PMCCNTR</a> from counting in Secure state.</p><table class="valuetable"><tr><th>SCCD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Cycle counting by <a href="AArch32-pmccntr.html">PMCCNTR</a> is not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Cycle counting by <a href="AArch32-pmccntr.html">PMCCNTR</a> is prohibited in Secure state.</p></td></tr></table><p>This bit does not affect the CPU_CYCLES event or any other event that counts cycles.</p><p>In a system where the PE resets into EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_23"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_22">
                Bit [22]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="EPMAD_21">EPMAD, bit [21]
              <div style="font-size:smaller;"><br/>When ARMv8.4-Debug is implemented and PMUv3 is implemented:
                </div></h4><p>External Performance Monitors Non-secure access disable. Controls Non-secure access to Performance Monitors registers by an external debugger.</p><table class="valuetable"><tr><th>EPMAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Non-secure access to the Performance Monitors registers from an external debugger is permitted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Non-secure access to the Performance Monitors registers from an external debugger is not permitted.</p></td></tr></table><p>If the Performance Monitors Extension does not support external debug interface accesses this bit is <span class="arm-defined-word">RES0</span>.</p><p>Otherwise, if EL3 is not implemented and the Effective value of <a href="AArch32-scr.html">SCR</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this field is <span class="binarynumber">0b1</span>.</p><p>In a system where the PE resets into EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="EPMAD_21"><div style="font-size:smaller;"><br/>When PMUv3 is implemented:
                </div></h4><p>External Performance Monitors access disable. Controls access to Performance Monitors registers by an external debugger.</p><table class="valuetable"><tr><th>EPMAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Access to Performance Monitors registers from an external debugger is permitted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Access to Performance Monitors registers from an external debugger is not permitted, unless overridden by the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> authentication interface.</p></td></tr></table><p>If the Performance Monitors Extension does not support external debug interface accesses this bit is <span class="arm-defined-word">RES0</span>.</p><p>Otherwise, if EL3 is not implemented and the Effective value of <a href="AArch32-scr.html">SCR</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this field is <span class="binarynumber">0b1</span>.</p><p>In a system where the PE resets into EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_21"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="EDAD_20">EDAD, bit [20]
              <div style="font-size:smaller;"><br/>When ARMv8.4-Debug is implemented:
                </div></h4><p>External debug Non-secure access disable. Controls Non-secure access to breakpoint, watchpoint, and <a href="ext-oslar_el1.html">OSLAR_EL1</a> registers by an external debugger.</p><table class="valuetable"><tr><th>EDAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Non-secure access to debug registers from an external debugger is permitted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Non-secure access to breakpoint registers, watchpoint registers, and <a href="ext-oslar_el1.html">OSLAR_EL1</a> from an external debugger is not permitted.</p></td></tr></table><p>If EL3 is not implemented and the Effective value of <a href="AArch32-scr.html">SCR</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this field is <span class="binarynumber">0b1</span>.</p><p>In a system where the PE resets into EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="EDAD_20"><div style="font-size:smaller;"><br/>When ARMv8.2-Debug is implemented:
                </div></h4><p>External debug access disable. Controls access to breakpoint, watchpoint, and <a href="ext-oslar_el1.html">OSLAR_EL1</a> registers by an external debugger.</p><table class="valuetable"><tr><th>EDAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Access to debug registers from an external debugger is permitted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Access to breakpoint registers, watchpoint registers and <a href="ext-oslar_el1.html">OSLAR_EL1</a> from an external debugger is not permitted, unless overridden by the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> authentication interface.</p></td></tr></table><p>If EL3 is not implemented and the Effective value of <a href="AArch32-scr.html">SCR</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this field is <span class="binarynumber">0b1</span>.</p><p>In a system where the PE resets into EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="EDAD_20"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>External debug access disable. Controls access to breakpoint, watchpoint, and optionally <a href="ext-oslar_el1.html">OSLAR_EL1</a> registers by an external debugger.</p><table class="valuetable"><tr><th>EDAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Access to debug registers from an external debugger is permitted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Access to breakpoint registers and watchpoint registers from an external debugger is not permitted, unless overridden by the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> authentication interface.</p><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether access to the <a href="ext-oslar_el1.html">OSLAR_EL1</a> register from an external debugger is permitted or not permitted.</p></td></tr></table><p>If EL3 is not implemented and the Effective value of <a href="AArch32-scr.html">SCR</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this field is <span class="binarynumber">0b1</span>.</p><p>In a system where the PE resets into EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TTRF_19">TTRF, bit [19]
              <div style="font-size:smaller;"><br/>When ARMv8.4-Trace is implemented:
                </div></h4><p>Trap Trace Filter controls. Controls whether accesses at EL2 and EL1 to the trace filter control registers are trapped to EL3.</p><table class="valuetable"><tr><th>TTRF</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Accesses to <a href="AArch32-htrfcr.html">HTRFCR</a> and <a href="AArch32-trfcr.html">TRFCR</a> registers are not affected by this control bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>When not in Monitor mode, accesses to <a href="AArch32-htrfcr.html">HTRFCR</a> and <a href="AArch32-trfcr.html">TRFCR</a> registers generate a Monitor Trap exception, unless the access generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_19"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="STE_18">STE, bit [18]
              <div style="font-size:smaller;"><br/>When ARMv8.4-Trace is implemented:
                </div></h4><p>Secure Trace Enable. This bit enables tracing in Secure state and controls the level of authentication required by an external debugger to enable external tracing.</p><table class="valuetable"><tr><th>STE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Trace is prohibited in Secure state unless overridden by the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> authentication interface.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Trace in Secure state is not affected by this bit.</p></td></tr></table><p>This bit also controls the level of authentication required by an external debugger to enable external tracing. See <span class="xref">'Register controls to enable self-hosted trace' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p><p>If EL3 is not implemented and the Effective value of <a href="AArch32-scr.html">SCR</a>.NS is <span class="binarynumber">0b0</span>, the PE behaves as if this bit is set to <span class="binarynumber">0b1</span>.</p><p>In a system where the PE resets into EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_18"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="SPME_17">SPME, bit [17]
              <div style="font-size:smaller;"><br/>When ARMv8.2-Debug is implemented and PMUv3 is implemented:
                </div></h4><p>Secure Performance Monitors enable. This allows event counting in Secure state.</p><table class="valuetable"><tr><th>SPME</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Event counting prohibited in Secure state.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Event counting allowed in Secure state.</p></td></tr></table><p>If EL3 is not implemented and the Effective value of <a href="AArch32-scr.html">SCR</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this bit is <span class="binarynumber">0b1</span>.</p><p>In a system where the PE resets into EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="SPME_17"><div style="font-size:smaller;"><br/>When PMUv3 is implemented:
                </div></h4><p>Secure Performance Monitors enable. This allows event counting in Secure state.</p><table class="valuetable"><tr><th>SPME</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Event counting prohibited in Secure state, unless ExternalSecureNoninvasiveDebugEnabled() is TRUE.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Event counting allowed in Secure state.</p></td></tr></table><p>If EL3 is not implemented and the Effective value of <a href="AArch32-scr.html">SCR</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this bit is <span class="binarynumber">0b1</span>.</p><p>In a system where the PE resets into EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_17"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_16">
                Bit [16]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="SPD_15">SPD, bits [15:14]
                  </h4><p>AArch32 Secure self-hosted Privileged Debug. Enables or disables debug exceptions from EL3, other than Breakpoint Instruction exceptions</p><table class="valuetable"><tr><th>SPD</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Legacy mode. Debug exceptions from EL3 are enabled by the authentication interface.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Secure privileged debug disabled. Debug exceptions from EL3 are disabled.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Secure privileged debug enabled. Debug exceptions from EL3 are enabled.</p></td></tr></table><p>Other values are reserved, and have the <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior that they must have the same behavior as <span class="binarynumber">0b00</span>. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.</p><p>This field has no effect on Breakpoint Instruction exceptions. These are always enabled.</p><p>This field is ignored in Non-secure state.</p><p>If debug exceptions from EL3 are enabled, then debug exceptions from Secure EL0 are also enabled.</p><p>Otherwise, debug exceptions from Secure EL0 are enabled only if the value of <a href="AArch32-sder.html">SDER</a>.SUIDEN is <span class="binarynumber">0b1</span>.</p><p>If EL3 is not implemented and the Effective value of <a href="AArch32-scr.html">SCR</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this field is <span class="binarynumber">0b11</span>.</p><p>In a system where the PE resets into EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_13">
                Bits [13:0]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the SDCR</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0001</td><td>0b0011</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T1 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T1 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif !ELUsingAArch32(EL2) &amp;&amp; SCR_EL3.&lt;NS,EEL2> == '01' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '0' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    return SDCR;
              </p><h4 class="assembler">MCR{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0001</td><td>0b0011</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T1 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T1 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif !ELUsingAArch32(EL2) &amp;&amp; SCR_EL3.&lt;NS,EEL2> == '01' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '0' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    if SCR.NS == '0' &amp;&amp; CP15SDISABLE2 == HIGH then
        UNDEFINED;
    else
        SDCR = R[t];
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>