From Projects to Purpose: My Journey into Chip Design & VLSI by Vikas N | ECE @ NIE Mysuru, Karnataka
Hey guys! Iâ€™m Vikas N., currently in my 5th semester of Electronics and Communication Engineering at The National Institute of Engineering (NIE), Mysuru, Karnataka.

ğŸ“© Reach me at: 2023ec_vikasn_b@nie.ac.in
ğŸ”— Connect with me on LinkedIn https://www.linkedin.com/in/vikas-n-079502307?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app

Why Iâ€™m Writing This

Right from Semester 1, I wasnâ€™t that student who just â€œattended labs and left.â€
Iâ€™ve always had this deep burning question:

1)"Why does this not work properly?"
2)"Why are we just doing it for marks?"
3)"What is the real reason this system fails?"

That led me to write down over 250+ problem-solving ideas,
and work on 30+ real-world problems. Iâ€™ve built:

1)ğŸŒ 2â€“3 websites

2)ğŸ¤– 4â€“5 robots

3)ğŸŒ± IoT + Embedded projects

4)ğŸ† Won 4 hackathons

5)ğŸ… Selected as SIH 2024 Finalist

6)ğŸ¨ Worked in UI/UX

7)âš¡ Explored Arduino, ESP32, ESP8266, Raspberry Pi

Some of my robots include:

a)Obstacle avoidance robot

b)PUROBOT â€“ a semi-autonomous air purifying robot

c)Racing bot

d)Pick-and-place robot

I used to enjoy building every part of it â€” the code, the connections, the logic.
But every single time, something used to feel incomplete.

ğŸ§© What Was Missing?

All my systems worked well in project mode,
but when I imagined them in the real world, I knew they wouldn't survive.

Even powerful microcontrollers failed due to:

âš  Low SRAM & Flash

ğŸ”„ Interrupt bottlenecks

ğŸ”¥ Overheating, watchdog failures

ğŸ§  Slow decision-making

âš¡ Power limitations

â³ High latency

ğŸ§Š Volatile behavior


Thatâ€™s when I asked deeper questions:

1)Why do most student projects never become actual products?
2)Why does Bluetooth lag?
3)Why is our database slow?
4)Why does my keyboard have a delay?
5)Why did a missile miss its target by microseconds?
6)Why is my childâ€™s toy buggy?
7)Why do smart cities still remain a concept?

I realized â€” itâ€™s not about software or circuit design alone.
Itâ€™s about the chip.
And thatâ€™s what led me to VLSI.
âš™ Why VLSI?
Because every device you see around you runs on a chip.
Whether itâ€™s a robot, AI system, smartphone, smart city, EV, medical sensor, or drone â€”
the brain behind it is silicon. And most people only use chips â€”but I want to design them.

After all my projects, learnings, and realizations, I decided to go deep into the VLSI domain, to understand both:

ğŸ¯ Front-end (RTL, logic design, verification)

ğŸ— Back-end (floorplan, placement, routing, tape-out)

I will return to robotics one day,but not with an Arduino â€” with my own chip powering the bot.Thatâ€™s the real mission.

What This Repo & Blog Is About

I created this space to:

Evaluate and test my own knowledge

Help people like me â€” students with burning passion but no clear path

Share how to actually learn â€” theory + practice + debugging

Be the kind of resource I never had

This repo is my full journey from basic gates to GDSII tape-out.
Not just code â€” but design decisions, errors, explanations, learnings.

Weâ€™ll go step-by-step through:

âœ… RTL design

âœ… Simulation and verification

âœ… Synthesis

âœ… Floorplanning

âœ… Placement & routing

âœ… Timing analysis

âœ… Tape-out (GDS export)

âœ… FPGA implementation

ğŸ§° Tools Iâ€™ll Use

Xilinx Vivado

Cadence Tools (if available via license)

Open-source flow:

OpenLane

SKY130A

Yosys

Icarus Verilog

GTKWave

Magic

Netgen

KLayout

(Maybe) Ngspice

ğŸš€ How to Use This Project Best

Iâ€™ll be linking:

ğŸ”— Best videos

ğŸ“š Books I actually used

ğŸ“¦ GitHub projects

ğŸ“œ Prompts, mindmaps, code

âš  Errors I faced and how I fixed them

But listen carefully:

âŒ Donâ€™t just copy-paste code.
âŒ Donâ€™t use ChatGPT or Copilot to complete the code.
âœ… Read it. Understand it. Debug it. Write it yourself.

Thatâ€™s the real way to learn.
If you learn like that, then one day youâ€™ll be better than me â€” and Iâ€™ll be proud of you.

Why Itâ€™s Different

Go search â€œArduino projectsâ€ â€” you'll find thousands.
Now go search â€œBeginner ASIC design from RTL to GDSIIâ€ â€” youâ€™ll barely find even some.

Thatâ€™s the gap I want to fix.
This repo is not just a GitHub repo.
Itâ€™s a story, a map, a reflection, a resource, and a journey â€” in one place.

ğŸ¯ My Final Vision

I want to return to robotics.
But this time not by using someone elseâ€™s boardâ€¦
I want to design the brain that powers the robot.

Because the real innovation doesnâ€™t come from using tools â€”
It comes from building them.

Letâ€™s Get Started

If you're someone who wants to:

Understand whatâ€™s beneath the Arduino

Know why embedded systems fail

Learn VLSI practically

Break barriers and build real-world chips

Fix whatâ€™s broken â€” at the root

Then this repo is for you.
ğŸ›  Clone it.
ğŸ” Explore it.
ğŸ Break it.
ğŸ”§ Fix it.
ğŸ§  Share it.
â€œStop just making projects. Start building products.â€
Letâ€™s fix the world â€” from the silicon up. ğŸŒ±

ğŸ§­ The Full Roadmap â€” My Phased Learning Approach

This GitHub repo is not just for me â€” itâ€™s for any student who feels lost, has the fire, but lacks direction. Iâ€™m documenting everything step-by-step so that others like me can learn not just what to build, but also how and why to build it.

Hereâ€™s how Iâ€™ve broken it down:

ğŸ”¹ Phase 1 â€“ RTL Design, Simulation & Synthesis

Weâ€™ll start from scratch â€” with basic logic gates, then move into:

Designing combinational and sequential circuits

Writing Verilog RTL code

Creating testbenches

Running synthesis

Generating and understanding gate-level netlists


This will be done using tools like Xilinx Vivado, Yosys, and GTKWave.

ğŸ”¹ Phase 2 â€“ FPGA Implementation

Once RTL is verified and synthesized, weâ€™ll move to hardware testing using FPGA.

Generate bitstream files

Dump them into FPGA boards

See your design come alive in real-time

Build small projects to test actual hardware response This is where software meets the real world.


ğŸ”¹ Phase 3 â€“ ASIC Design Flow (RTL to GDSII)

Now comes the full custom chip design experience:

RTL to synthesis

Floorplanning

Placement and routing

CTS (Clock Tree Synthesis)

DRC & LVS checks

Final GDSII generation


Iâ€™ll use Cadence tools (if available), but also maintain a parallel track with open-source tools so everyone can follow:

OpenLane

Magic

KLayout

Netgen

SKY130A

Yosys

iverilog

Ngspice

ğŸ›  Tools Youâ€™ll See Throughout:

Xilinx Vivado (for synthesis, simulation, and bitstream gen)

Cadence Tools (for commercial ASIC flow)

OpenLane + SKY130A (for open-source backend flow)

GTKWave, iverilog, Yosys, Magic, KLayout, Netgen and more


ğŸ“š What Makes This Repo Unique

Youâ€™ll find thousands of Arduino projects online â€” but try searching for beginner-to-advanced VLSI projects with RTL to GDSII, and itâ€™s a desert.

This repo is:

A learning companion

A self-reflection space

A guidebook for anyone who wants to go deeper into chip design

A platform to grow together as a community of innovators


â¤ A Message to You

Please donâ€™t just copy-paste code. Thatâ€™s not learning.

Read it

Understand it

Write it in your own way

Then test and improve


One day, if you learn like this, you might even surpass me â€” and I would be genuinely happy for that.


ğŸš€ Welcome to Phase 1 â€“ RTL Design, Testbenches & Synthesis

Okay guys, let's get started!

In Phase 1, weâ€™ll go through:

Writing Verilog code for basic to intermediate combinational and sequential circuits

Creating simulation testbenches

Performing synthesis

Generating gate-level netlists


This phase will build your strong foundation in digital design.

Everything will be documented â€” my code, test results, errors, fixes, explanations, and even FPGA-ready versions.

Letâ€™s begin the journey of turning logic into silicon. ğŸ§ âš™
