$date
	Sat Dec 27 16:47:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Gray_Counter2 $end
$var wire 4 ! gray [3:0] $end
$var reg 1 " clk $end
$var reg 1 # full $end
$var reg 1 $ inc $end
$var reg 1 % reset_n $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # full $end
$var wire 4 & gnext [3:0] $end
$var wire 1 $ inc $end
$var wire 1 % reset_n $end
$var wire 4 ' bnext [3:0] $end
$var reg 4 ( bin [3:0] $end
$var reg 4 ) gray [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
0$
0#
0"
b0 !
$end
#5
1"
#10
0"
#12
1%
#15
1"
#20
0"
#22
b1 &
b1 '
1$
#25
b11 &
b10 '
b1 (
b1 !
b1 )
1"
#30
0"
#35
b10 &
b11 '
b10 (
b11 !
b11 )
1"
#40
0"
#45
b110 &
b100 '
b11 (
b10 !
b10 )
1"
#50
0"
#55
b111 &
b101 '
b100 (
b110 !
b110 )
1"
#60
0"
#65
b101 &
b110 '
b101 (
b111 !
b111 )
1"
#70
0"
#72
b111 &
b101 '
1#
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#102
b101 &
b110 '
0#
#105
b100 &
b111 '
b110 (
b101 !
b101 )
1"
#110
0"
#115
b1100 &
b1000 '
b111 (
b100 !
b100 )
1"
#120
0"
#125
b1101 &
b1001 '
b1000 (
b1100 !
b1100 )
1"
#130
0"
#135
b1111 &
b1010 '
b1001 (
b1101 !
b1101 )
1"
#140
0"
#145
b1110 &
b1011 '
b1010 (
b1111 !
b1111 )
1"
#150
0"
#152
b1 &
b1 '
b0 (
b0 !
b0 )
0%
#155
1"
#160
0"
#162
1%
#165
b11 &
b10 '
b1 (
b1 !
b1 )
1"
#170
0"
#175
b10 &
b11 '
b10 (
b11 !
b11 )
1"
#180
0"
#185
b110 &
b100 '
b11 (
b10 !
b10 )
1"
#190
0"
#192
