Brandon Wood (bpw42)
Cathy Li (jl3235)
Prelab 5b due 22APR19
TESTING DOCUMENTATION

For all our test cases we asserted "don't care" terms to 0 for testing convenience.

TEST 1 -- We assert that NOP produces all 0s
TEST 2 -- We assert that the decoder produces the correct signals for the ADD instruction using instruction INST = 16'b1111010011101000
TEST 3 -- We assert that the decoder produces the correct signals for the SUB instruction using instruction INST = 16'b1111001010011001
TEST 4 -- We assert that the decoder produces the correct signals for the SRA instruction using instruction INST = 16'b1111010001100010
TEST 5 -- We assert that the decoder produces the correct signals for the SRL instruction using instruction INST = 16'b1111010001100011
TEST 6 -- We assert that the decoder produces the correct signals for the SLL instruction using instruction INST = 16'b1111010001100100
TEST 7 -- We assert that the decoder produces the correct signals for the AND instruction using instruction INST = 16'b1111010001100101
TEST 8 -- We assert that the decoder produces the correct signals for the OR instruction using instruction INST = 16'b1111010001100110
TEST 9 -- We assert that the decoder produces the correct signals for the LB instruction using instruction INST = 16'b0010001010000001
TEST 10 -- We assert that the decoder produces the correct signals for the SB instruction using instruction INST = 16'b0100001010000001
TEST 11 -- We assert that the decoder produces the correct signals for the ADDI instruction using instruction INST = 16'b0101110111000001
TEST 12 -- We assert that the decoder produces the correct signals for the ANDI instruction using instruction INST = 16'b0110110111000001
TEST 13 -- We assert that the decoder produces the correct signals for the ORI instruction using instruction INST = 16'b0111110111000001
