// Seed: 3812717027
module module_0 (
    output tri0 id_0
);
  wire id_2;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri id_3,
    output wand id_4,
    input supply0 id_5,
    output logic id_6,
    input wand id_7,
    input wor id_8
);
  assign id_6 = 1;
  wire id_10;
  task id_11;
    output id_12;
    id_2  = 1;
    id_10 = id_1;
  endtask
  wire id_13 = 1'b0;
  assign id_11 = 1 & 1 != 1;
  wire id_14;
  if (1) wire id_15;
  else id_16 : assert property (@(posedge 1 or posedge id_7) 1);
  rtran #(1) (1);
  supply1 id_17;
  assign id_4  = id_3;
  assign id_11 = 1;
  assign id_13 = id_8;
  always id_6 <= 1'b0;
  wire id_18;
  module_0 modCall_1 (id_15);
  assign id_15 = id_1;
  wire id_19;
  assign id_17 = 1;
  assign id_4  = id_17;
  wire id_20;
  assign id_10 = 1;
endmodule
