// Seed: 870334912
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  reg id_5, id_6;
  logic id_7;
  logic id_8;
  type_11(
      1, 1, id_1
  );
  always @(posedge id_4) begin
    if (id_3[1]) begin
      id_2 = id_8;
    end else id_5 <= 1;
  end
endmodule
