Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_top_testbench_behav xil_defaultlib.soc_top_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'data_dep_op_sel' [D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/seq_core_top.v:163]
WARNING: [VRFC 10-5021] port 'instruction_wrback_in' is not connected on this instance [D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/seq_core_top.v:152]
WARNING: [VRFC 10-3705] select index 10 into 'mem' is out of bounds [D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/soc_top_testbench.v:66]
WARNING: [VRFC 10-3705] select index 11 into 'mem' is out of bounds [D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/soc_top_testbench.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.read
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.data_dep_ctrl
Compiling module xil_defaultlib.seq_core_top
Compiling module xil_defaultlib.seq_core_dmem
Compiling module xil_defaultlib.seq_core_imem
Compiling module xil_defaultlib.soc_top
Compiling module xil_defaultlib.soc_top_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_top_testbench_behav
