#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Mon Sep 23 17:29:51 2019
# Process ID: 11232
# Current directory: C:/Users/eddie/Desktop/Eddie_folder/FPGA/XILINX/ARTY_A7/Project/LED/LED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14704 C:\Users\eddie\Desktop\Eddie_folder\FPGA\XILINX\ARTY_A7\Project\LED\LED\LED.xpr
# Log file: C:/Users/eddie/Desktop/Eddie_folder/FPGA/XILINX/ARTY_A7/Project/LED/LED/vivado.log
# Journal file: C:/Users/eddie/Desktop/Eddie_folder/FPGA/XILINX/ARTY_A7/Project/LED/LED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/eddie/Desktop/Eddie_folder/FPGA/XILINX/ARTY_A7/Project/LED/LED/LED.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/eddie/Desktop/Eddie_folder/FPGA/XILINX/ARTY_A7/code/LED/LED' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 802.746 ; gain = 107.996
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 23 17:46:52 2019...
