# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_final_1.srcs/sources_1/new/file_reader.vhd" \
"../../../../project_final_1.srcs/sim_1/new/read_header_test.vhd" \

# Do not sort compile order
nosort
