set DESIGN_NAME                   "full_chip";
full_chip
set DESIGN_REF_DATA_PATH          ""  ;
set PATH_PREFIX                   ""
set ADDITIONAL_SEARCH_PATH        "  	.  				../../../lib/SMIC180/SCC018UG_UHD_RVT_V0p4a/liberty/1.8v	\ 
				../../../lib/SMIC180/SP018_V1.5b/SP018_V1p5b/SP018_V1p5b/syn					../../../lib/SMIC180/MEM_IP_20MHz/db"  
  	.  				../../../lib/SMIC180/SCC018UG_UHD_RVT_V0p4a/liberty/1.8v	 
				../../../lib/SMIC180/SP018_V1.5b/SP018_V1p5b/SP018_V1p5b/syn					../../../lib/SMIC180/MEM_IP_20MHz/db
######################################				  
set TARGET_LIBRARY_FILES          "scc018ug_uhd_rvt_ss_v1p62_125c_basic.db						  		SP018_V1p4_max.db
					"  ;      			   
scc018ug_uhd_rvt_ss_v1p62_125c_basic.db						  		SP018_V1p4_max.db
					
######################################
set ADDITIONAL_LINK_LIB_FILES     "   
					RA1SHD8192X64_slow_syn.db						RA1SHD8192X32_slow_syn.db	
					 " ;
   
					RA1SHD8192X64_slow_syn.db						RA1SHD8192X32_slow_syn.db	
					 
set alib_library_analysis_path .
.
set RTL_SOURCE_VERILOG  		  "    		
	                ../pre_sim/rtl/e203/soc/full_chip.v                         							                    ../pre_sim/rtl/e203/core/e203_biu.v																			../pre_sim/rtl/e203/core/e203_clk_ctrl.v                                                					../pre_sim/rtl/e203/core/e203_clkgate.v                                                 					../pre_sim/rtl/e203/core/e203_core.v                                                    					../pre_sim/rtl/e203/core/e203_cpu_top.v                                                 					../pre_sim/rtl/e203/core/e203_cpu.v                                                     					../pre_sim/rtl/e203/core/e203_dtcm_ctrl.v                                               					../pre_sim/rtl/e203/core/e203_dtcm_ram.v                                                					../pre_sim/rtl/e203/core/e203_extend_csr.v                                              					../pre_sim/rtl/e203/core/e203_exu_alu_bjp.v                                             					../pre_sim/rtl/e203/core/e203_exu_alu_csrctrl.v                                         					../pre_sim/rtl/e203/core/e203_exu_alu_dpath.v                                           					../pre_sim/rtl/e203/core/e203_exu_alu_lsuagu.v                                          					../pre_sim/rtl/e203/core/e203_exu_alu_muldiv.v                                          					../pre_sim/rtl/e203/core/e203_exu_alu_rglr.v                                            					../pre_sim/rtl/e203/core/e203_exu_alu.v                                                 					../pre_sim/rtl/e203/core/e203_exu_branchslv.v                                           					../pre_sim/rtl/e203/core/e203_exu_commit.v                                              					../pre_sim/rtl/e203/core/e203_exu_csr.v                                                 					../pre_sim/rtl/e203/core/e203_exu_decode.v                                              					../pre_sim/rtl/e203/core/e203_exu_disp.v											../pre_sim/rtl/e203/core/e203_exu_excp.v                                                					../pre_sim/rtl/e203/core/e203_exu_longpwbck.v                                           					../pre_sim/rtl/e203/core/e203_exu_nice.v                                                					../pre_sim/rtl/e203/core/e203_exu_oitf.v                                                					../pre_sim/rtl/e203/core/e203_exu_regfile.v                                             					../pre_sim/rtl/e203/core/e203_exu.v                                                     					../pre_sim/rtl/e203/core/e203_exu_wbck.v                                                					../pre_sim/rtl/e203/core/e203_ifu_ifetch.v                                              					../pre_sim/rtl/e203/core/e203_ifu_ift2icb.v                                             					../pre_sim/rtl/e203/core/e203_ifu_litebpu.v                                             					../pre_sim/rtl/e203/core/e203_ifu_minidec.v                                             					../pre_sim/rtl/e203/core/e203_ifu.v                                                     					../pre_sim/rtl/e203/core/e203_irq_sync.v                                                					../pre_sim/rtl/e203/core/e203_itcm_ctrl.v                                               					../pre_sim/rtl/e203/core/e203_itcm_ram.v                                                					../pre_sim/rtl/e203/core/e203_lsu_ctrl.v                                                					../pre_sim/rtl/e203/core/e203_lsu.v                                                     					../pre_sim/rtl/e203/core/e203_reset_ctrl.v                                              					../pre_sim/rtl/e203/core/e203_srams.v                                                   					../pre_sim/rtl/e203/debug/sirv_debug_csr.v                                              					../pre_sim/rtl/e203/debug/sirv_debug_module.v                                           					../pre_sim/rtl/e203/debug/sirv_debug_ram.v                                              					../pre_sim/rtl/e203/debug/sirv_debug_rom.v                                              					../pre_sim/rtl/e203/debug/sirv_jtag_dtm.v                                               					../pre_sim/rtl/e203/fab/sirv_icb1to16_bus.v                                             					../pre_sim/rtl/e203/fab/sirv_icb1to2_bus.v                                              					../pre_sim/rtl/e203/fab/sirv_icb1to8_bus.v                                              					../pre_sim/rtl/e203/general/sirv_1cyc_sram_ctrl.v                                       					../pre_sim/rtl/e203/general/sirv_gnrl_bufs.v                                            					../pre_sim/rtl/e203/general/sirv_gnrl_dffs.v                                            					../pre_sim/rtl/e203/general/sirv_gnrl_icbs.v                                            					../pre_sim/rtl/e203/general/sirv_gnrl_ram.v                                             					../pre_sim/rtl/e203/general/sirv_gnrl_xchecker.v                                        					../pre_sim/rtl/e203/general/sirv_sim_ram.v                                              					../pre_sim/rtl/e203/general/sirv_sram_icb_ctrl.v                                       						../pre_sim/rtl/e203/mems/sirv_mrom_top.v                                                					../pre_sim/rtl/e203/mems/sirv_mrom.v                                                    					../pre_sim/rtl/e203/perips/sirv_aon_lclkgen_regs.v                                      					../pre_sim/rtl/e203/perips/sirv_aon_porrst.v                                            					../pre_sim/rtl/e203/perips/sirv_aon_top.v                                               					../pre_sim/rtl/e203/perips/sirv_aon.v                                                   					../pre_sim/rtl/e203/perips/sirv_aon_wrapper.v                                           					../pre_sim/rtl/e203/perips/sirv_AsyncResetReg.v                                         					../pre_sim/rtl/e203/perips/sirv_AsyncResetRegVec_129.v                                  					../pre_sim/rtl/e203/perips/sirv_AsyncResetRegVec_1.v                                    					../pre_sim/rtl/e203/perips/sirv_AsyncResetRegVec_36.v                                   					../pre_sim/rtl/e203/perips/sirv_AsyncResetRegVec.v                                      					../pre_sim/rtl/e203/perips/sirv_clint_top.v                                             					../pre_sim/rtl/e203/perips/sirv_clint.v                                                 					../pre_sim/rtl/e203/perips/sirv_DeglitchShiftRegister.v                                 					../pre_sim/rtl/e203/perips/sirv_expl_axi_slv.v                                          					../pre_sim/rtl/e203/perips/sirv_flash_qspi_top.v                                        					../pre_sim/rtl/e203/perips/sirv_flash_qspi.v                                            					../pre_sim/rtl/e203/perips/sirv_hclkgen_regs.v                                          					../pre_sim/rtl/e203/perips/sirv_jtaggpioport.v                                          					../pre_sim/rtl/e203/perips/sirv_LevelGateway.v                                          					../pre_sim/rtl/e203/perips/sirv_plic_man.v                                              					../pre_sim/rtl/e203/perips/sirv_plic_top.v                                              					../pre_sim/rtl/e203/perips/sirv_pmu_core.v                                              					../pre_sim/rtl/e203/perips/sirv_pmu.v                                                   					../pre_sim/rtl/e203/perips/sirv_qspi_arbiter.v                                      						../pre_sim/rtl/e203/perips/sirv_qspi_fifo.v                                             					../pre_sim/rtl/e203/perips/sirv_qspi_media.v                                            					../pre_sim/rtl/e203/perips/sirv_qspi_physical.v                                         					../pre_sim/rtl/e203/perips/sirv_queue_1.v                                               					../pre_sim/rtl/e203/perips/sirv_queue.v                                                 					../pre_sim/rtl/e203/perips/sirv_repeater_6.v                                            					../pre_sim/rtl/e203/perips/sirv_ResetCatchAndSync_2.v                                   					../pre_sim/rtl/e203/perips/sirv_ResetCatchAndSync.v                                     					../pre_sim/rtl/e203/perips/sirv_rtc.v                                                   					../pre_sim/rtl/e203/perips/sirv_spi_flashmap.v                                          					../pre_sim/rtl/e203/perips/sirv_tlfragmenter_qspi_1.v                                   					../pre_sim/rtl/e203/perips/sirv_tl_repeater_5.v                                         					../pre_sim/rtl/e203/perips/sirv_tlwidthwidget_qspi.v                                    					../pre_sim/rtl/e203/perips/sirv_wdog.v                                                  					../pre_sim/rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v                             					../pre_sim/rtl/e203/perips/apb_adv_timer/apb_adv_timer.v                                					../pre_sim/rtl/e203/perips/apb_adv_timer/comparator.v                                   					../pre_sim/rtl/e203/perips/apb_adv_timer/input_stage.v                                  					../pre_sim/rtl/e203/perips/apb_adv_timer/prescaler.v                                    					../pre_sim/rtl/e203/perips/apb_adv_timer/timer_cntrl.v                                  					../pre_sim/rtl/e203/perips/apb_adv_timer/timer_module.v                                 					../pre_sim/rtl/e203/perips/apb_adv_timer/up_down_counter.v                              					../pre_sim/rtl/e203/perips/apb_gpio/apb_gpio.v                                          					../pre_sim/rtl/e203/perips/apb_i2c/apb_i2c.v                                            					../pre_sim/rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v                                					../pre_sim/rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v                               					../pre_sim/rtl/e203/perips/apb_spi_master/apb_spi_master.v                              					../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_apb_if.v                           					../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_clkgen.v									../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_controller.v                       					../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_fifo.v                             					../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_rx.v                               					../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_tx.v                               					../pre_sim/rtl/e203/perips/apb_uart/apb_uart.v                                          					../pre_sim/rtl/e203/perips/apb_uart/io_generic_fifo.v                                   					../pre_sim/rtl/e203/perips/apb_uart/uart_interrupt.v                                    					../pre_sim/rtl/e203/perips/apb_uart/uart_rx.v                                           					../pre_sim/rtl/e203/perips/apb_uart/uart_tx.v                                           					../pre_sim/rtl/e203/soc/e203_soc_top.v                                                  					../pre_sim/rtl/e203/subsys/e203_subsys_clint.v                                          					../pre_sim/rtl/e203/subsys/e203_subsys_gfcm.v                                           					../pre_sim/rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v                                					../pre_sim/rtl/e203/subsys/e203_subsys_hclkgen.v                                        					../pre_sim/rtl/e203/subsys/e203_subsys_main.v                                           					../pre_sim/rtl/e203/subsys/e203_subsys_mems.v                                           					../pre_sim/rtl/e203/subsys/e203_subsys_nice_core.v                                      					../pre_sim/rtl/e203/subsys/e203_subsys_perips.v                                         					../pre_sim/rtl/e203/subsys/e203_subsys_plic.v                                           					../pre_sim/rtl/e203/subsys/e203_subsys_pllclkdiv.v                                      					../pre_sim/rtl/e203/subsys/e203_subsys_pll.v                                            					../pre_sim/rtl/e203/subsys/e203_subsys_top.v
					"
    		
	                ../pre_sim/rtl/e203/soc/full_chip.v                         							                    ../pre_sim/rtl/e203/core/e203_biu.v																			../pre_sim/rtl/e203/core/e203_clk_ctrl.v                                                					../pre_sim/rtl/e203/core/e203_clkgate.v                                                 					../pre_sim/rtl/e203/core/e203_core.v                                                    					../pre_sim/rtl/e203/core/e203_cpu_top.v                                                 					../pre_sim/rtl/e203/core/e203_cpu.v                                                     					../pre_sim/rtl/e203/core/e203_dtcm_ctrl.v                                               					../pre_sim/rtl/e203/core/e203_dtcm_ram.v                                                					../pre_sim/rtl/e203/core/e203_extend_csr.v                                              					../pre_sim/rtl/e203/core/e203_exu_alu_bjp.v                                             					../pre_sim/rtl/e203/core/e203_exu_alu_csrctrl.v                                         					../pre_sim/rtl/e203/core/e203_exu_alu_dpath.v                                           					../pre_sim/rtl/e203/core/e203_exu_alu_lsuagu.v                                          					../pre_sim/rtl/e203/core/e203_exu_alu_muldiv.v                                          					../pre_sim/rtl/e203/core/e203_exu_alu_rglr.v                                            					../pre_sim/rtl/e203/core/e203_exu_alu.v                                                 					../pre_sim/rtl/e203/core/e203_exu_branchslv.v                                           					../pre_sim/rtl/e203/core/e203_exu_commit.v                                              					../pre_sim/rtl/e203/core/e203_exu_csr.v                                                 					../pre_sim/rtl/e203/core/e203_exu_decode.v                                              					../pre_sim/rtl/e203/core/e203_exu_disp.v											../pre_sim/rtl/e203/core/e203_exu_excp.v                                                					../pre_sim/rtl/e203/core/e203_exu_longpwbck.v                                           					../pre_sim/rtl/e203/core/e203_exu_nice.v                                                					../pre_sim/rtl/e203/core/e203_exu_oitf.v                                                					../pre_sim/rtl/e203/core/e203_exu_regfile.v                                             					../pre_sim/rtl/e203/core/e203_exu.v                                                     					../pre_sim/rtl/e203/core/e203_exu_wbck.v                                                					../pre_sim/rtl/e203/core/e203_ifu_ifetch.v                                              					../pre_sim/rtl/e203/core/e203_ifu_ift2icb.v                                             					../pre_sim/rtl/e203/core/e203_ifu_litebpu.v                                             					../pre_sim/rtl/e203/core/e203_ifu_minidec.v                                             					../pre_sim/rtl/e203/core/e203_ifu.v                                                     					../pre_sim/rtl/e203/core/e203_irq_sync.v                                                					../pre_sim/rtl/e203/core/e203_itcm_ctrl.v                                               					../pre_sim/rtl/e203/core/e203_itcm_ram.v                                                					../pre_sim/rtl/e203/core/e203_lsu_ctrl.v                                                					../pre_sim/rtl/e203/core/e203_lsu.v                                                     					../pre_sim/rtl/e203/core/e203_reset_ctrl.v                                              					../pre_sim/rtl/e203/core/e203_srams.v                                                   					../pre_sim/rtl/e203/debug/sirv_debug_csr.v                                              					../pre_sim/rtl/e203/debug/sirv_debug_module.v                                           					../pre_sim/rtl/e203/debug/sirv_debug_ram.v                                              					../pre_sim/rtl/e203/debug/sirv_debug_rom.v                                              					../pre_sim/rtl/e203/debug/sirv_jtag_dtm.v                                               					../pre_sim/rtl/e203/fab/sirv_icb1to16_bus.v                                             					../pre_sim/rtl/e203/fab/sirv_icb1to2_bus.v                                              					../pre_sim/rtl/e203/fab/sirv_icb1to8_bus.v                                              					../pre_sim/rtl/e203/general/sirv_1cyc_sram_ctrl.v                                       					../pre_sim/rtl/e203/general/sirv_gnrl_bufs.v                                            					../pre_sim/rtl/e203/general/sirv_gnrl_dffs.v                                            					../pre_sim/rtl/e203/general/sirv_gnrl_icbs.v                                            					../pre_sim/rtl/e203/general/sirv_gnrl_ram.v                                             					../pre_sim/rtl/e203/general/sirv_gnrl_xchecker.v                                        					../pre_sim/rtl/e203/general/sirv_sim_ram.v                                              					../pre_sim/rtl/e203/general/sirv_sram_icb_ctrl.v                                       						../pre_sim/rtl/e203/mems/sirv_mrom_top.v                                                					../pre_sim/rtl/e203/mems/sirv_mrom.v                                                    					../pre_sim/rtl/e203/perips/sirv_aon_lclkgen_regs.v                                      					../pre_sim/rtl/e203/perips/sirv_aon_porrst.v                                            					../pre_sim/rtl/e203/perips/sirv_aon_top.v                                               					../pre_sim/rtl/e203/perips/sirv_aon.v                                                   					../pre_sim/rtl/e203/perips/sirv_aon_wrapper.v                                           					../pre_sim/rtl/e203/perips/sirv_AsyncResetReg.v                                         					../pre_sim/rtl/e203/perips/sirv_AsyncResetRegVec_129.v                                  					../pre_sim/rtl/e203/perips/sirv_AsyncResetRegVec_1.v                                    					../pre_sim/rtl/e203/perips/sirv_AsyncResetRegVec_36.v                                   					../pre_sim/rtl/e203/perips/sirv_AsyncResetRegVec.v                                      					../pre_sim/rtl/e203/perips/sirv_clint_top.v                                             					../pre_sim/rtl/e203/perips/sirv_clint.v                                                 					../pre_sim/rtl/e203/perips/sirv_DeglitchShiftRegister.v                                 					../pre_sim/rtl/e203/perips/sirv_expl_axi_slv.v                                          					../pre_sim/rtl/e203/perips/sirv_flash_qspi_top.v                                        					../pre_sim/rtl/e203/perips/sirv_flash_qspi.v                                            					../pre_sim/rtl/e203/perips/sirv_hclkgen_regs.v                                          					../pre_sim/rtl/e203/perips/sirv_jtaggpioport.v                                          					../pre_sim/rtl/e203/perips/sirv_LevelGateway.v                                          					../pre_sim/rtl/e203/perips/sirv_plic_man.v                                              					../pre_sim/rtl/e203/perips/sirv_plic_top.v                                              					../pre_sim/rtl/e203/perips/sirv_pmu_core.v                                              					../pre_sim/rtl/e203/perips/sirv_pmu.v                                                   					../pre_sim/rtl/e203/perips/sirv_qspi_arbiter.v                                      						../pre_sim/rtl/e203/perips/sirv_qspi_fifo.v                                             					../pre_sim/rtl/e203/perips/sirv_qspi_media.v                                            					../pre_sim/rtl/e203/perips/sirv_qspi_physical.v                                         					../pre_sim/rtl/e203/perips/sirv_queue_1.v                                               					../pre_sim/rtl/e203/perips/sirv_queue.v                                                 					../pre_sim/rtl/e203/perips/sirv_repeater_6.v                                            					../pre_sim/rtl/e203/perips/sirv_ResetCatchAndSync_2.v                                   					../pre_sim/rtl/e203/perips/sirv_ResetCatchAndSync.v                                     					../pre_sim/rtl/e203/perips/sirv_rtc.v                                                   					../pre_sim/rtl/e203/perips/sirv_spi_flashmap.v                                          					../pre_sim/rtl/e203/perips/sirv_tlfragmenter_qspi_1.v                                   					../pre_sim/rtl/e203/perips/sirv_tl_repeater_5.v                                         					../pre_sim/rtl/e203/perips/sirv_tlwidthwidget_qspi.v                                    					../pre_sim/rtl/e203/perips/sirv_wdog.v                                                  					../pre_sim/rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v                             					../pre_sim/rtl/e203/perips/apb_adv_timer/apb_adv_timer.v                                					../pre_sim/rtl/e203/perips/apb_adv_timer/comparator.v                                   					../pre_sim/rtl/e203/perips/apb_adv_timer/input_stage.v                                  					../pre_sim/rtl/e203/perips/apb_adv_timer/prescaler.v                                    					../pre_sim/rtl/e203/perips/apb_adv_timer/timer_cntrl.v                                  					../pre_sim/rtl/e203/perips/apb_adv_timer/timer_module.v                                 					../pre_sim/rtl/e203/perips/apb_adv_timer/up_down_counter.v                              					../pre_sim/rtl/e203/perips/apb_gpio/apb_gpio.v                                          					../pre_sim/rtl/e203/perips/apb_i2c/apb_i2c.v                                            					../pre_sim/rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v                                					../pre_sim/rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v                               					../pre_sim/rtl/e203/perips/apb_spi_master/apb_spi_master.v                              					../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_apb_if.v                           					../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_clkgen.v									../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_controller.v                       					../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_fifo.v                             					../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_rx.v                               					../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_tx.v                               					../pre_sim/rtl/e203/perips/apb_uart/apb_uart.v                                          					../pre_sim/rtl/e203/perips/apb_uart/io_generic_fifo.v                                   					../pre_sim/rtl/e203/perips/apb_uart/uart_interrupt.v                                    					../pre_sim/rtl/e203/perips/apb_uart/uart_rx.v                                           					../pre_sim/rtl/e203/perips/apb_uart/uart_tx.v                                           					../pre_sim/rtl/e203/soc/e203_soc_top.v                                                  					../pre_sim/rtl/e203/subsys/e203_subsys_clint.v                                          					../pre_sim/rtl/e203/subsys/e203_subsys_gfcm.v                                           					../pre_sim/rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v                                					../pre_sim/rtl/e203/subsys/e203_subsys_hclkgen.v                                        					../pre_sim/rtl/e203/subsys/e203_subsys_main.v                                           					../pre_sim/rtl/e203/subsys/e203_subsys_mems.v                                           					../pre_sim/rtl/e203/subsys/e203_subsys_nice_core.v                                      					../pre_sim/rtl/e203/subsys/e203_subsys_perips.v                                         					../pre_sim/rtl/e203/subsys/e203_subsys_plic.v                                           					../pre_sim/rtl/e203/subsys/e203_subsys_pllclkdiv.v                                      					../pre_sim/rtl/e203/subsys/e203_subsys_pll.v                                            					../pre_sim/rtl/e203/subsys/e203_subsys_top.v
					
set REPORTS_DIR "reports"
reports
set RESULTS_DIR "results"
results
set search_path 		". ${ADDITIONAL_SEARCH_PATH} $search_path"
.    .      ../../../lib/SMIC180/SCC018UG_UHD_RVT_V0p4a/liberty/1.8v  
    ../../../lib/SMIC180/SP018_V1.5b/SP018_V1p5b/SP018_V1p5b/syn     ../../../lib/SMIC180/MEM_IP_20MHz/db .    .      ../../../lib/SMIC180/SCC018UG_UHD_RVT_V0p4a/liberty/1.8v  
    ../../../lib/SMIC180/SP018_V1.5b/SP018_V1p5b/SP018_V1p5b/syn     ../../../lib/SMIC180/MEM_IP_20MHz/db . /home/huzi/Env/syn2018/syn/O-2018.06-SP1/libraries/syn /home/huzi/Env/syn2018/syn/O-2018.06-SP1/minpower/syn /home/huzi/Env/syn2018/syn/O-2018.06-SP1/dw/syn_ver /home/huzi/Env/syn2018/syn/O-2018.06-SP1/dw/sim_ver
set target_library 		${TARGET_LIBRARY_FILES}
scc018ug_uhd_rvt_ss_v1p62_125c_basic.db						  		SP018_V1p4_max.db
					
set synthetic_library 		dw_foundation.sldb
dw_foundation.sldb
set link_library 		"* $target_library $ADDITIONAL_LINK_LIB_FILES $synthetic_library"
* scc018ug_uhd_rvt_ss_v1p62_125c_basic.db						  		SP018_V1p4_max.db
					    
					RA1SHD8192X64_slow_syn.db						RA1SHD8192X32_slow_syn.db	
					  dw_foundation.sldb
Running PRESTO HDLC
Compiling source file ../pre_sim/rtl/e203/soc/full_chip.v
Compiling source file ../pre_sim/rtl/e203/core/e203_biu.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_clk_ctrl.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_clkgate.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_core.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_cpu_top.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_cpu.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_dtcm_ctrl.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_dtcm_ram.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_extend_csr.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_alu_bjp.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_alu_csrctrl.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_alu_dpath.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_alu_lsuagu.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_alu_muldiv.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_alu_rglr.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_alu.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_branchslv.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_commit.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_csr.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_decode.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_disp.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_excp.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_longpwbck.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_nice.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_oitf.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_regfile.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_exu_wbck.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_ifu_ifetch.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_ifu_ift2icb.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_ifu_litebpu.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_ifu_minidec.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_ifu.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_irq_sync.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_itcm_ctrl.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_itcm_ram.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_lsu_ctrl.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_lsu.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_reset_ctrl.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/core/e203_srams.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/debug/sirv_debug_csr.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/debug/sirv_debug_module.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/debug/sirv_debug_ram.v
Compiling source file ../pre_sim/rtl/e203/debug/sirv_debug_rom.v
Compiling source file ../pre_sim/rtl/e203/debug/sirv_jtag_dtm.v
Compiling source file ../pre_sim/rtl/e203/fab/sirv_icb1to16_bus.v
Compiling source file ../pre_sim/rtl/e203/fab/sirv_icb1to2_bus.v
Compiling source file ../pre_sim/rtl/e203/fab/sirv_icb1to8_bus.v
Compiling source file ../pre_sim/rtl/e203/general/sirv_1cyc_sram_ctrl.v
Compiling source file ../pre_sim/rtl/e203/general/sirv_gnrl_bufs.v
Compiling source file ../pre_sim/rtl/e203/general/sirv_gnrl_dffs.v
Compiling source file ../pre_sim/rtl/e203/general/sirv_gnrl_icbs.v
Compiling source file ../pre_sim/rtl/e203/general/sirv_gnrl_ram.v
Compiling source file ../pre_sim/rtl/e203/general/sirv_gnrl_xchecker.v
Compiling source file ../pre_sim/rtl/e203/general/sirv_sim_ram.v
Compiling source file ../pre_sim/rtl/e203/general/sirv_sram_icb_ctrl.v
Compiling source file ../pre_sim/rtl/e203/mems/sirv_mrom_top.v
Compiling source file ../pre_sim/rtl/e203/mems/sirv_mrom.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_aon_lclkgen_regs.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_aon_porrst.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_aon_top.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_aon.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_aon_wrapper.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_AsyncResetReg.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_AsyncResetRegVec_129.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_AsyncResetRegVec_1.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_AsyncResetRegVec_36.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_AsyncResetRegVec.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_clint_top.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_clint.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_DeglitchShiftRegister.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_expl_axi_slv.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_flash_qspi_top.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_flash_qspi.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_hclkgen_regs.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_jtaggpioport.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_LevelGateway.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_plic_man.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_plic_top.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_pmu_core.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_pmu.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_qspi_arbiter.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_qspi_fifo.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_qspi_media.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_qspi_physical.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_queue_1.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_queue.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_repeater_6.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_ResetCatchAndSync_2.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_ResetCatchAndSync.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_rtc.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_spi_flashmap.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_tlfragmenter_qspi_1.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_tl_repeater_5.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_tlwidthwidget_qspi.v
Compiling source file ../pre_sim/rtl/e203/perips/sirv_wdog.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_adv_timer/apb_adv_timer.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_adv_timer/comparator.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_adv_timer/input_stage.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_adv_timer/prescaler.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_adv_timer/timer_cntrl.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_adv_timer/timer_module.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_adv_timer/up_down_counter.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_gpio/apb_gpio.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_i2c/apb_i2c.v
Opening include file i2c_master_defines.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v
Opening include file i2c_master_defines.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v
Opening include file i2c_master_defines.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_spi_master/apb_spi_master.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_apb_if.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_clkgen.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_controller.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_fifo.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_rx.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_spi_master/spi_master_tx.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_uart/apb_uart.v
Warning:  ../pre_sim/rtl/e203/perips/apb_uart/apb_uart.v:35: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file ../pre_sim/rtl/e203/perips/apb_uart/io_generic_fifo.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_uart/uart_interrupt.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_uart/uart_rx.v
Compiling source file ../pre_sim/rtl/e203/perips/apb_uart/uart_tx.v
Compiling source file ../pre_sim/rtl/e203/soc/e203_soc_top.v
Compiling source file ../pre_sim/rtl/e203/subsys/e203_subsys_clint.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/subsys/e203_subsys_gfcm.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/subsys/e203_subsys_hclkgen.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/subsys/e203_subsys_main.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/subsys/e203_subsys_mems.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/subsys/e203_subsys_nice_core.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/subsys/e203_subsys_perips.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/subsys/e203_subsys_plic.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/subsys/e203_subsys_pllclkdiv.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/subsys/e203_subsys_pll.v
Opening include file e203_defines.v
Opening include file config.v
Compiling source file ../pre_sim/rtl/e203/subsys/e203_subsys_top.v
Opening include file e203_defines.v
Opening include file config.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Warning: Overwriting design file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'full_chip'.
Error: Can't find inout port 'io_pads_gpioB_o_oe' on reference to 'e203_soc_top' in 'full_chip'. (LINK-1)
Writing ddc file 'results/full_chip_read.ddc'.
Current design is 'full_chip'.

  Linking design 'full_chip'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (165 designs)             /home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/full_chip.db, etc
  scc018ug_uhd_rvt_ss_v1p62_125c_basic (library)
                              /home/huzi/Soc/lib/SMIC180/SCC018UG_UHD_RVT_V0p4a/liberty/1.8v/scc018ug_uhd_rvt_ss_v1p62_125c_basic.db
  SP018_V1p4_max (library)    /home/huzi/Soc/lib/SMIC180/SP018_V1.5b/SP018_V1p5b/SP018_V1p5b/syn/SP018_V1p4_max.db
  USERLIB (library)           /home/huzi/Soc/lib/SMIC180/MEM_IP_20MHz/db/RA1SHD8192X64_slow_syn.db
  USERLIB (library)           /home/huzi/Soc/lib/SMIC180/MEM_IP_20MHz/db/RA1SHD8192X32_slow_syn.db
  dw_foundation.sldb (library)
                              /home/huzi/Env/syn2018/syn/O-2018.06-SP1/libraries/syn/dw_foundation.sldb

Error: Can't find inout port 'io_pads_gpioB_o_oe' on reference to 'e203_soc_top' in 'full_chip'. (LINK-1)
Warning: Unable to resolve reference 'e203_soc_top' in 'full_chip'. (LINK-5)
# ------------------------------ File information------------------------------
#                  File name : constrain for syn
#                  Author    : CLM 
#                  Version   : 1.0
# ===============================================================================
# Modification History
# Date		By		Version	Change Description
# ===================================================
# 10/30/23		CLM		1.0		initial version
set 	RST_PERIOD 				36000
36000
set 	CLK_HFEXTCLK_PERIOD 			50
50
set 	CLK_LFEXTCLK_PERIOD 			20000	
20000
set 	CLK_JTAGCLK_PERIOD	 		1000	
1000
set 	CLK_SKEW_SETUP 			0.5
0.5
set 	CLK_SKEW_HOLD 			0.5
0.5
set 	CLK_SOURCE_LATENCY 			2
2
set 	CLK_NETWORK_LATENCY 			4
4
set 	CLK_TRAN 				1
1
set 	IN_DELAY_MASTER 			3
3
set 	OUT_DELAY_MASTER 			3
3
set 	IN_TRAN 				0.5
0.5
set 	OUT_LOAD 				15
15
set 	MAX_FANOUT   				15
15
set 	MAX_CAP     				0.25	
0.25
set    MAX_TRAN                        	2.4	
2.4
reset_design
1
#============================================= CLK  DEFINITION ===========================================#               
create_clock -period 	$CLK_HFEXTCLK_PERIOD 	-name hfextclk	 				[get_ports  hfextclk]
1
create_clock -period 	$CLK_LFEXTCLK_PERIOD	-name lfextclk					[get_ports  lfextclk]
1
create_clock -period 	$CLK_JTAGCLK_PERIOD	-name	JTAG_CLK					[get_ports	io_pads_jtag_TCK_i_ival]
1
create_clock -period	$RST_PERIOD			-name rst_n		-waveform {460 35540}	 [get_ports io_pads_aon_erst_n_i_ival]
1
#--------------------
set_clock_uncertainty -setup 	$CLK_SKEW_SETUP 		[get_clocks {hfextclk lfextclk rst_n JTAG_CLK}]     
1
set_clock_uncertainty -hold 	$CLK_SKEW_HOLD  		[get_clocks {hfextclk lfextclk rst_n JTAG_CLK}]     
1
set_clock_latency     -source  	$CLK_SOURCE_LATENCY 		[get_clocks {hfextclk lfextclk rst_n JTAG_CLK}]                                 
1
set_clock_latency     		$CLK_NETWORK_LATENCY  		[get_clocks {hfextclk lfextclk rst_n JTAG_CLK}]                             
1
set_clock_transition 		$CLK_TRAN  			[get_clocks {hfextclk lfextclk rst_n JTAG_CLK}]  
1
set_dont_touch_network                                  [get_clocks {hfextclk lfextclk rst_n JTAG_CLK}]    
1
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_CLKMUX2]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_CLKMUX2' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_CLKOR2]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_CLKOR2' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch	 [get_cells u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/latch]
Warning: Can't find object 'u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/latch' in design 'full_chip'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
#============================================= I/O Timing     ===========================================#
set_output_delay 		$OUT_DELAY_MASTER  	-clock hfextclk		[get_ports hfxoscen]
1
set_output_delay 		$OUT_DELAY_MASTER  	-clock lfextclk		[get_ports lfxoscen]
1
set_output_delay 		$OUT_DELAY_MASTER  	-clock JTAG_CLK		[get_ports io_pads_jtag_TDO_o]
1
# set_output_delay 		$OUT_DELAY_MASTER  	-clock hfextclk		[get_ports {io_pads_gpioA io_pads_gpioB}]
set_output_delay 		$OUT_DELAY_MASTER  	-clock hfextclk		[get_ports {io_pads_qspi0_sck_o_oval io_pads_qspi0_cs_0_o_oval}]
1
# set_output_delay 		$OUT_DELAY_MASTER  	-clock hfextclk		[get_ports {io_pads_qspi0_dq_0 io_pads_qspi0_dq_1}]
# set_output_delay 		$OUT_DELAY_MASTER  	-clock hfextclk		[get_ports {io_pads_qspi0_dq_2 io_pads_qspi0_dq_3}]
set_output_delay 		$OUT_DELAY_MASTER  	-clock lfextclk		[get_ports {io_pads_aon_pmu_padrst_o_oval io_pads_aon_pmu_vddpaden_o_oval}]
1
set_input_delay 		$IN_DELAY_MASTER		-clock JTAG_CLK		[get_ports {io_pads_jtag_TMS_i_ival io_pads_jtag_TDI_i_ival}] 
1
set_input_delay 		$IN_DELAY_MASTER		-clock hfextclk		[get_ports {io_pads_gpioA io_pads_gpioB}] 
1
set_input_delay 		$IN_DELAY_MASTER  	-clock hfextclk		[get_ports {io_pads_qspi0_dq_0 io_pads_qspi0_dq_1}]
1
set_input_delay 		$IN_DELAY_MASTER  	-clock hfextclk		[get_ports {io_pads_qspi0_dq_2 io_pads_qspi0_dq_3}]
1
set_input_delay 		$IN_DELAY_MASTER  	-clock lfextclk		[get_ports {io_pads_dbgmode0_n_i_ival}]
1
set_input_delay 		$IN_DELAY_MASTER  	-clock lfextclk		[get_ports {io_pads_dbgmode1_n_i_ival}]
1
set_input_delay 		$IN_DELAY_MASTER  	-clock lfextclk		[get_ports {io_pads_dbgmode2_n_i_ival}]
1
set_input_delay 		$IN_DELAY_MASTER		-clock lfextclk		[get_ports io_pads_bootrom_n_i_ival]
1
set_input_delay 		$IN_DELAY_MASTER		-clock lfextclk		[get_ports io_pads_aon_pmu_dwakeup_n_i_ival]
1
set_input_delay 		$IN_DELAY_MASTER		-clock hfextclk		[get_ports test_mode]
1
set_input_delay 		$IN_DELAY_MASTER		-clock lfextclk		[get_ports test_mode]	-add_delay
1
set_input_transition 	$IN_TRAN 	[all_inputs]
1
set_load 			$OUT_LOAD 	[all_outputs]
1
set ALL_EX_OUT 			[remove_from_collection [current_design] [all_outputs]]
Current design is 'full_chip'.
{full_chip}
set ALL_EX_OUT_IN 			[remove_from_collection $ALL_EX_OUT [all_inputs]]
{full_chip}
set_max_transition 			$MAX_TRAN 		$ALL_EX_OUT_IN 
1
set_max_fanout  				$MAX_FANOUT  	$ALL_EX_OUT_IN
1
set_max_capacitance 			$MAX_CAP 		$ALL_EX_OUT_IN
1
#============================================= TIMING EXCEPTION  ===========================================#	
set	timing_non_unate_clock_compatibility  true
true
set 	enable_recovery_removal_arcs true																		
true
Alib files are up-to-date.

Information: There are 148 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition ss_v1p62_125c set on design full_chip has different process,
voltage and temperatures parameters than the parameters at which target library 
SP018_V1p4_max is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'full_chip'
Warning: The design named full_chip has 80 out of 158 cells marked size-only, which may limit optimization. (OPT-301)
Error: Can't find inout port 'io_pads_gpioB_o_oe' on reference to 'e203_soc_top' in 'full_chip'. (LINK-1)
Warning: Unable to resolve reference 'e203_soc_top' in 'full_chip'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  696784.6      0.00       0.0    7866.6                          
    0:00:00  696784.6      0.00       0.0    7866.6                          
    0:00:00  696784.6      0.00       0.0    7866.6                          
    0:00:00  696784.6      0.00       0.0    7866.6                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          

  Beginning Delay Optimization
  ----------------------------
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  696395.1      0.00       0.0    7866.6                          
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
    0:00:00  696395.1      0.00       0.0    7866.6                          
Loading db file '/home/huzi/Soc/lib/SMIC180/SCC018UG_UHD_RVT_V0p4a/liberty/1.8v/scc018ug_uhd_rvt_ss_v1p62_125c_basic.db'
Loading db file '/home/huzi/Soc/lib/SMIC180/SP018_V1.5b/SP018_V1p5b/SP018_V1p5b/syn/SP018_V1p4_max.db'
Loading db file '/home/huzi/Soc/lib/SMIC180/MEM_IP_20MHz/db/RA1SHD8192X64_slow_syn.db'
Loading db file '/home/huzi/Soc/lib/SMIC180/MEM_IP_20MHz/db/RA1SHD8192X32_slow_syn.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Writing ddc file 'results/full_chip_mapped_0.ddc'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 148 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loading db file '/home/huzi/Soc/lib/SMIC180/SCC018UG_UHD_RVT_V0p4a/liberty/1.8v/scc018ug_uhd_rvt_ss_v1p62_125c_basic.db'
Loading db file '/home/huzi/Soc/lib/SMIC180/SP018_V1.5b/SP018_V1p5b/SP018_V1p5b/syn/SP018_V1p4_max.db'
Loading db file '/home/huzi/Soc/lib/SMIC180/MEM_IP_20MHz/db/RA1SHD8192X64_slow_syn.db'
Loading db file '/home/huzi/Soc/lib/SMIC180/MEM_IP_20MHz/db/RA1SHD8192X32_slow_syn.db'
Loaded alib file './alib-52/scc018ug_uhd_rvt_ss_v1p62_125c_basic.db.alib'
Loaded alib file './alib-52/SP018_V1p4_max.db.alib' (placeholder)
Warning: Operating condition ss_v1p62_125c set on design full_chip has different process,
voltage and temperatures parameters than the parameters at which target library 
SP018_V1p4_max is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
Error: Can't find inout port 'io_pads_gpioB_o_oe' on reference to 'e203_soc_top' in 'full_chip'. (LINK-1)
Warning: Unable to resolve reference 'e203_soc_top' in 'full_chip'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PULLUHD1' in the library 'scc018ug_uhd_rvt_ss_v1p62_125c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'PULLUHD0' in the library 'scc018ug_uhd_rvt_ss_v1p62_125c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'BUSHOLDUHD' in the library 'scc018ug_uhd_rvt_ss_v1p62_125c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDIODE8' in the library 'SP018_V1p4_max' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDIODE' in the library 'SP018_V1p4_max' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design full_chip, since there are no registers. (PWR-806)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8462
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8462

Threshold voltage group cell usage:
>> scc018ug_uhd_rvt 44.59%, undefined 55.41%

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8462
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8462
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8402

Threshold voltage group cell usage:
>> scc018ug_uhd_rvt 44.59%, undefined 55.41%

  Beginning Delay Optimization
  ----------------------------
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8402


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:01  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
    0:00:02  696395.1      0.00       0.0    7866.6                              1.8402
Loading db file '/home/huzi/Soc/lib/SMIC180/SCC018UG_UHD_RVT_V0p4a/liberty/1.8v/scc018ug_uhd_rvt_ss_v1p62_125c_basic.db'
Loading db file '/home/huzi/Soc/lib/SMIC180/SP018_V1.5b/SP018_V1p5b/SP018_V1p5b/syn/SP018_V1p4_max.db'
Loading db file '/home/huzi/Soc/lib/SMIC180/MEM_IP_20MHz/db/RA1SHD8192X64_slow_syn.db'
Loading db file '/home/huzi/Soc/lib/SMIC180/MEM_IP_20MHz/db/RA1SHD8192X32_slow_syn.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing ddc file 'results/full_chip_compile_ultra.ddc'.
Writing ddc file 'results/full_chip_mapped.ddc'.
Writing verilog file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/netlist/full_chip_mapped.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/huzi/Soc/risc-v/20241209_V1.0_group9/syn/results/full_chip_mapped.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
