`begin_keywords "1800-2017"
`line 1 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 1
 
 
 

`line 5 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
 

`line 7 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
package rv_timer_reg_pkg;

`line 9 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
   
  parameter int N_HARTS = 1;
  parameter int N_TIMERS = 1;

`line 13 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
   
  parameter int BlockAw = 9;

`line 16 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
   
   
   
  typedef struct packed {
    logic        q;
  } rv_timer_reg2hw_ctrl_mreg_t;

`line 23 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
  typedef struct packed {
    struct packed {
      logic [11:0] q;
    } prescale;
    struct packed {
      logic [7:0]  q;
    } step;
  } rv_timer_reg2hw_cfg0_reg_t;

`line 32 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
  typedef struct packed {
    logic [31:0] q;
  } rv_timer_reg2hw_timer_v_lower0_reg_t;

`line 36 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
  typedef struct packed {
    logic [31:0] q;
  } rv_timer_reg2hw_timer_v_upper0_reg_t;

`line 40 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
  typedef struct packed {
    logic [31:0] q;
    logic        qe;
  } rv_timer_reg2hw_compare_lower0_0_reg_t;

`line 45 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
  typedef struct packed {
    logic [31:0] q;
    logic        qe;
  } rv_timer_reg2hw_compare_upper0_0_reg_t;

`line 50 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
  typedef struct packed {
    logic        q;
  } rv_timer_reg2hw_intr_enable0_mreg_t;

`line 54 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
  typedef struct packed {
    logic        q;
  } rv_timer_reg2hw_intr_state0_mreg_t;

`line 58 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
  typedef struct packed {
    logic        q;
    logic        qe;
  } rv_timer_reg2hw_intr_test0_mreg_t;


`line 64 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } rv_timer_hw2reg_timer_v_lower0_reg_t;

`line 69 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } rv_timer_hw2reg_timer_v_upper0_reg_t;

`line 74 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
  typedef struct packed {
    logic        d;
    logic        de;
  } rv_timer_hw2reg_intr_state0_mreg_t;


`line 80 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
   
   
   
  typedef struct packed {
    rv_timer_reg2hw_ctrl_mreg_t [0:0] ctrl;  
    rv_timer_reg2hw_cfg0_reg_t cfg0;  
    rv_timer_reg2hw_timer_v_lower0_reg_t timer_v_lower0;  
    rv_timer_reg2hw_timer_v_upper0_reg_t timer_v_upper0;  
    rv_timer_reg2hw_compare_lower0_0_reg_t compare_lower0_0;  
    rv_timer_reg2hw_compare_upper0_0_reg_t compare_upper0_0;  
    rv_timer_reg2hw_intr_enable0_mreg_t [0:0] intr_enable0;  
    rv_timer_reg2hw_intr_state0_mreg_t [0:0] intr_state0;  
    rv_timer_reg2hw_intr_test0_mreg_t [0:0] intr_test0;  
  } rv_timer_reg2hw_t;

`line 95 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
   
   
   
  typedef struct packed {
    rv_timer_hw2reg_timer_v_lower0_reg_t timer_v_lower0;  
    rv_timer_hw2reg_timer_v_upper0_reg_t timer_v_upper0;  
    rv_timer_hw2reg_intr_state0_mreg_t [0:0] intr_state0;  
  } rv_timer_hw2reg_t;

`line 104 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
   
  parameter logic [BlockAw-1:0] RV_TIMER_CTRL_OFFSET = 9'h 0;
  parameter logic [BlockAw-1:0] RV_TIMER_CFG0_OFFSET = 9'h 100;
  parameter logic [BlockAw-1:0] RV_TIMER_TIMER_V_LOWER0_OFFSET = 9'h 104;
  parameter logic [BlockAw-1:0] RV_TIMER_TIMER_V_UPPER0_OFFSET = 9'h 108;
  parameter logic [BlockAw-1:0] RV_TIMER_COMPARE_LOWER0_0_OFFSET = 9'h 10c;
  parameter logic [BlockAw-1:0] RV_TIMER_COMPARE_UPPER0_0_OFFSET = 9'h 110;
  parameter logic [BlockAw-1:0] RV_TIMER_INTR_ENABLE0_OFFSET = 9'h 114;
  parameter logic [BlockAw-1:0] RV_TIMER_INTR_STATE0_OFFSET = 9'h 118;
  parameter logic [BlockAw-1:0] RV_TIMER_INTR_TEST0_OFFSET = 9'h 11c;


`line 116 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
   
  typedef enum int {
    RV_TIMER_CTRL,
    RV_TIMER_CFG0,
    RV_TIMER_TIMER_V_LOWER0,
    RV_TIMER_TIMER_V_UPPER0,
    RV_TIMER_COMPARE_LOWER0_0,
    RV_TIMER_COMPARE_UPPER0_0,
    RV_TIMER_INTR_ENABLE0,
    RV_TIMER_INTR_STATE0,
    RV_TIMER_INTR_TEST0
  } rv_timer_id_e;

`line 129 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 0
   
  parameter logic [3:0] RV_TIMER_PERMIT [9] = '{
    4'b 0001,  
    4'b 0111,  
    4'b 1111,  
    4'b 1111,  
    4'b 1111,  
    4'b 1111,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001   
  };
endpackage


`line 144 "../src/merl_azadi-II_azadi-pkg_1.0/src/periph/rv_timer/rtl/rv_timer_reg_pkg.sv" 2
