
---------- Begin Simulation Statistics ----------
final_tick                               339944758500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201366                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686144                       # Number of bytes of host memory used
host_op_rate                                   370865                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   496.61                       # Real time elapsed on the host
host_tick_rate                              684531664                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.339945                       # Number of seconds simulated
sim_ticks                                339944758500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955942                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560997                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565652                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1455                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562123                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             200                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              173                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570363                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2727                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.798895                       # CPI: cycles per instruction
system.cpu.discardedOps                          4313                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895266                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086499                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169156                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       461318123                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147083                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        679889517                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       218571394                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2623599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5255775                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2630834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5263091                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            413                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 339944758500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                584                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2623436                       # Transaction distribution
system.membus.trans_dist::CleanEvict              149                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631606                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           584                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7887965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7887965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    672720128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               672720128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632190                       # Request fanout histogram
system.membus.respLayer1.occupancy        24389395500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26243629500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 339944758500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5254056                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             776                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631613                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631613                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           399                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          245                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7894550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7895348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        51072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673597184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673648256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2623998                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335799808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5256255                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000090                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009496                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5255781     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    474      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5256255                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7892785500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6579648992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            997999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 339944758500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   42                       # number of demand (read+write) hits
system.l2.demand_hits::total                       58                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data                  42                       # number of overall hits
system.l2.overall_hits::total                      58                       # number of overall hits
system.l2.demand_misses::.cpu.inst                383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631816                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632199                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               383                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631816                       # number of overall misses
system.l2.overall_misses::total               2632199                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33270500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 241085372000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241118642500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33270500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 241085372000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241118642500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              399                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2631858                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2632257                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             399                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2631858                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2632257                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.959900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999984                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999978                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.959900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999984                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999978                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86868.146214                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91604.189655                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91603.500533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86868.146214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91604.189655                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91603.500533                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2623436                       # number of writebacks
system.l2.writebacks::total                   2623436                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632190                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632190                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29303000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 214766755500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 214796058500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29303000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 214766755500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 214796058500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999975                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999975                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76709.424084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81604.264255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81603.553885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76709.424084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81604.264255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81603.553885                       # average overall mshr miss latency
system.l2.replacements                        2623998                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2630620                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2630620                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2630620                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2630620                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 241065142000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  241065142000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91603.812273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91603.812273                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 214749082000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 214749082000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81603.812273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81603.812273                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33270500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33270500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.959900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.959900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86868.146214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86868.146214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29303000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29303000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76709.424084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76709.424084                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     20230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.857143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.857143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96333.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96333.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17673500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17673500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.824490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.824490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87492.574257                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87492.574257                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 339944758500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8124.307996                       # Cycle average of tags in use
system.l2.tags.total_refs                     5263021                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632190                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.959050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8121.348946                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991737                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          700                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          389                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  86840670                       # Number of tag accesses
system.l2.tags.data_accesses                 86840670                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 339944758500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          48896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336871424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336920320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    335799808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       335799808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2631808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2632190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2623436                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2623436                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            143835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         990959312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             991103147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       143835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           143835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      987806988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            987806988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      987806988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           143835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        990959312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1978910135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5246872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000188685500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       327917                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       327917                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10270540                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4932050                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2623436                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5246872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            327894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            327961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            327904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            327808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            327808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           327966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           327948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           327890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           327834                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 102679423250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26321900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            201386548250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19504.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38254.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4857848                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4872547                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5246872                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 153724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 327937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 327922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 327919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 327930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 327944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 327919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 174215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       780830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    861.541980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   754.703701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.246053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3047      0.39%      0.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        68948      8.83%      9.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33802      4.33%     13.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15641      2.00%     15.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11391      1.46%     17.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13231      1.69%     18.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48412      6.20%     24.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42102      5.39%     30.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       544256     69.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       780830                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       327917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.053977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.003860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.191946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        327916    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        327917                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       327917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.041798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           327855     99.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        327917                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336920320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               335798208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336920320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335799808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       991.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       987.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    991.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    987.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  339944727000                       # Total gap between requests
system.mem_ctrls.avgGap                      64682.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        48896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336871424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    335798208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 143835.134319330886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 990959311.996569633484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 987802281.410966396332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5246872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25067500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 201361480750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8398447962000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32810.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38255.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1600658.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2787241800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1481454150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18790809240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13691861640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26834567760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82770526500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      60837291360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       207193752450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        609.492417                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 155296563000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11351340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 173296855500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2787898680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1481795700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18796863960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13696679700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26834567760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      82770674700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      60837166560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       207205647060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        609.527407                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 155291953250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11351340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 173301465250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    339944758500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 339944758500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31779990                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31779990                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31779990                       # number of overall hits
system.cpu.icache.overall_hits::total        31779990                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          399                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            399                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          399                       # number of overall misses
system.cpu.icache.overall_misses::total           399                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34483000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34483000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34483000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34483000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31780389                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31780389                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31780389                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31780389                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86423.558897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86423.558897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86423.558897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86423.558897                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          399                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          399                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34084000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34084000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85423.558897                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85423.558897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85423.558897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85423.558897                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31779990                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31779990                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          399                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           399                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34483000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34483000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31780389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31780389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86423.558897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86423.558897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34084000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34084000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85423.558897                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85423.558897                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 339944758500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           338.871084                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31780389                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               399                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          79650.097744                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   338.871084                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.330929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.330929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.389648                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         508486623                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        508486623                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 339944758500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 339944758500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 339944758500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81118617                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81118617                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81118657                       # number of overall hits
system.cpu.dcache.overall_hits::total        81118657                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5262089                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5262089                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5262120                       # number of overall misses
system.cpu.dcache.overall_misses::total       5262120                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 499124887500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 499124887500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 499124887500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 499124887500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380706                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380706                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380777                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380777                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060917                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060917                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94852.992319                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94852.992319                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94852.433525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94852.433525                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2630620                       # number of writebacks
system.cpu.dcache.writebacks::total           2630620                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630249                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2631840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2631840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2631858                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2631858                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 245031998500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245031998500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 245033660500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 245033660500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93102.923620                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93102.923620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93102.918357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93102.918357                       # average overall mshr miss latency
system.cpu.dcache.replacements                2630834                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21136500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21136500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        84546                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        84546                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85297.356828                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85297.356828                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79074754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79074754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5261839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5261839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 499103751000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 499103751000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94853.482024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94853.482024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 245012636000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 245012636000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93103.596919                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93103.596919                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.436620                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.436620                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1662000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1662000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 92333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 339944758500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.855760                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750583                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2631858                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.821847                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.855760                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          701                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1384725378                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1384725378                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 339944758500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 339944758500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
