--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Jun 18 20:58:34 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     PISO_reg
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            43 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.997ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt__i0  (from clk_c +)
   Destination:    FD1S3AX    D              ena_22  (to clk_c +)

   Delay:                   4.178ns  (16.7% logic, 83.3% route), 3 logic levels.

 Constraint Details:

      4.178ns data_path cnt__i0 to ena_22 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.997ns

 Path Details: cnt__i0 to ena_22

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt__i0 (from clk_c)
Route         5   e 1.441                                  cnt[0]
LUT4        ---     0.166              A to Z              i1_4_lut_4_lut_rep_2
Route         1   e 1.020                                  n249
LUT4        ---     0.166              C to Z              i110_3_lut
Route         1   e 1.020                                  ena_N_25
                  --------
                    4.178  (16.7% logic, 83.3% route), 3 logic levels.


Passed:  The following path meets requirements by 1.041ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt__i2  (from clk_c +)
   Destination:    FD1S3AX    D              ena_22  (to clk_c +)

   Delay:                   4.134ns  (16.9% logic, 83.1% route), 3 logic levels.

 Constraint Details:

      4.134ns data_path cnt__i2 to ena_22 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.041ns

 Path Details: cnt__i2 to ena_22

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt__i2 (from clk_c)
Route         4   e 1.397                                  cnt[2]
LUT4        ---     0.166              B to Z              i1_4_lut_4_lut_rep_2
Route         1   e 1.020                                  n249
LUT4        ---     0.166              C to Z              i110_3_lut
Route         1   e 1.020                                  ena_N_25
                  --------
                    4.134  (16.9% logic, 83.1% route), 3 logic levels.


Passed:  The following path meets requirements by 1.041ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt__i1  (from clk_c +)
   Destination:    FD1S3AX    D              ena_22  (to clk_c +)

   Delay:                   4.134ns  (16.9% logic, 83.1% route), 3 logic levels.

 Constraint Details:

      4.134ns data_path cnt__i1 to ena_22 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.041ns

 Path Details: cnt__i1 to ena_22

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt__i1 (from clk_c)
Route         4   e 1.397                                  cnt[1]
LUT4        ---     0.166              C to Z              i1_4_lut_4_lut_rep_2
Route         1   e 1.020                                  n249
LUT4        ---     0.166              C to Z              i110_3_lut
Route         1   e 1.020                                  ena_N_25
                  --------
                    4.134  (16.9% logic, 83.1% route), 3 logic levels.

Report: 4.003 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     4.003 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  43 paths, 35 nets, and 77 connections (68.1% coverage)


Peak memory: 92012544 bytes, TRCE: 49152 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
