Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Sohanghpurwala, A.A., Hassan, M.W., Athanas, P.","Hardware accelerated SAT solvers—A survey",2017,"Journal of Parallel and Distributed Computing","106",,,"170","184",,,10.1016/j.jpdc.2016.12.014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85009410515&doi=10.1016%2fj.jpdc.2016.12.014&partnerID=40&md5=a8a182f53e13292d6d51f4062ad6aed3",Article,Scopus,2-s2.0-85009410515
"Marlow, R., Ma, S., Lee, K., Love, A., Athanas, P.","Incorporating rapid design assembly into a virtual prototyping environment",2017,"Proceedings - 2016 16th International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, SAMOS 2016",,, 7818376,"378","383",,,10.1109/SAMOS.2016.7818376,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013750926&doi=10.1109%2fSAMOS.2016.7818376&partnerID=40&md5=f9903c7074d12f6441986bb0b631fcbe",Conference Paper,Scopus,2-s2.0-85013750926
"Koehn, T., Athanas, P.","Arbitrary streaming permutations with minimum memory and latency",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967004,"","",,1,10.1145/2966986.2967004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85001121759&doi=10.1145%2f2966986.2967004&partnerID=40&md5=2a0fb1cb77a7cd338f59696a6db87ca7",Conference Paper,Scopus,2-s2.0-85001121759
"Koehn, T., Athanas, P.","Finding Space-Time Stream Permutations for Minimum Memory and Latency",2016,"Proceedings - 24th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2016",,, 7544777,"196","",,,10.1109/FCCM.2016.54,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987600706&doi=10.1109%2fFCCM.2016.54&partnerID=40&md5=a3f229234da1c809f0afead3bf0493bf",Conference Paper,Scopus,2-s2.0-84987600706
"Zeng, K., Athanas, P.","A q-gram birthmarking approach to predicting reusable hardware",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459474,"1112","1115",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973615682&partnerID=40&md5=2bfa345a2db40438ef1b87ea9a2d95b4",Conference Paper,Scopus,2-s2.0-84973615682
"Lee, K., Athanas, P.","Shape exploration for modules in rapid assembly workflows",2016,"2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015",,, 7393358,"","",,1,10.1109/ReConFig.2015.7393358,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964334049&doi=10.1109%2fReConFig.2015.7393358&partnerID=40&md5=592f2c3adf23724ecd903fd4b7255a2e",Conference Paper,Scopus,2-s2.0-84964334049
"Koehn, T., Athanas, P.","Buffering strategies for ultra high-throughput stream processing",2016,"2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015",,, 7393294,"","",,,10.1109/ReConFig.2015.7393294,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964355568&doi=10.1109%2fReConFig.2015.7393294&partnerID=40&md5=784af31b7a92e1563a25d5eae846f5a8",Conference Paper,Scopus,2-s2.0-84964355568
"Koehn, T., Carrick, M., Athanas, P.","An efficient structure for run-time configuration of synthesis and channelizer filter banks",2016,"2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015",,, 7393302,"","",,,10.1109/ReConFig.2015.7393302,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964391237&doi=10.1109%2fReConFig.2015.7393302&partnerID=40&md5=4c5aba7a9822f0aa3cf1d834b6f11a9d",Conference Paper,Scopus,2-s2.0-84964391237
"Koehn, T., Athanas, P.","Automating structured matrix-matrix multiplication for stream processing",2016,"2016 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2016",,, 7857158,"","",,,10.1109/ReConFig.2016.7857158,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015102820&doi=10.1109%2fReConFig.2016.7857158&partnerID=40&md5=d2afac00504556b5f74696e37aa6ce8e",Conference Paper,Scopus,2-s2.0-85015102820
"Sohanghpurwala, A.A., Athanas, P.","An effective probability distribution SAT solver on reconfigurable hardware",2016,"2016 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2016",,, 7857150,"","",,1,10.1109/ReConFig.2016.7857150,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015103709&doi=10.1109%2fReConFig.2016.7857150&partnerID=40&md5=6ca7892d4768031cd6160bb473a281d3",Conference Paper,Scopus,2-s2.0-85015103709
"Cumplido, R., Athanas, P., De La Torre, E.","Introduction to the Special Section on FPGAs Technology and Applications",2016,"Computers and Electrical Engineering","49",,,"67","68",,,10.1016/j.compeleceng.2015.12.021,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962467693&doi=10.1016%2fj.compeleceng.2015.12.021&partnerID=40&md5=90414a2b327b3045ce654ca0e67bce5d",Editorial,Scopus,2-s2.0-84962467693
"Modi, H., Athanas, P.","In-system testing of Xilinx 7-Series FPGAS: Part 1-logic",2015,"Proceedings - IEEE Military Communications Conference MILCOM","2015-December",, 7357488,"477","482",,1,10.1109/MILCOM.2015.7357488,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959282216&doi=10.1109%2fMILCOM.2015.7357488&partnerID=40&md5=0bd8100854cba2a227aea73de44330c2",Conference Paper,Scopus,2-s2.0-84959282216
"Kepa, K., Soni, R., Athanas, P.","Inferring custom architectures from OpenCL",2015,"Proceedings - 2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2015",,, 7347581,"9","16",,1,10.1109/PATMOS.2015.7347581,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959441394&doi=10.1109%2fPATMOS.2015.7347581&partnerID=40&md5=e297d1689e6f65e55a9a9c273580b1c3",Conference Paper,Scopus,2-s2.0-84959441394
"Zeng, K., Athanas, P.","Discovering Reusable Hardware Using Birthmarking Techniques",2015,"Proceedings - 2015 IEEE 16th International Conference on Information Reuse and Integration, IRI 2015",,, 7300962,"106","113",,1,10.1109/IRI.2015.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959079539&doi=10.1109%2fIRI.2015.26&partnerID=40&md5=985a9122fb22c55013ba6560c5366c18",Conference Paper,Scopus,2-s2.0-84959079539
"Durbeck, L., Athanas, P., Macias, N.","Energy interactions between multicast and content distribution within data communication networks",2015,"Proceedings of the IEEE International Conference on Industrial Technology","2015-June","June", 7125558,"3114","3120",,1,10.1109/ICIT.2015.7125558,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937677002&doi=10.1109%2fICIT.2015.7125558&partnerID=40&md5=9aea6bd620f4238457ab8bd7576c899e",Conference Paper,Scopus,2-s2.0-84937677002
"Demma, J., Athanas, P.","A hardware generator for factor graph applications",2014,"2014 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2014",,, 7032490,"","",,1,10.1109/ReConFig.2014.7032490,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946692599&doi=10.1109%2fReConFig.2014.7032490&partnerID=40&md5=c0187b5ed6a9bd7b8edf5b249283fb88",Conference Paper,Scopus,2-s2.0-84946692599
"Uliana, D., Athanas, P., Kepa, K.","FPGA-based accelerator development for non-engineers",2014,"2014 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2014",,, 7032522,"","",,,10.1109/ReConFig.2014.7032522,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946689146&doi=10.1109%2fReConFig.2014.7032522&partnerID=40&md5=b64b12943ec2c336e34831ffc7cceea0",Conference Paper,Scopus,2-s2.0-84946689146
"Sohanghpurwala, A.A., Athanas, P., Love, A.","A device-agnostic tool for precomputing legal placements in modular design flows",2014,"2014 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2014",,, 7032551,"","",,,10.1109/ReConFig.2014.7032551,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946688316&doi=10.1109%2fReConFig.2014.7032551&partnerID=40&md5=18249dff50b144eafdf4ded733b390ff",Conference Paper,Scopus,2-s2.0-84946688316
"Adhinarayanan, V., Koehn, T., Kepa, K., Feng, W.-C., Athanas, P.","On the performance and energy efficiency of FPGAs and GPUs for polyphase channelization",2014,"2014 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2014",,, 7032542,"","",,4,10.1109/ReConFig.2014.7032542,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946685326&doi=10.1109%2fReConFig.2014.7032542&partnerID=40&md5=3811e888fdd1f0725688b8254cb6a76a",Conference Paper,Scopus,2-s2.0-84946685326
"Durbeck, L., Athanas, P.","A global perspective on energy conservation in large data networks",2014,"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2014",,, 6951906,"","",,1,10.1109/PATMOS.2014.6951906,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84916899743&doi=10.1109%2fPATMOS.2014.6951906&partnerID=40&md5=4914f43edc27d0209f94049264f11513",Conference Paper,Scopus,2-s2.0-84916899743
"Frangieh, T., Athanas, P.","A design assembly framework for FPGA back-end acceleration",2014,"Microprocessors and Microsystems","38","8",,"889","898",,1,10.1016/j.micpro.2014.02.008,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912520557&doi=10.1016%2fj.micpro.2014.02.008&partnerID=40&md5=3035e8b03f897bf25b2577abc50c6b9c",Article,Scopus,2-s2.0-84912520557
"Athanas, P., Cumplido, R., De La Torre, E.","Introduction to the special issue on FPGA Technology and Applications",2014,"Computers and Electrical Engineering","40","4",,"1143","1145",,1,10.1016/j.compeleceng.2014.04.009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899715044&doi=10.1016%2fj.compeleceng.2014.04.009&partnerID=40&md5=ae4a7e65dbaa42e6e5451df13614ee0c",Editorial,Scopus,2-s2.0-84899715044
"Marlow, R., Dobson, C., Athanas, P.","An enhanced and embedded GNU radio flow",2014,"Conference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014",,, 6927427,"","",,1,10.1109/FPL.2014.6927427,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84911058874&doi=10.1109%2fFPL.2014.6927427&partnerID=40&md5=8fd040cd2b796e07b6924322877a00f3",Conference Paper,Scopus,2-s2.0-84911058874
"Athanas, P., Cumplido, R., Feregrino-Uribe, C., De La Torre, E.","Introduction to special issue on FPGA devices and applications",2014,"Microprocessors and Microsystems","38","8",,"843","844",,,10.1016/j.micpro.2014.11.001,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912521138&doi=10.1016%2fj.micpro.2014.11.001&partnerID=40&md5=dea7f37165f3244fa4bed5986c6d613e",Editorial,Scopus,2-s2.0-84912521138
"Dobson, C., Rooks, K., Athanas, P.","A power-efficient FPGA-based self-adaptive software defined radio",2014,"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2014",,, 6951901,"","",,1,10.1109/PATMOS.2014.6951901,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84916898838&doi=10.1109%2fPATMOS.2014.6951901&partnerID=40&md5=b534b927d2b80370295cb1e92797fde9",Conference Paper,Scopus,2-s2.0-84916898838
"Durbeck, L.J.K., Athanas, P.M., Macias, N.J.","Secure-by-construction composable componentry for network processing",2014,"ACM International Conference Proceeding Series",,, 27,"","",,,10.1145/2600176.2600203,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906818825&doi=10.1145%2f2600176.2600203&partnerID=40&md5=c029ef1755911a80a81655d3feaec2d8",Conference Paper,Scopus,2-s2.0-84906818825
"Athanas, P., Pnevmatikatos, D., Sklavos, N.","Embedded systems design with FPGAs",2013,"Embedded Systems Design with FPGAs",,,,"1","278",,1,10.1007/978-1-4614-1362-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929293672&doi=10.1007%2f978-1-4614-1362-2&partnerID=40&md5=14a2b29f0dc8f87504abb3a0e655e65d",Book,Scopus,2-s2.0-84929293672
"Uliana, D., Kepa, K., Athanas, P.","FPGA-based HPC application design for non-experts",2013,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6567586,"261","264",,,10.1109/ASAP.2013.6567586,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883349616&doi=10.1109%2fASAP.2013.6567586&partnerID=40&md5=beb7ea98400b0df0134b4358d3e75a87",Conference Paper,Scopus,2-s2.0-84883349616
"Shagrithaya, K., Kepa, K., Athanas, P.","Enabling development of OpenCL applications on FPGA platforms",2013,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6567546,"26","30",,16,10.1109/ASAP.2013.6567546,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883353298&doi=10.1109%2fASAP.2013.6567546&partnerID=40&md5=cc46753fe91a357934c5cfeac4d84c8b",Conference Paper,Scopus,2-s2.0-84883353298
"Cumplido, R., Athanas, P., Becker, J.","Selected papers from the 2011 international conference on reconfigurable computing and FPGAs (ReConFig 2011)",2013,"International Journal of Reconfigurable Computing","2013",, 597323,"","",,,10.1155/2013/597323,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876536950&doi=10.1155%2f2013%2f597323&partnerID=40&md5=5a5be26a00a2a8e5e2e9d86100e9fdba",Editorial,Scopus,2-s2.0-84876536950
"Zha, W., Athanas, P.","Fine-grained manipulation of FPGA configuration for incremental design",2013,"Proceedings - IEEE 27th International Parallel and Distributed Processing Symposium Workshops and PhD Forum, IPDPSW 2013",,, 6651147,"2270","2273",,,10.1109/IPDPSW.2013.199,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899752130&doi=10.1109%2fIPDPSW.2013.199&partnerID=40&md5=7524f41a47faee8b77f67e26abe96907",Conference Paper,Scopus,2-s2.0-84899752130
"Love, A., Athanas, P.","Rapid modular assembly of Xilinx FPGA designs",2013,"2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings",,, 6645620,"","",,1,10.1109/FPL.2013.6645620,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898651840&doi=10.1109%2fFPL.2013.6645620&partnerID=40&md5=6110d878d2c976d64ba848302c23f0a1",Conference Paper,Scopus,2-s2.0-84898651840
"Zha, W., Athanas, P.","An FPGA router for alternative reconfiguration flows",2013,"Proceedings - IEEE 27th International Parallel and Distributed Processing Symposium Workshops and PhD Forum, IPDPSW 2013",,, 6650883,"163","171",,,10.1109/IPDPSW.2013.221,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899748259&doi=10.1109%2fIPDPSW.2013.221&partnerID=40&md5=090db7d94c1addcb959ab569f706373c",Conference Paper,Scopus,2-s2.0-84899748259
"Zeng, K., Athanas, P.","Enhancing productivity with back-end similarity matching of digital circuits for IP reuse",2013,"2013 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2013",,, 6732286,"","",,2,10.1109/ReConFig.2013.6732286,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894441025&doi=10.1109%2fReConFig.2013.6732286&partnerID=40&md5=ffe8aba8a2f431df4b17fa3b5b75d670",Conference Paper,Scopus,2-s2.0-84894441025
"Uliana, D., Kepa, K., Athanas, P.","FPGA-based HPC application design for non-experts",2013,"Proceedings of the 2013 International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype, RSP 2013",,, 6683952,"9","15",,1,10.1109/RSP.2013.6683952,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893282947&doi=10.1109%2fRSP.2013.6683952&partnerID=40&md5=d67ad235e75296e2e9fdc55a71a948d7",Conference Paper,Scopus,2-s2.0-84893282947
"Love, A., Zha, W., Athanas, P.","In pursuit of instant gratification for FPGA design",2013,"2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings",,, 6645505,"","",,6,10.1109/FPL.2013.6645505,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898652778&doi=10.1109%2fFPL.2013.6645505&partnerID=40&md5=23c6cd64aa26394fdd9b74cdc3d681ec",Conference Paper,Scopus,2-s2.0-84898652778
"Becker, J., Vaidyanathan, R., Athanas, P., Santambrogio, M.D., Cumplido, R., Sander, O.","RAW introduction",2013,"Proceedings - IEEE 27th International Parallel and Distributed Processing Symposium Workshops and PhD Forum, IPDPSW 2013",,, 6650876,"103","",,,10.1109/IPDPSW.2013.282,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899732641&doi=10.1109%2fIPDPSW.2013.282&partnerID=40&md5=98ee72651fb5edfbdc4c08029442f0bb",Editorial,Scopus,2-s2.0-84899732641
"Athanas, P.","Message from chairs",2012,"2012 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2012",,, 6416777,"","",,,10.1109/ReConFig.2012.6416777,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874149124&doi=10.1109%2fReConFig.2012.6416777&partnerID=40&md5=cf0485794d2235eb3995f238cbd4de57",Editorial,Scopus,2-s2.0-84874149124
"Frangieh, T., Athanas, P.","A design assembly framework for FPGA back-end acceleration",2012,"2012 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2012",,, 6416718,"","",,4,10.1109/ReConFig.2012.6416718,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874158903&doi=10.1109%2fReConFig.2012.6416718&partnerID=40&md5=a755c0daed5c64a4e77f5ada6ca45454",Conference Paper,Scopus,2-s2.0-84874158903
"Surís, J.A., Recio, A., Athanas, P.","RapidRadio: Signal classification and radio deployment framework",2012,"Transactions on Embedded Computing Systems","11","SUPPL. 2", 41,"","",,,10.1145/2331147.2331151,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867112917&doi=10.1145%2f2331147.2331151&partnerID=40&md5=468becdeb1740646166e35cddca11dd1",Article,Scopus,2-s2.0-84867112917
"Choy, O., Cheung, R., Athanas, P., Sano, K.","Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics): Preface",2012,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","7199 LNCS",,,"","",,,10.1007/978-3-642-28365-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859456745&doi=10.1007%2f978-3-642-28365-9&partnerID=40&md5=9c08ba131fe81ce1b80ed599dd05f413",Editorial,Scopus,2-s2.0-84859456745
"Frangieh, T., Stroop, R., Athanas, P., Cervero, T.","A modular-based assembly framework for autonomous reconfigurable systems",2012,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","7199 LNCS",,,"314","319",,3,10.1007/978-3-642-28365-9_26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859464302&doi=10.1007%2f978-3-642-28365-9_26&partnerID=40&md5=7e28a2a14811d4a4c26f65943d5a09f4",Conference Paper,Scopus,2-s2.0-84859464302
"Sohanghpurwala, A.A., Athanas, P., Frangieh, T., Wood, A.","OpenPR: An open-source partial-reconfiguration toolkit for xilinx FPGAs",2011,"IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum",,, 6008805,"228","235",,24,10.1109/IPDPS.2011.146,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455253949&doi=10.1109%2fIPDPS.2011.146&partnerID=40&md5=95fc87c92efe1d14a7023daeb8d6bc3e",Conference Paper,Scopus,2-s2.0-83455253949
"Couch, J., Athanas, P.","An analysis of implanted antennas in Xilinx FPGAs",2011,"Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011",,, 6128546,"1","6",,,10.1109/ReConFig.2011.9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856858053&doi=10.1109%2fReConFig.2011.9&partnerID=40&md5=08cc474944bd1940b6f7d0824fe6cae5",Conference Paper,Scopus,2-s2.0-84856858053
"Pereira, K., Athanas, P., Lin, H., Feng, W.","Spectral method characterization on FPGA and GPU accelerators",2011,"Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011",,, 6128624,"487","492",,7,10.1109/ReConFig.2011.83,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863023779&doi=10.1109%2fReConFig.2011.83&partnerID=40&md5=1e0893634acce325341066e336dc379f",Conference Paper,Scopus,2-s2.0-84863023779
"Athanas, P., Becker, J., Cumplido, R.","Message from chairs",2011,"Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011",,, 6128635,"","",,,10.1109/ReConFig.2011.60,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856855688&doi=10.1109%2fReConFig.2011.60&partnerID=40&md5=97ca86d72a21f3c4e64e22e7abe3e10e",Editorial,Scopus,2-s2.0-84856855688
"Cervero, T., Lopez, S., Sarmiento, R., Frangieh, T., Athanas, P.","Scalable models for autonomous self-assembled reconfigurable systems",2011,"Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011",,, 6128612,"410","415",,7,10.1109/ReConFig.2011.81,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856869350&doi=10.1109%2fReConFig.2011.81&partnerID=40&md5=61af2dd29b65eb48ff828ae8f91e0d72",Conference Paper,Scopus,2-s2.0-84856869350
"Kȩpa, K., Morgan, F., Athanas, P.","ERDB: An Embedded Routing Database for reconfigurable systems",2011,"Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011",,, 6044808,"195","200",,1,10.1109/FPL.2011.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80455132141&doi=10.1109%2fFPL.2011.43&partnerID=40&md5=c5bff379203e50b46af3d37f9b0b83ac",Conference Paper,Scopus,2-s2.0-80455132141
"Tavaragiri, A., Couch, J., Athanas, P.","Exploration of FPGA interconnect for the design of unconventional antennas",2011,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"219","225",,3,10.1145/1950413.1950455,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952911822&doi=10.1145%2f1950413.1950455&partnerID=40&md5=2bcb351c1dd84406f4884061a34be265",Conference Paper,Scopus,2-s2.0-79952911822
"Steiner, N., Wood, A., Shojaei, H., Couch, J., Athanas, P., French, M.","Torc: Towards an open-source tool flow",2011,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"41","44",,53,10.1145/1950413.1950425,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952934925&doi=10.1145%2f1950413.1950425&partnerID=40&md5=3d9328519a8a0db5600566dbcb6a643a",Conference Paper,Scopus,2-s2.0-79952934925
"Surís, J.A., Recio, A., Athanas, P.M.","On the implementation of a quasi-generic synchronization architecture for linear digital modulations",2011,"Journal of Signal Processing Systems","64","3",,"469","481",,,10.1007/s11265-010-0506-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898411909&doi=10.1007%2fs11265-010-0506-5&partnerID=40&md5=a3c66e77f421176b652fb4622cfaa9e0",Article,Scopus,2-s2.0-84898411909
"Recio, A., Athanas, P.","Physical layer for spectrum-aware reconfigurable OFDM on an FPGA",2010,"Proceedings - 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2010",,, 5615596,"321","327",,1,10.1109/DSD.2010.110,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649889602&doi=10.1109%2fDSD.2010.110&partnerID=40&md5=c2b8b43e89f139a9a68dc69f53580f3d",Conference Paper,Scopus,2-s2.0-78649889602
"Athanas, P., Hugues, J.","Proceedings of the International Workshop on Rapid System Prototyping: From the program chairs....",2010,"Proceedings of the International Workshop on Rapid System Prototyping",,, 5656345,"","",,,10.1109/RSP.2010.5656345,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650869243&doi=10.1109%2fRSP.2010.5656345&partnerID=40&md5=5136cf6eecae39225ab4040809e93d9e",Editorial,Scopus,2-s2.0-78650869243
"Woods, R., Becker, J., Athanas, P., Morgan, F.","Guest editorial ARC 2009",2010,"ACM Transactions on Reconfigurable Technology and Systems","4","1", 1,"","",,,10.1145/1857927.1857928,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867547320&doi=10.1145%2f1857927.1857928&partnerID=40&md5=4609fc50fc2af04525e763a83551a39e",Editorial,Scopus,2-s2.0-84867547320
"Bian, J., Zhou, Q., Athanas, P., Ha, Y.","Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10: Message from the General Chair and Program Co-Chairs",2010,"Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10",,, 5681474,"","",,,10.1109/FPT.2010.5681474,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79551548924&doi=10.1109%2fFPT.2010.5681474&partnerID=40&md5=04b3692ba8475f8f9266f7597921a913",Editorial,Scopus,2-s2.0-79551548924
"Surís, J.A., Recio, A., Athanas, P.","Rapidradio: A domain-specific productivity enhancing framework",2010,"International Journal of Reconfigurable Computing","2010",, 492560,"","",,,10.1155/2010/492560,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953282793&doi=10.1155%2f2010%2f492560&partnerID=40&md5=422fff59135b8bd9894a9a272039c224",Article,Scopus,2-s2.0-79953282793
"Shelburne, M., Patterson, C., Athanas, P., Jones, M., Martin, B., Fong, R.","MetaWire: Using FPGA configuration circuitry to emulate a network-on-chip",2010,"IET Computers and Digital Techniques","4","3", ICDTA6000004000003000159000001,"159","169",,7,10.1049/iet-cdt.2009.0009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953330975&doi=10.1049%2fiet-cdt.2009.0009&partnerID=40&md5=4e0d915e33b313267b6029429c16f0b2",Article,Scopus,2-s2.0-77953330975
"Craven, S., Athanas, P.","Dynamically reconfigurable radios from a high-level specification",2010,"IEEE Aerospace and Electronic Systems Magazine","25","1", 5442152,"35","38",,,10.1109/MAES.2010.5442152,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950663577&doi=10.1109%2fMAES.2010.5442152&partnerID=40&md5=8c01ea8a33d8179e480caae857ff926d",Article,Scopus,2-s2.0-77950663577
"Macias, N.J., Athanas, P.M.","Architecturally-enforced InfoSec in a general-purpose self-configurable system",2009,"2009 International Symposium on Bio-inspired, Learning, and Intelligent Systems for Security, BLISS 2009",,, 5376833,"71","76",,,10.1109/BLISS.2009.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77749237386&doi=10.1109%2fBLISS.2009.14&partnerID=40&md5=b3e7969749fa061042fe7106607c52f4",Conference Paper,Scopus,2-s2.0-77749237386
"Surís, J., Recio, A., Athanas, P.","Rapid radio: A framework for human-assisted signal classification and receiver implementation",2009,"National Aerospace and Electronics Conference, Proceedings of the IEEE",,, 5426608,"308","312",,,10.1109/NAECON.2009.5426608,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951433050&doi=10.1109%2fNAECON.2009.5426608&partnerID=40&md5=ae9dfe86335f85c1c0f0c28cb090b706",Conference Paper,Scopus,2-s2.0-77951433050
"Recio, A., Surís, J., Athanas, P.","Blind signal parameter estimation for the rapid radio framework",2009,"Proceedings - IEEE Military Communications Conference MILCOM",,, 5379939,"","",,6,10.1109/MILCOM.2009.5379939,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951430888&doi=10.1109%2fMILCOM.2009.5379939&partnerID=40&md5=2586cb85ac2dae56c5591a2a2ae3c782",Conference Paper,Scopus,2-s2.0-77951430888
"Surís, J.A., Recio, A., Athanas, P.","Enhancing the productivity of radio designers with RapidRadio",2009,"ReConFig'09 - 2009 International Conference on ReConFigurable Computing and FPGAs",,, 5382083,"350","355",,2,10.1109/ReConFig.2009.84,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950463870&doi=10.1109%2fReConFig.2009.84&partnerID=40&md5=2516cd494ba187743fafc98b7bb40d67",Conference Paper,Scopus,2-s2.0-77950463870
"Patterson, C., Athanas, P., Shelburne, M., Bowen, J., Surís, J., Dunham, T., Rice, J.","Slotless module-based reconfiguration of embedded FPGAs",2009,"Transactions on Embedded Computing Systems","9","1",,"6","",,2,10.1145/1596532.1596538,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449436482&doi=10.1145%2f1596532.1596538&partnerID=40&md5=739d27e9035fb0b37cf95b10417748eb",Article,Scopus,2-s2.0-70449436482
"Steiner, N., Athanas, P.","Hardware autonomy and space systems",2009,"IEEE Aerospace Conference Proceedings",,, 4839512,"","",,9,10.1109/AERO.2009.4839512,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349144131&doi=10.1109%2fAERO.2009.4839512&partnerID=40&md5=527e4b2d19f4e48b6f8c3e35e75ad7e4",Conference Paper,Scopus,2-s2.0-70349144131
"Becker, J., Woods, R., Athanas, P., Morgan, F.","Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics): Preface",2009,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5453",,,"VII","VIII",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67149118929&partnerID=40&md5=de888ebba52f98b18ceb4a5af3c8d08e",Editorial,Scopus,2-s2.0-67149118929
"MacKenzie, A.B., Reed, J.H., Athanas, P., Bostian, C.W., Buehrer, R.M., DaSilva, L.A., Ellingson, S.W., Hou, T., Hsiao, M., Park, J.-M., Patterson, C., Raman, S., Da Silva, C.R.C.M.","Cognitive radio and networking research at Virginia Tech",2009,"Proceedings of the IEEE","97","4", 4812028,"660","686",,67,10.1109/JPROC.2009.2013022,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-65049084610&doi=10.1109%2fJPROC.2009.2013022&partnerID=40&md5=90e566df2a116b2824b360f3784c30ce",Article,Scopus,2-s2.0-65049084610
"Graf, J., Athanas, P.","How threats drive the development of secure reconfigurable devices",2008,"National Aerospace and Electronics Conference, Proceedings of the IEEE",,, 4806553,"239","245",,3,10.1109/NAECON.2008.4806553,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749133966&doi=10.1109%2fNAECON.2008.4806553&partnerID=40&md5=03f43e039d3a009e2f6c72415a45f734",Conference Paper,Scopus,2-s2.0-66749133966
"Craven, S., Athanas, P.","Dynamically reconfigurable radios from a high-level specification",2008,"National Aerospace and Electronics Conference, Proceedings of the IEEE",,, 4806546,"198","202",,,10.1109/NAECON.2008.4806546,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749111751&doi=10.1109%2fNAECON.2008.4806546&partnerID=40&md5=564ea5f31ad77dd7555647688fec03f7",Conference Paper,Scopus,2-s2.0-66749111751
"Kannavara, R., Bourbakis, N.G., Dollas, A., Athanas, P.","SCAN-secure processor",2008,"National Aerospace and Electronics Conference, Proceedings of the IEEE",,, 4806549,"219","224",,2,10.1109/NAECON.2008.4806549,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749160813&doi=10.1109%2fNAECON.2008.4806549&partnerID=40&md5=69efda179cf37737a46af48569bac773",Conference Paper,Scopus,2-s2.0-66749160813
"Nelson, B., Wirthlin, M., Hutchings, B., Athanas, P., Bohner, S.","Design Productivity for configurable computing",2008,"Proceedings of the 2008 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2008",,,,"57","66",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62649168371&partnerID=40&md5=5ba9ddf59d97c1193eb89864278bbfeb",Conference Paper,Scopus,2-s2.0-62649168371
"Surés, J., Shelburne, M., Patterson, C., Athanas, P., Bowen, J., Dunham, T., Rice, J.","Untethered on-the-fly radio assembly with wires-on-demand",2008,"National Aerospace and Electronics Conference, Proceedings of the IEEE",,, 4806551,"229","233",,3,10.1109/NAECON.2008.4806551,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749171130&doi=10.1109%2fNAECON.2008.4806551&partnerID=40&md5=9d765693b68913a276272863ae1136c6",Conference Paper,Scopus,2-s2.0-66749171130
"Suris, J., Patterson, C., Athanas, P.","An efficient run-time router for connecting modules in FPGAs",2008,"Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL",,, 4629919,"125","130",,16,10.1109/FPL.2008.4629919,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54949139674&doi=10.1109%2fFPL.2008.4629919&partnerID=40&md5=5bf3ced0b832959c0fc08269b24d4fb1",Conference Paper,Scopus,2-s2.0-54949139674
"Shelburne, M., Patterson, C., Athanas, P., Jones, M., Martin, B., Fong, R.","Metawire: Using FPGA configuration circuitry to emulate a network-on-chip",2008,"Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL",,, 4629941,"257","262",,15,10.1109/FPL.2008.4629941,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54949136567&doi=10.1109%2fFPL.2008.4629941&partnerID=40&md5=0ca186fb5ad0d6079c5b2ad7da434d11",Conference Paper,Scopus,2-s2.0-54949136567
"Macias, N.J., Athanas, P.M.","Application of self-configurability for autonomous, highly-localized self-regulation",2007,"Proceedings - 2007 NASA/ESA Conference on Adaptive Hardware and Systems, AHS-2007",,, 4291947,"397","404",,5,10.1109/AHS.2007.32,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50949110841&doi=10.1109%2fAHS.2007.32&partnerID=40&md5=6823731c2c29785c62504cbd97b5595b",Conference Paper,Scopus,2-s2.0-50949110841
"Athanas, P., Bowen, J., Dunham, T., Patterson, C., Rice, J., Shelburne, M., Surís, J., Bucciero, M., Graf, J.","Wires on demand: run-time communication synthesis for reconfigurable computing",2007,"Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL",,, 4380705,"513","516",,35,10.1109/FPL.2007.4380705,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48149113769&doi=10.1109%2fFPL.2007.4380705&partnerID=40&md5=d1b1b9b318c29316af6c9f8d8355e03f",Conference Paper,Scopus,2-s2.0-48149113769
"Meng, T., Athanas, P.M.","Collaborative signal reinforcement in sensor networks",2007,"Proceedings - International Conference on Advanced Information Networking and Applications, AINA",,, 4220936,"519","524",,3,10.1109/AINA.2007.42,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548723288&doi=10.1109%2fAINA.2007.42&partnerID=40&md5=ab9109ecd451f04829882c7feeff9162",Conference Paper,Scopus,2-s2.0-34548723288
"Fleming, T.B., Athanas, P.M.","Collaborative synchronization for signal reinforcement in sensor networks",2007,"Proceedings - International Conference on Advanced Information Networking and Applications, AINA",,, 4220982,"861","868",,2,10.1109/AINA.2007.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548798007&doi=10.1109%2fAINA.2007.43&partnerID=40&md5=ce42cab216776f7cc69b392a9c96e11e",Conference Paper,Scopus,2-s2.0-34548798007
"Athanas, P., Patterson, C.","A holistic approach towards a unified CpE laboratory platform",2007,"Proceedings - MSE 2007: 2007 IEEE International Conference on Microelectronic Systems Education: Educating Systems Designers for the Global Economy and a Secure World",,, 4231456,"73","74",,2,10.1109/MSE.2007.7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548745253&doi=10.1109%2fMSE.2007.7&partnerID=40&md5=96f03a5dd63e20a454032733fcca66e9",Conference Paper,Scopus,2-s2.0-34548745253
"Fleming, T.B., Athanas, P.M.","Demodulator design for collaborative signal reinforcement in sensor networks",2007,"Conference Proceedings - IEEE SOUTHEASTCON",,, 4147401,"141","147",,,10.1109/SECON.2007.342871,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547686012&doi=10.1109%2fSECON.2007.342871&partnerID=40&md5=87b4c27c385569b1de8e98142f3f70e7",Conference Paper,Scopus,2-s2.0-34547686012
"Craven, S., Athanas, P.","Examining the viability of FPGA supercomputing",2007,"Eurasip Journal on Embedded Systems","2007",, 93652,"","",,28,10.1155/2007/93652,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846818766&doi=10.1155%2f2007%2f93652&partnerID=40&md5=f1907831853b01b9016c51f20418e562",Article,Scopus,2-s2.0-33846818766
"Surís, J.A., Athanas, P.","Exploring non-traditional hardware-software interaction",2006,"Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006",,, 4099976,"78","85",,,10.1109/RECONF.2006.307756,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46449092179&doi=10.1109%2fRECONF.2006.307756&partnerID=40&md5=8f504ab69d5ee3d52af0a67d986131af",Conference Paper,Scopus,2-s2.0-46449092179
"Craven, S., Patterson, C., Athanas, P.","A methodology for generating application-specific heterogeneous processor arrays",2006,"Proceedings of the Annual Hawaii International Conference on System Sciences","10",, 1579814,"","",,3,10.1109/HICSS.2006.15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749593134&doi=10.1109%2fHICSS.2006.15&partnerID=40&md5=8081e13dc043b8a758189c9decbde757",Conference Paper,Scopus,2-s2.0-33749593134
"Mahar, A.J., Athanas, P.M., Craven, S.D., Edmison, J.N., Graf, J.","Design and characterization of a hardware encryption management unit for secure computing platforms",2006,"Proceedings of the Annual Hawaii International Conference on System Sciences","10",, 1579815,"","",,1,10.1109/HICSS.2006.114,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749646146&doi=10.1109%2fHICSS.2006.114&partnerID=40&md5=c9147b129189d36e24631b1e4c6e250b",Conference Paper,Scopus,2-s2.0-33749646146
"Steiner, N., Athanas, P.","Hardware-software interaction: Preliminary observations",2005,"Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005","2005",, 1420000,"","",,1,10.1109/IPDPS.2005.241,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746270553&doi=10.1109%2fIPDPS.2005.241&partnerID=40&md5=1d1c723d3c30fab8d43a01c7dea1c1c5",Conference Paper,Scopus,2-s2.0-33746270553
"Kim, D.K., Patterson, C., Athanas, P.","Open architecture hierarchical placement for FPGA datapath designs",2005,"ARC 2005 - International Workshop on Applied Reconfigurable Computing 2005",,,,"152","159",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893180355&partnerID=40&md5=b6c6608d91101a6c4ef49860fe3f0374",Conference Paper,Scopus,2-s2.0-84893180355
"Athanas, P., Michael, B.","Message from the program chairs",2005,"Proceedings of the International Workshop on Rapid System Prototyping",,,,"","",,,10.1109/RSP.2005.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-26444535831&doi=10.1109%2fRSP.2005.31&partnerID=40&md5=72190f479b50911581228a86ba5093dc",Editorial,Scopus,2-s2.0-26444535831
"Agarwal, D., Anderson, C.R., Athanas, P.M.","An 8 GHz ultra wideband transceiver prototyping testbed",2005,"Proceedings of the International Workshop on Rapid System Prototyping",,,,"121","127",,7,10.1109/RSP.2005.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-26444540855&doi=10.1109%2fRSP.2005.12&partnerID=40&md5=2fe5c0333278dd26399f7bc39f36c966",Conference Paper,Scopus,2-s2.0-26444540855
"Ma, J., Athanas, P., Huang, X.","Incremental design methodology for multimillion-gate FPGAs",2005,"Journal of Circuits, Systems and Computers","14","5",,"1015","1026",,,10.1142/S0218126605002672,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28744441491&doi=10.1142%2fS0218126605002672&partnerID=40&md5=461b028656af4aa9134106878860616f",Article,Scopus,2-s2.0-28744441491
"Steiner, N., Athanas, P.","An Alternate Wire Database for Xilinx FPGAs",2004,"Proceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004",,,,"336","337",,7,10.1109/FCCM.2004.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18644378766&doi=10.1109%2fFCCM.2004.13&partnerID=40&md5=18ef891747187fa81889f3eb8bad7a9f",Conference Paper,Scopus,2-s2.0-18644378766
"Graf, J., Athanas, P.","A key management architecture for securing off-chip data transfers",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3203",,,"33","42",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048851535&partnerID=40&md5=9e87b8f767ca707b3e4ff3599c7a1f0b",Article,Scopus,2-s2.0-35048851535
"Harper, S., Athanas, P.","A security policy based upon hardware encryption",2004,"Proceedings of the Hawaii International Conference on System Sciences","37",, INIDP05,"2973","2980",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12344306097&partnerID=40&md5=ae883b760e8b761f6a2be3dee9919346",Conference Paper,Scopus,2-s2.0-12344306097
"Hunter, J., Athanas, P., Patterson, C.","VTSim: A Virtex-II device simulator",2004,"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04",,,,"297","298",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12744263575&partnerID=40&md5=d199ad294f38f8459d64148f3113747e",Conference Paper,Scopus,2-s2.0-12744263575
"Poetter, A., Athanas, P., Patterson, C.","JHDLBits",2004,"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04",,,,"294","295",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12744262150&partnerID=40&md5=a57d8bb3b1d3cfb5836c754fd8114425",Conference Paper,Scopus,2-s2.0-12744262150
"Neel, J., Srikanteswara, S., Reed, J.H., Athanas, P.M.","A comparative study of the suitability of a custom computing machine and a vliw DSP for use in 3G applications",2004,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,,,"188","193",,2,10.1109/SIPS.2005.1579862,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17044362740&doi=10.1109%2fSIPS.2005.1579862&partnerID=40&md5=2f03dde32e540822bfa76ca9a9b05df2",Conference Paper,Scopus,2-s2.0-17044362740
"Poetter, A., Hunter, J., Patterson, C., Athanas, P., Nelson, B., Steiner, N.","JHDLBits: The merging of two worlds",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3203",,,"414","423",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646414546&partnerID=40&md5=bb3e7ee8905bb1a2d0e04666022f478b",Article,Scopus,2-s2.0-33646414546
"Ma, J., Athanas, P.","A JBits-Based Incremental Design Environment with Non-Preemptive Refinement for Multi-Million Gate FPGAs",2003,"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms",,,,"118","124",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1642359363&partnerID=40&md5=cba81d69938f22af3d2ff9614aae74f5",Conference Paper,Scopus,2-s2.0-1642359363
"Plaks, T.P., Athanas, P.M.","Engineering of Configurable Systems, II Guest Editor's Foreword",2003,"Journal of Supercomputing","26","3",,"219","220+333",,,10.1023/A:1025691713581,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141919532&doi=10.1023%2fA%3a1025691713581&partnerID=40&md5=8594ff527992b48bf9b27e5e61c619d2",Editorial,Scopus,2-s2.0-0141919532
"Puttegowda, K., Lehn, D.I., Park, J.H., Athanas, P., Jones, M.","Context Switching in a Run-Time Reconfigurable System",2003,"Journal of Supercomputing","26","3",,"239","257",,8,10.1023/A:1025694914489,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141988653&doi=10.1023%2fA%3a1025694914489&partnerID=40&md5=58609b24c4f5875ab7d86080f040b2c0",Article,Scopus,2-s2.0-0141988653
"Plaks, T.P., Athanas, P.M.","Engineering of configurable systems: Guest editors foreword",2003,"Journal of Supercomputing","26","2",,"107","108",,,10.1023/A:1024416732522,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042022025&doi=10.1023%2fA%3a1024416732522&partnerID=40&md5=5eb3d1458db02488536ed234db9405c5",Editorial,Scopus,2-s2.0-0042022025
"Srikanteswara, S., Palat, R.C., Reed, J.H., Athanas, P.","An overview of configurable computing machines for software radio handsets",2003,"IEEE Communications Magazine","41","7",,"134","141",,35,10.1109/MCOM.2003.1215650,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042308615&doi=10.1109%2fMCOM.2003.1215650&partnerID=40&md5=116072618e46e1898b774755a1bc02f5",Article,Scopus,2-s2.0-0042308615
"Puttegowda, K., Athanas, P.","RSA encryption using extended modular arithmetic on the Quicksilver COSM adaptive computing machine",2003,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2003-January",, 1227282,"305","307",,1,10.1109/FPGA.2003.1227282,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749137741&doi=10.1109%2fFPGA.2003.1227282&partnerID=40&md5=46e7a1420cdf1737dd97e5a5885f51d4",Conference Paper,Scopus,2-s2.0-49749137741
"Fong, R.J., Harper, S.J., Athanas, P.M.","A versatile framework for FPGA field updates: An application of partial self-reconfiguration",2003,"Proceedings of the International Workshop on Rapid System Prototyping","2003-January",, 1207038,"117","123",,32,10.1109/IWRSP.2003.1207038,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548343396&doi=10.1109%2fIWRSP.2003.1207038&partnerID=40&md5=1ab86ff5565015f3af69fa079852e107",Conference Paper,Scopus,2-s2.0-34548343396
"Puttegowda, K., Worek, W., Pappas, N., Dandapani, A., Athanas, P., Dickerman, A.","A run-time reconfigurable system for gene-sequence searching",2003,"Proceedings of the IEEE International Conference on VLSI Design","2003-January",, 1183193,"561","566",,39,10.1109/ICVD.2003.1183193,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751421158&doi=10.1109%2fICVD.2003.1183193&partnerID=40&md5=9e67220fda5e4b206627b727a08691ac",Conference Paper,Scopus,2-s2.0-33751421158
"Scalera, J.E., Jones, C.F., Soni, M., Bucciero, M.B., Athanas, P.M., Abbott, A.L., Mishra, A.","Reconfigurable object detection in FLIR image sequences",2002,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2002-January",, 1106686,"284","285",,1,10.1109/FPGA.2002.1106686,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247252706&doi=10.1109%2fFPGA.2002.1106686&partnerID=40&md5=cc2a72ec301bea1563b2ff90ae413100",Conference Paper,Scopus,2-s2.0-34247252706
"Srikanteswara, S., Neel, J., Reed, J.H., Athanas, P.","Designing soft radios for high data rate systems and integrated global services",2001,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","1",,,"51","55",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035574869&partnerID=40&md5=ce024adc28d4302789a86ce33d456cbd",Conference Paper,Scopus,2-s2.0-0035574869
"Srikanteswara, S., Neel, J., Reed, J.H., Athanas, P.","Soft radio implementations for 3G and future high data rate systems",2001,"Conference Record / IEEE Global Telecommunications Conference","6",,,"3370","3374",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035694373&partnerID=40&md5=4ea589583a4f1f3002b170e4001bd727",Conference Paper,Scopus,2-s2.0-0035694373
"Ballagh, J., Athanas, P., Keller, E.","A run-time reconfigurable 2D discrete wavelet transform using JBits",2001,"Proceedings of SPIE - The International Society for Optical Engineering","4525",,,"116","124",,1,10.1117/12.434374,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035184617&doi=10.1117%2f12.434374&partnerID=40&md5=1351da5697f064b7e77bc4938368261a",Conference Paper,Scopus,2-s2.0-0035184617
"Srikanteswara, S., Reed, J.H., Athanas, P.M.","Implementation of a reconfigurable soft radio using the layered radio architecture",2000,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","1",,,"360","364",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034446130&partnerID=40&md5=6949e2e5ce300e8e1df0dc3accab8587",Conference Paper,Scopus,2-s2.0-0034446130
"Lehn, David I., Hudson, Rhett D., Athanas, Peter M.","Framework for architecture-independent run-time reconfigurable applications",2000,"Proceedings of SPIE - The International Society for Optical Engineering","4212",,,"162","172",,2,10.1117/12.402521,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034427690&doi=10.1117%2f12.402521&partnerID=40&md5=667299805087e1626e51ee13c1bfa60e",Conference Paper,Scopus,2-s2.0-0034427690
"Srikanteswara, S., Reed, J.H., Athanas, P., Boyle, R.","Soft radio architecture for reconfigurable platforms",2000,"IEEE Communications Magazine","38","2",,"140","147",,51,10.1109/35.819908,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034140121&doi=10.1109%2f35.819908&partnerID=40&md5=afeb059c726267e1915c7a481a87260c",Article,Scopus,2-s2.0-0034140121
"Kurtlahi, F.J., Bagherzadeh, N., Athanas, P., Muñoz, J.L.","Guest editors' introduction: configurable computing",2000,"IEEE Design and Test of Computers","17","1",,"17","19",,1,10.1109/MDT.2000.825673,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033889045&doi=10.1109%2fMDT.2000.825673&partnerID=40&md5=61f3f4eab5b2f3fef0a82fce2ea7555f",Article,Scopus,2-s2.0-0033889045
"Sotiriades, E., Dollas, A., Athanas, P.","Hardware-software codesign and parallel implementation of a Golomb ruler derivation engine",2000,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2000-January",, 903410,"227","235",,4,10.1109/FPGA.2000.903410,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949783431&doi=10.1109%2fFPGA.2000.903410&partnerID=40&md5=128d17ea2aec567b6338b673a4eb3b5a",Conference Paper,Scopus,2-s2.0-84949783431
"Lee, D.C., Harper, S.J., Athanas, P.M., Midkiff, S.F.","A stream-based reconfigurable router prototype",1999,"IEEE International Conference on Communications","1",,,"581","585",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644679459&partnerID=40&md5=4f982711416a7fc144cf584e880b9429",Article,Scopus,2-s2.0-33644679459
"Lee, D.C., Jones, M.T., Midkiff, S.F., Athanas, P.M.","Towards active hardware",1999,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1653 LNCS",,,"180","188",,,10.1007/978-3-540-48507-0_16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878596140&doi=10.1007%2f978-3-540-48507-0_16&partnerID=40&md5=b0658c48c9392fe7a005cefaacbe7eff",Conference Paper,Scopus,2-s2.0-84878596140
"Hess, J.R., Lee, D.C., Harper, S.J., Jones, M.T., Athanas, P.M.","Implementation and evaluation of a prototype reconfigurable router",1999,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"44","51",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033488493&partnerID=40&md5=94974f833a30d4786b865a89ba7f6795",Conference Paper,Scopus,2-s2.0-0033488493
"Jones, M., Scharf, L., Scott, J., Twaddle, C., Yaconis, M., Yao, K., Athanas, P., Schott, B.","Implementing an API for distributed adaptive computing systems",1999,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"222","230",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033488484&partnerID=40&md5=5f3aa80be38d664f32f6b3c9a86932e9",Conference Paper,Scopus,2-s2.0-0033488484
"Swanchara, Steven, Athanas, Peter","Methodical approach for stream-oriented configurable signal processing",1999,"Proceedings of the Hawaii International Conference on System Sciences",,,,"118","",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032715716&partnerID=40&md5=d19f5ffa3d1de9b84868cfc410dc7f12",Conference Paper,Scopus,2-s2.0-0032715716
"Hudson, R.D., Lehn, D., Hess, J., Atwell, J., Moye, D., Shiring, K., Athanas, P.","Spatio-temporal partitioning of computational structures onto configurable computing machines",1998,"Proceedings of SPIE - The International Society for Optical Engineering","3526",,,"62","71",,7,10.1117/12.327019,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038297573&doi=10.1117%2f12.327019&partnerID=40&md5=c8c5cabb31628df2c098d2bc2abb962e",Conference Paper,Scopus,2-s2.0-0038297573
"Pudipeddi, B., Lynn Abbott, A., Athanas, P.M.","A configurable computing approach towards real-time target tracking",1998,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1388",,,"79","84",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-65649141068&partnerID=40&md5=afcb638d2677733dfd47c5c4e2a98a17",Conference Paper,Scopus,2-s2.0-65649141068
"Paar, K.J., Athanas, P.M.","Accelerating finite-difference analysis simulations with a configurable computing machine",1997,"Microprocessors and Microsystems","21","4",,"223","235",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031377347&partnerID=40&md5=f1cfd8f309be26ca8d7f6a50d3920af2",Article,Scopus,2-s2.0-0031377347
"Bittner Jr., Ray A., Athanas, Peter M.","Computing kernels implemented with a wormhole RTR CCM",1997,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"98","105",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031387741&partnerID=40&md5=8ff806e6d87476ce6753f17269c1b11e",Conference Paper,Scopus,2-s2.0-0031387741
"Pudipeddi, Bharadwaj, Abbott, A.Lynn, Athanas, Peter M.","Real-time hierarchical visual tracking using a configurable computing machine",1997,"Computer Architectures for Machine Perception, Proceedings (CAMP)",,,,"153","157",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031357661&partnerID=40&md5=177223037fa0278c019e418d73726ccf",Conference Paper,Scopus,2-s2.0-0031357661
"Kahne, B., Athanas, P.","Stream synthesis for a wormhole run-time reconfigurable platform",1997,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1304",,,"101","110",,,10.1007/3-540-63465-7_215,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957868757&doi=10.1007%2f3-540-63465-7_215&partnerID=40&md5=7cd86d479dd786f6f70ff4e92f509063",Conference Paper,Scopus,2-s2.0-84957868757
"Bittner, Ray, Athanas, Peter","Wormhole run-time reconfiguration",1997,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"79","85",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030674146&partnerID=40&md5=e7b461c071e136ef399f5d40a83e128d",Conference Paper,Scopus,2-s2.0-0030674146
"Athanas, Peter, Abbott, Lynn, Cherbaka, Mark, Pudipeddi, Bharadwaj, Paar, Kevin","Custom computing solution to automated visual inspection of silicon wafers",1997,"Conference Proceedings - IEEE SOUTHEASTCON",,,,"315","319",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030656116&partnerID=40&md5=9689ec0c03359af9de8a623afd27d640",Conference Paper,Scopus,2-s2.0-0030656116
"Peterson, James B., Athanas, Peter M.","Resource pools: an abstraction for configurable computing codesign",1996,"Proceedings of SPIE - The International Society for Optical Engineering","2914",,,"218","224",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030372453&partnerID=40&md5=819d20051ad517ba35c0c4e178d2065c",Article,Scopus,2-s2.0-0030372453
"Peterson, J.B., Athanas, P.M.","High-Speed 2-D Convolution with a Custom Computing Machine",1996,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","12","1",,"7","19",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029736172&partnerID=40&md5=850f1b05df647646f68d00bca1ef08ba",Article,Scopus,2-s2.0-0029736172
"Athanas, Peter, Hudson, Rhett","Using rapid prototyping to teach the design of complete computing solutions",1996,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"90","97",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030380818&partnerID=40&md5=374dbae0db3890daffd59972b15b4aa7",Conference Paper,Scopus,2-s2.0-0030380818
"Bittner, Ray, Athanas, Peter M., Musgrove, Mark","Colt: an experiment in wormhole run-time reconfiguration",1996,"Proceedings of SPIE - The International Society for Optical Engineering","2914",,,"187","194",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030364377&partnerID=40&md5=3ff56e3f937f9fedee30132903c0faf2",Article,Scopus,2-s2.0-0030364377
"Paar, Kevin, Athanas, Peter M., Edwards, Carleen M.","Implementation of a finite difference method on a custom computing platform",1996,"Proceedings of SPIE - The International Society for Optical Engineering","2914",,,"44","53",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030373784&partnerID=40&md5=a2497e75c91867cbdebc5987536b0359",Article,Scopus,2-s2.0-0030373784
"Peterson, James B., O'Connor, R.Brendan, Athanas, Peter M.","Scheduling and partitioning ANSI-C programs onto multi-FPGA CCM architectures",1996,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"178","187",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030414049&partnerID=40&md5=fc600e722bc86aea364d84e3fdc31ba3",Conference Paper,Scopus,2-s2.0-0030414049
"Shirazi, Nabeel, Walters, Al, Athanas, Peter","Quantitative analysis of floating point arithmetic on FPGA based custom computing machines",1995,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"155","162",,79,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029507865&partnerID=40&md5=a5ce8392d46d6a1ce459ba33ac731147",Conference Paper,Scopus,2-s2.0-0029507865
"Abbott, A.Lynn, Athanas, Peter M., Tarmaster, Adit","Accelerating image filters using a custom computing machine",1995,"Proceedings of SPIE - The International Society for Optical Engineering","2607",,,"62","70",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029491533&partnerID=40&md5=224ee8932ed6a3cc2c4de47321f87743",Conference Paper,Scopus,2-s2.0-0029491533
"Athanas, P.M., Abbott, A.L.","Real-Time Image Processing on a Custom Computing Platform",1995,"Computer","28","2",,"16","25",,74,10.1109/2.347995,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029255778&doi=10.1109%2f2.347995&partnerID=40&md5=50f3cb0777d71826c683b96245dd7966",Article,Scopus,2-s2.0-0029255778
"Shirazi, N., Athanas, P.M., Abbott, A.L.","Implementation of a 2-D fast Fourier transform on an FPGA-based custom computing machine",1995,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","975",,,"282","292",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947941677&partnerID=40&md5=cb92440673fe770fc5521d80a48fc04e",Conference Paper,Scopus,2-s2.0-84947941677
"Rachakonda, R.V., Athanas, P.M., Abbott, A.L.","High-speed region detection and labeling using an FPGA-based custom computing platform",1995,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","975",,,"86","93",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953493713&partnerID=40&md5=d674fcec77e1642445091ac3672ec271",Conference Paper,Scopus,2-s2.0-77953493713
"Abbott, A.Lynn, Athanas, Peter M., Chen, Luna, Elliott, Robert L.","Finding lines and building pyramids with splash 2",1994,,,,,"155","163",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028738472&partnerID=40&md5=0a45894199076edc3f7a04e3e7c50864",Article,Scopus,2-s2.0-0028738472
"Athanas, P.M., Silverman, H.F.","Processor Reconfiguration Through Instruction-Set Metamorphosis",1993,"Computer","26","3",,"11","18",,151,10.1109/2.204677,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027561268&doi=10.1109%2f2.204677&partnerID=40&md5=da04514a06f0cf45e203f4764cd04d1c",Article,Scopus,2-s2.0-0027561268
"Foote, J.T., Hochberg, M.M., Athanas, P.M., Smith, A.T., Wazlowski, M.E., Silverman, H.F.","Distributed hidden Markov model training on loosely-coupled multiprocessor networks",1992,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","4",, 226384,"569","572",,,10.1109/ICASSP.1992.226384,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019630918&doi=10.1109%2fICASSP.1992.226384&partnerID=40&md5=eb4234f3cf4ba2f5909411c2e47f1d86",Conference Paper,Scopus,2-s2.0-85019630918
"Athanas, Peter M., Silverman, Harvey F.","Adaptive hardware machine architecture and compiler for dynamic processor reconfiguration",1991,"IEEE International Conference on Computer Design - VLSI in Computers and Processors",,,,"397","400",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026271598&partnerID=40&md5=73757b5033ba6cbbf616f739bc5cf310",Conference Paper,Scopus,2-s2.0-0026271598
