// Seed: 2018655645
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always $display(1);
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4
  );
  wire id_5;
endmodule
module module_2;
  assign id_1 = 1'b0;
  assign id_1 = 1;
  initial begin : LABEL_0
    #id_2 id_2 = 1'h0 == id_2 * 1;
    id_2 <= id_1;
  end
  id_3 :
  assert property (@(posedge 1) id_1) if (1'd0) id_3 = 1;
  wire id_4;
  wire id_5;
  tri0 id_6 = 1;
  wire id_7;
  wire id_8, id_9;
endmodule
