

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 328 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        
-----------------------------------------------------------------------------------------------
@KP:ckid0_0       PIN_CLK_X1          port                   304        boardInst.BPIN_LED[7:0]
@KP:ckid0_1       PIN_RESETN          port                   24         boardInst.DIN_GPIO[7]  
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

