
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: cin (input port clocked by clk)
Endpoint: sum[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.07    0.05    0.05 ^ cin (in)
     2    0.01                           cin (net)
                  0.07    0.00    0.05 ^ ppa_post_0_5.U1.xor2/B (sky130_fd_sc_hd__xor2_1)
                  0.03    0.05    0.10 v ppa_post_0_5.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           ppa_post_0_5.U1.Y (net)
                  0.03    0.00    0.10 v _00_/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    0.27 v _00_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           sum[0] (net)
                  0.09    0.00    0.27 v sum[0] (out)
                                  0.27   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                          0.00    0.25   output external delay
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)


Startpoint: b[15] (input port clocked by clk)
Endpoint: cout (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.06    0.04    0.04 ^ b[15] (in)
     2    0.01                           b[15] (net)
                  0.06    0.00    0.04 ^ ppa_pre_cout.U1.xor2/B (sky130_fd_sc_hd__xor2_1)
                  0.05    0.08    0.11 v ppa_pre_cout.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     2    0.01                           ppa_grey_cout.U1.A1 (net)
                  0.05    0.00    0.11 v ppa_grey_cout.U1.ao21/A2 (sky130_fd_sc_hd__a21o_1)
                  0.17    0.29    0.40 v ppa_grey_cout.U1.ao21/X (sky130_fd_sc_hd__a21o_1)
     1    0.03                           cout (net)
                  0.17    0.00    0.40 v cout (out)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                          0.00    0.25   output external delay
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)


Startpoint: b[3] (input port clocked by clk)
Endpoint: sum[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.04    0.03    0.03 ^ b[3] (in)
     2    0.01                           b[3] (net)
                  0.04    0.00    0.03 ^ ppa_pre_4_0.U1.xor2/B (sky130_fd_sc_hd__xor2_1)
                  0.06    0.08    0.11 v ppa_pre_4_0.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     3    0.01                           ppa_black_5_1.U1.B (net)
                  0.06    0.00    0.11 v ppa_post_3_5.U1.xor2/A (sky130_fd_sc_hd__xor2_1)
                  0.03    0.15    0.26 v ppa_post_3_5.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           ppa_post_3_5.U1.Y (net)
                  0.03    0.00    0.26 v _03_/A (sky130_fd_sc_hd__buf_2)
                  0.10    0.17    0.43 v _03_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           sum[3] (net)
                  0.10    0.00    0.43 v sum[3] (out)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                          0.00    0.25   output external delay
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


Startpoint: a[7] (input port clocked by clk)
Endpoint: sum[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.05    0.03    0.03 ^ a[7] (in)
     2    0.01                           a[7] (net)
                  0.05    0.00    0.03 ^ ppa_pre_8_0.U1.xor2/A (sky130_fd_sc_hd__xor2_1)
                  0.06    0.09    0.12 v ppa_pre_8_0.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     3    0.01                           ppa_black_9_1.U1.B (net)
                  0.06    0.00    0.12 v ppa_post_7_5.U1.xor2/A (sky130_fd_sc_hd__xor2_1)
                  0.03    0.15    0.27 v ppa_post_7_5.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           ppa_post_7_5.U1.Y (net)
                  0.03    0.00    0.27 v _07_/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    0.44 v _07_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           sum[7] (net)
                  0.09    0.00    0.44 v sum[7] (out)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                          0.00    0.25   output external delay
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: b[2] (input port clocked by clk)
Endpoint: sum[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.05    0.03    0.03 ^ b[2] (in)
     2    0.01                           b[2] (net)
                  0.05    0.00    0.03 ^ ppa_pre_3_0.U1.xor2/B (sky130_fd_sc_hd__xor2_1)
                  0.06    0.08    0.11 v ppa_pre_3_0.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     3    0.01                           ppa_black_3_1.U1.A (net)
                  0.06    0.00    0.11 v ppa_post_2_5.U1.xor2/A (sky130_fd_sc_hd__xor2_1)
                  0.03    0.15    0.26 v ppa_post_2_5.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           ppa_post_2_5.U1.Y (net)
                  0.03    0.00    0.26 v _02_/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    0.44 v _02_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           sum[2] (net)
                  0.09    0.00    0.44 v sum[2] (out)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                          0.00    0.25   output external delay
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


