
41. Printing statistics.

=== cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req ===

   Number of wires:                 29
   Number of wire bits:            149
   Number of public wires:          25
   Number of public wire bits:     145
   Number of ports:                 14
   Number of port bits:             94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $adff                           4
     $and                            4
     $logic_not                      2
     cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst      1
     cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src      1
     cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr      1

   Estimated number of transistors:          0+

=== cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp ===

   Number of wires:                 29
   Number of wire bits:            128
   Number of public wires:          25
   Number of public wire bits:     124
   Number of ports:                 14
   Number of port bits:             80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $adff                           4
     $and                            4
     $logic_not                      2
     cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst      1
     cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src      1
     cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr      1

   Estimated number of transistors:          0+

=== cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst ===

   Number of wires:                 21
   Number of wire bits:            181
   Number of public wires:          15
   Number of public wire bits:     175
   Number of ports:                  9
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $adff                           1
     $adffe                          1
     $dffe                           3
     $logic_and                      2
     $logic_not                      1
     $mux                            2
     $ne                             2
     $not                            1
     $reduce_bool                    1
     sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync      1

   Estimated number of transistors:          0+

=== cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst ===

   Number of wires:                 21
   Number of wire bits:            153
   Number of public wires:          15
   Number of public wire bits:     147
   Number of ports:                  9
   Number of port bits:             75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adff                           1
     $adffe                          1
     $dffe                           2
     $logic_and                      2
     $logic_not                      1
     $mux                            2
     $ne                             2
     $not                            1
     $reduce_bool                    1
     sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync      1

   Estimated number of transistors:          0+

=== cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src ===

   Number of wires:                 20
   Number of wire bits:            220
   Number of public wires:          14
   Number of public wire bits:     174
   Number of ports:                  9
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adffe                          1
     $dffe                           3
     $eq                             1
     $logic_and                      1
     $mux                            3
     $not                            2
     $reduce_and                     1
     $reduce_bool                    1
     sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync      1

   Estimated number of transistors:          0+

=== cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src ===

   Number of wires:                 20
   Number of wire bits:            185
   Number of public wires:          14
   Number of public wire bits:     146
   Number of ports:                  9
   Number of port bits:             75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $adffe                          1
     $dffe                           2
     $eq                             1
     $logic_and                      1
     $mux                            3
     $not                            2
     $reduce_and                     1
     $reduce_bool                    1
     sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync      1

   Estimated number of transistors:          0+

=== cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ===

   Number of wires:                 21
   Number of wire bits:             26
   Number of public wires:          13
   Number of public wire bits:      17
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adff                           1
     $adffe                          1
     $eq                             2
     $logic_not                      1
     $mux                            1
     $ne                             3
     $pmux                           3
     $reduce_and                     1
     sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1

   Estimated number of transistors:          0+

=== cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ===

   Number of wires:                 21
   Number of wire bits:             26
   Number of public wires:          13
   Number of public wire bits:      17
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adff                           1
     $adffe                          1
     $eq                             2
     $logic_not                      1
     $mux                            1
     $ne                             3
     $pmux                           3
     $reduce_and                     1
     sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1

   Estimated number of transistors:          0+

=== cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ===

   Number of wires:                 21
   Number of wire bits:             26
   Number of public wires:          13
   Number of public wire bits:      17
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adff                           1
     $adffe                          1
     $eq                             2
     $logic_not                      1
     $mux                            1
     $ne                             3
     $pmux                           3
     $reduce_and                     1
     sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1

   Estimated number of transistors:          0+

=== cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ===

   Number of wires:                 21
   Number of wire bits:             26
   Number of public wires:          13
   Number of public wire bits:      17
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $adff                           1
     $adffe                          1
     $eq                             2
     $logic_not                      1
     $mux                            1
     $ne                             3
     $pmux                           3
     $reduce_and                     1
     sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1

   Estimated number of transistors:          0+

=== cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ===

   Number of wires:                 25
   Number of wire bits:             32
   Number of public wires:          15
   Number of public wire bits:      21
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $adff                           1
     $adffe                          2
     $and                            1
     $eq                             2
     $logic_not                      1
     $mux                            2
     $ne                             3
     $not                            1
     $pmux                           2
     $reduce_and                     2
     sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1

   Estimated number of transistors:          0+

=== cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ===

   Number of wires:                 25
   Number of wire bits:             32
   Number of public wires:          15
   Number of public wire bits:      21
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $adff                           1
     $adffe                          2
     $and                            1
     $eq                             2
     $logic_not                      1
     $mux                            2
     $ne                             3
     $not                            1
     $pmux                           2
     $reduce_and                     2
     sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1

   Estimated number of transistors:          0+

=== cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ===

   Number of wires:                 25
   Number of wire bits:             32
   Number of public wires:          15
   Number of public wire bits:      21
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $adff                           1
     $adffe                          2
     $and                            1
     $eq                             2
     $logic_not                      1
     $mux                            2
     $ne                             3
     $not                            1
     $pmux                           2
     $reduce_and                     2
     sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1

   Estimated number of transistors:          0+

=== cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ===

   Number of wires:                 25
   Number of wire bits:             32
   Number of public wires:          15
   Number of public wire bits:      21
   Number of ports:                  8
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $adff                           1
     $adffe                          2
     $and                            1
     $eq                             2
     $logic_not                      1
     $mux                            2
     $ne                             3
     $not                            1
     $pmux                           2
     $reduce_and                     2
     sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1

   Estimated number of transistors:          0+

=== cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr ===

   Number of wires:                 20
   Number of wire bits:             22
   Number of public wires:          20
   Number of public wire bits:      22
   Number of ports:                 14
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
     cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1

   Estimated number of transistors:          0+

=== cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr ===

   Number of wires:                 20
   Number of wire bits:             22
   Number of public wires:          20
   Number of public wire bits:      22
   Number of ports:                 14
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
     cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1

   Estimated number of transistors:          0+

=== cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ===

   Number of wires:                 70
   Number of wire bits:             90
   Number of public wires:          26
   Number of public wire bits:      37
   Number of ports:                 13
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $adffe                          2
     $and                            1
     $eq                            14
     $logic_and                      3
     $logic_not                      3
     $logic_or                       2
     $mux                            5
     $ne                             9
     $not                            2
     $pmux                           3
     $reduce_and                     1
     $reduce_or                     11
     cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
     cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1

   Estimated number of transistors:          0+

=== cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ===

   Number of wires:                 70
   Number of wire bits:             90
   Number of public wires:          26
   Number of public wire bits:      37
   Number of ports:                 13
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $adffe                          2
     $and                            1
     $eq                            14
     $logic_and                      3
     $logic_not                      3
     $logic_or                       2
     $mux                            5
     $ne                             9
     $not                            2
     $pmux                           3
     $reduce_and                     1
     $reduce_or                     11
     cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
     cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1

   Estimated number of transistors:          0+

=== cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ===

   Number of wires:                 70
   Number of wire bits:             90
   Number of public wires:          26
   Number of public wire bits:      37
   Number of ports:                 13
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $adffe                          2
     $and                            1
     $eq                            14
     $logic_and                      3
     $logic_not                      3
     $logic_or                       2
     $mux                            5
     $ne                             9
     $not                            2
     $pmux                           3
     $reduce_and                     1
     $reduce_or                     11
     cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
     cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1

   Estimated number of transistors:          0+

=== cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ===

   Number of wires:                 70
   Number of wire bits:             90
   Number of public wires:          26
   Number of public wire bits:      37
   Number of ports:                 13
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $adffe                          2
     $and                            1
     $eq                            14
     $logic_and                      3
     $logic_not                      3
     $logic_or                       2
     $mux                            5
     $ne                             9
     $not                            2
     $pmux                           3
     $reduce_and                     1
     $reduce_or                     11
     cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
     cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1

   Estimated number of transistors:          0+

=== dmi_cdc$dmi_jtag.i_dmi_cdc ===

   Number of wires:                 23
   Number of wire bits:            169
   Number of public wires:          21
   Number of public wire bits:     167
   Number of ports:                 18
   Number of port bits:            164
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $adff                           2
     $logic_and                      1
     $logic_not                      1
     $not                            1
     cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req      1
     cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp      1

   Estimated number of transistors:          0+

=== dmi_jtag ===

   Number of wires:                105
   Number of wire bits:            874
   Number of public wires:          43
   Number of public wire bits:     411
   Number of ports:                 16
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     $adff                           9
     $adffe                          4
     $and                            4
     $eq                             9
     $logic_and                     11
     $logic_not                      4
     $logic_or                       2
     $mux                           20
     $ne                             5
     $not                            2
     $or                             2
     $pmux                           2
     $reduce_and                     3
     $reduce_bool                    6
     $reduce_or                      2
     dmi_cdc$dmi_jtag.i_dmi_cdc      1
     dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap      1

   Estimated number of transistors:          0+

=== dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap ===

   Number of wires:                 63
   Number of wire bits:            276
   Number of public wires:          34
   Number of public wire bits:     118
   Number of ports:                 17
   Number of port bits:             17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $adff                           5
     $adffe                          2
     $and                            2
     $eq                            18
     $mux                           13
     $ne                             2
     $not                            2
     $or                             1
     $pmux                           2
     $reduce_or                      5
     tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv      1
     tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux      1

   Estimated number of transistors:          0+

=== sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

   Estimated number of transistors:          0+

=== sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

   Estimated number of transistors:          0+

=== sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

   Estimated number of transistors:          0+

=== sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

   Estimated number of transistors:          0+

=== sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync ===

   Number of wires:                  5
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

   Estimated number of transistors:          0+

=== sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync ===

   Number of wires:                  5
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

   Estimated number of transistors:          0+

=== sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

   Estimated number of transistors:          0+

=== sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

   Estimated number of transistors:          0+

=== sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

   Estimated number of transistors:          0+

=== sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

   Estimated number of transistors:          0+

=== sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync ===

   Number of wires:                  5
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

   Estimated number of transistors:          0+

=== sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync ===

   Number of wires:                  5
   Number of wire bits:              7
   Number of public wires:           5
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

   Estimated number of transistors:          0+

=== tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_inv_1                    1

   Estimated number of transistors:          0+

=== tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

   Estimated number of transistors:          0+

=== design hierarchy ===

   dmi_jtag                          1
     dmi_cdc$dmi_jtag.i_dmi_cdc      1
       cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req      1
         cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst      1
           sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync      1
         cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src      1
           sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync      1
         cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr      1
           cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
             cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
               sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1
             cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1
               sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1
           cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1
             cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
               sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1
             cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1
               sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1
       cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp      1
         cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst      1
           sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync      1
         cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src      1
           sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync      1
         cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr      1
           cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
             cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
               sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1
             cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1
               sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1
           cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1
             cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
               sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1
             cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1
               sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1
     dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap      1
       tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv      1
       tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux      1

   Number of wires:                901
   Number of wire bits:           3053
   Number of public wires:         528
   Number of public wire bits:    2033
   Number of ports:                313
   Number of port bits:            994
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                572
     $adff                          46
     $adffe                         30
     $and                           22
     $dffe                          10
     $eq                           101
     $logic_and                     30
     $logic_not                     31
     $logic_or                      10
     $mux                           75
     $ne                            71
     $not                           23
     $or                             3
     $pmux                          36
     $reduce_and                    21
     $reduce_bool                   10
     $reduce_or                     51
     sg13g2_inv_1                    1
     sg13g2_mux2_1                   1

   Estimated number of transistors:          0+

