{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697789700012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697789700013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 10:14:59 2023 " "Processing started: Fri Oct 20 10:14:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697789700013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697789700013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise1 -c exercise1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise1 -c exercise1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697789700013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697789700456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697789700456 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AndGateSchema.bdf " "Can't analyze file -- file AndGateSchema.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1697789710727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file exercise1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exercise1 " "Found entity 1: exercise1" {  } { { "exercise1.bdf" "" { Schematic "C:/Quartus/Assignment63/excercise1/exercise1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697789710729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697789710729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercise1 " "Elaborating entity \"exercise1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697789710761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst1 " "Elaborating entity \"7447\" for hierarchy \"7447:inst1\"" {  } { { "exercise1.bdf" "inst1" { Schematic "C:/Quartus/Assignment63/excercise1/exercise1.bdf" { { 336 800 920 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697789710772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst1 " "Elaborated megafunction instantiation \"7447:inst1\"" {  } { { "exercise1.bdf" "" { Schematic "C:/Quartus/Assignment63/excercise1/exercise1.bdf" { { 336 800 920 496 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697789710773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74590 74590:inst3 " "Elaborating entity \"74590\" for hierarchy \"74590:inst3\"" {  } { { "exercise1.bdf" "inst3" { Schematic "C:/Quartus/Assignment63/excercise1/exercise1.bdf" { { 392 568 688 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697789710785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74590:inst3 " "Elaborated megafunction instantiation \"74590:inst3\"" {  } { { "exercise1.bdf" "" { Schematic "C:/Quartus/Assignment63/excercise1/exercise1.bdf" { { 392 568 688 568 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697789710786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enadff 74590:inst3\|enadff:42 " "Elaborating entity \"enadff\" for hierarchy \"74590:inst3\|enadff:42\"" {  } { { "74590.bdf" "42" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 1088 384 448 1168 "42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697789710803 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74590:inst3\|enadff:42 74590:inst3 " "Elaborated megafunction instantiation \"74590:inst3\|enadff:42\", which is child of megafunction instantiation \"74590:inst3\"" {  } { { "74590.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 1088 384 448 1168 "42" "" } } } } { "exercise1.bdf" "" { Schematic "C:/Quartus/Assignment63/excercise1/exercise1.bdf" { { 392 568 688 568 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697789710804 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74590:inst3\|106 L0 " "Converted the fanout from the always-enabled tri-state buffer \"74590:inst3\|106\" to the node \"L0\" into a wire" {  } { { "74590.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 184 584 632 216 "106" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697789711259 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74590:inst3\|108 L1 " "Converted the fanout from the always-enabled tri-state buffer \"74590:inst3\|108\" to the node \"L1\" into a wire" {  } { { "74590.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 296 584 632 328 "108" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697789711259 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74590:inst3\|111 L2 " "Converted the fanout from the always-enabled tri-state buffer \"74590:inst3\|111\" to the node \"L2\" into a wire" {  } { { "74590.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 408 584 632 440 "111" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697789711259 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74590:inst3\|114 L3 " "Converted the fanout from the always-enabled tri-state buffer \"74590:inst3\|114\" to the node \"L3\" into a wire" {  } { { "74590.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 520 584 632 552 "114" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697789711259 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74590:inst3\|126 L7 " "Converted the fanout from the always-enabled tri-state buffer \"74590:inst3\|126\" to the node \"L7\" into a wire" {  } { { "74590.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 1096 584 632 1128 "126" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697789711259 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74590:inst3\|120 L5 " "Converted the fanout from the always-enabled tri-state buffer \"74590:inst3\|120\" to the node \"L5\" into a wire" {  } { { "74590.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 792 584 632 824 "120" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697789711259 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74590:inst3\|123 L6 " "Converted the fanout from the always-enabled tri-state buffer \"74590:inst3\|123\" to the node \"L6\" into a wire" {  } { { "74590.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 936 584 632 968 "123" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697789711259 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74590:inst3\|117 L4 " "Converted the fanout from the always-enabled tri-state buffer \"74590:inst3\|117\" to the node \"L4\" into a wire" {  } { { "74590.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 648 584 632 680 "117" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1697789711259 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1697789711259 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74590:inst3\|126 7447:inst1\|38 " "Converted the fan-out from the tri-state buffer \"74590:inst3\|126\" to the node \"7447:inst1\|38\" into an OR gate" {  } { { "74590.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 1096 584 632 1128 "126" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697789711259 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74590:inst3\|120 7447:inst1\|38 " "Converted the fan-out from the tri-state buffer \"74590:inst3\|120\" to the node \"7447:inst1\|38\" into an OR gate" {  } { { "74590.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 792 584 632 824 "120" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697789711259 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74590:inst3\|123 7447:inst1\|38 " "Converted the fan-out from the tri-state buffer \"74590:inst3\|123\" to the node \"7447:inst1\|38\" into an OR gate" {  } { { "74590.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 936 584 632 968 "123" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697789711259 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74590:inst3\|117 7447:inst1\|35 " "Converted the fan-out from the tri-state buffer \"74590:inst3\|117\" to the node \"7447:inst1\|35\" into an OR gate" {  } { { "74590.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74590.bdf" { { 648 584 632 680 "117" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697789711259 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1697789711259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697789711367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697789711856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697789711856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697789711904 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697789711904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697789711904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697789711904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697789711933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 10:15:11 2023 " "Processing ended: Fri Oct 20 10:15:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697789711933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697789711933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697789711933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697789711933 ""}
