INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/viiwgR2/10/sim_top.v" into library work
INFO: [VRFC 10-311] analyzing module sim_top
ERROR: [VRFC 10-4982] syntax error near '>>>' [/tmp/viiwgR2/10/sim_top.v:36]
