<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<!-- Generated by Ease, Copyright (c) 2024 HDL Works B.V. -->
<svg version="1.1"
  xmlns="http://www.w3.org/2000/svg"
  xmlns:xlink="http://www.w3.org/1999/xlink"
  xml:space="preserve"
  viewBox="-128 -128 2048 576">

   <a href="design_pc4adder_rtl_s4hg1rrl.htm" target="_top">

   <rect x="0" y="0" width="1792" height="320"
 fill="rgb(240,240,240)" stroke="rgb(165,42,42)" stroke-width="3"/>
    </a>

   <g transform="translate(0,-8)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="ideographic">pc4adder</text>
   </g>
   <polyline points="-32,96 -32,160 32,128 -32,96"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : pcout
Mode : input
Type : std_logic_vector(15 downto 0)</title></polyline>
   <line x1="-32" y1="128" x2="-64" y2="128" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,128)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">pcout(15:0)</text>
   </g>
   <polyline points="1760,96 1760,160 1824,128 1760,96"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : pcplus4
Mode : output
Type : std_logic_vector(15 downto 0)</title></polyline>
   <line x1="1824" y1="128" x2="1856" y2="128" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(1728,128)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">pcplus4(15:0)</text>
   </g>
</svg>
