{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1572455041008 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EFES_Fpga_Top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"EFES_Fpga_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572455041014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572455041055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572455041055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572455041055 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572455041931 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572455041939 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1572455042357 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1572455042357 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1572455042357 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572455042357 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572455042359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572455042359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572455042359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572455042359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572455042359 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572455042359 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572455042360 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 60 " "No exact pin location assignment(s) for 60 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_Buttons\[0\] " "Pin TOP_Buttons\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_Buttons[0] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_Buttons[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_Buttons\[1\] " "Pin TOP_Buttons\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_Buttons[1] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_Buttons[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_Buttons\[2\] " "Pin TOP_Buttons\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_Buttons[2] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_Buttons[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_Buttons\[3\] " "Pin TOP_Buttons\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_Buttons[3] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_Buttons[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_Buttons\[4\] " "Pin TOP_Buttons\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_Buttons[4] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_Buttons[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_Buttons\[5\] " "Pin TOP_Buttons\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_Buttons[5] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_Buttons[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_Buttons\[6\] " "Pin TOP_Buttons\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_Buttons[6] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_Buttons[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_Buttons\[7\] " "Pin TOP_Buttons\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_Buttons[7] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 7 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_Buttons[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_clk " "Pin TOP_clk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_clk } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 8 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_uart_output " "Pin TOP_uart_output not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_uart_output } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 11 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_uart_output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_7_dig_A " "Pin TOP_7_dig_A not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_7_dig_A } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 14 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_7_dig_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_7_dig_B " "Pin TOP_7_dig_B not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_7_dig_B } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 15 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_7_dig_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_7_dig_C " "Pin TOP_7_dig_C not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_7_dig_C } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 16 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_7_dig_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_7_dig_D " "Pin TOP_7_dig_D not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_7_dig_D } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 17 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_7_dig_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_7_dig_E " "Pin TOP_7_dig_E not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_7_dig_E } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 18 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_7_dig_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_7_dig_F " "Pin TOP_7_dig_F not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_7_dig_F } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 19 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_7_dig_F } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_7_dig_G " "Pin TOP_7_dig_G not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_7_dig_G } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 20 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_7_dig_G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_7_dig_cntr\[0\] " "Pin TOP_7_dig_cntr\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_7_dig_cntr[0] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 21 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_7_dig_cntr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_7_dig_cntr\[1\] " "Pin TOP_7_dig_cntr\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_7_dig_cntr[1] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 21 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_7_dig_cntr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_7_dig_cntr\[2\] " "Pin TOP_7_dig_cntr\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_7_dig_cntr[2] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 21 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_7_dig_cntr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_7_dig_cntr\[3\] " "Pin TOP_7_dig_cntr\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_7_dig_cntr[3] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 21 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_7_dig_cntr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_address\[0\] " "Pin TOP_mem_address\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_address[0] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_address\[1\] " "Pin TOP_mem_address\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_address[1] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_address\[2\] " "Pin TOP_mem_address\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_address[2] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_address\[3\] " "Pin TOP_mem_address\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_address[3] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_address\[4\] " "Pin TOP_mem_address\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_address[4] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_address\[5\] " "Pin TOP_mem_address\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_address[5] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_address\[6\] " "Pin TOP_mem_address\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_address[6] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_address\[7\] " "Pin TOP_mem_address\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_address[7] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_address\[8\] " "Pin TOP_mem_address\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_address[8] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_address\[9\] " "Pin TOP_mem_address\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_address[9] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_address\[10\] " "Pin TOP_mem_address\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_address[10] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_address\[11\] " "Pin TOP_mem_address\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_address[11] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_address\[12\] " "Pin TOP_mem_address\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_address[12] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 25 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_bank\[0\] " "Pin TOP_mem_bank\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_bank[0] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 26 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_bank[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_bank\[1\] " "Pin TOP_mem_bank\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_bank[1] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 26 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_bank[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_ras_n " "Pin TOP_mem_ras_n not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_ras_n } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 28 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_ras_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_cas_n " "Pin TOP_mem_cas_n not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_cas_n } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 29 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_cas_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_we_n " "Pin TOP_mem_we_n not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_we_n } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 30 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_we_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_clk_enable " "Pin TOP_mem_clk_enable not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_clk_enable } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 31 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_clk_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_clk " "Pin TOP_mem_clk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_clk } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 32 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_cs_n " "Pin TOP_mem_cs_n not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_cs_n } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 33 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_dqml " "Pin TOP_mem_dqml not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_dqml } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 34 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_dqml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_dqmh " "Pin TOP_mem_dqmh not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_dqmh } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 35 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_dqmh } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[0\] " "Pin TOP_mem_data\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[0] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[1\] " "Pin TOP_mem_data\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[1] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[2\] " "Pin TOP_mem_data\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[2] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[3\] " "Pin TOP_mem_data\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[3] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[4\] " "Pin TOP_mem_data\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[4] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[5\] " "Pin TOP_mem_data\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[5] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[6\] " "Pin TOP_mem_data\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[6] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[7\] " "Pin TOP_mem_data\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[7] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[8\] " "Pin TOP_mem_data\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[8] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[9\] " "Pin TOP_mem_data\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[9] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[10\] " "Pin TOP_mem_data\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[10] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[11\] " "Pin TOP_mem_data\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[11] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[12\] " "Pin TOP_mem_data\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[12] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[13\] " "Pin TOP_mem_data\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[13] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[14\] " "Pin TOP_mem_data\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[14] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TOP_mem_data\[15\] " "Pin TOP_mem_data\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[15] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572455042849 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1572455042849 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EFES_Fpga_Top.sdc " "Synopsys Design Constraints File file not found: 'EFES_Fpga_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572455043139 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572455043139 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1572455043140 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1572455043140 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572455043141 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1572455043141 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572455043141 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572455043143 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572455043143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572455043143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572455043145 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572455043145 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572455043145 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572455043146 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572455043146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572455043146 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1572455043146 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572455043146 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "60 unused 2.5V 9 35 16 " "Number of I/O pins in group: 60 (unused VREF, 2.5V VCCIO, 9 input, 35 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1572455043149 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1572455043149 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1572455043149 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572455043150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572455043150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572455043150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572455043150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572455043150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572455043150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572455043150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572455043150 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1572455043150 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1572455043150 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572455043542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572455045115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572455045169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572455045176 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572455045345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572455045345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572455046663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1572455047211 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572455047211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572455047301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1572455047303 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1572455047303 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572455047303 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1572455047309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572455047359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572455048190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572455048244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572455048660 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572455048993 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[0\] a permanently disabled " "Pin TOP_mem_data\[0\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[0] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[1\] a permanently disabled " "Pin TOP_mem_data\[1\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[1] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[2\] a permanently disabled " "Pin TOP_mem_data\[2\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[2] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[3\] a permanently disabled " "Pin TOP_mem_data\[3\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[3] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[4\] a permanently disabled " "Pin TOP_mem_data\[4\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[4] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[5\] a permanently disabled " "Pin TOP_mem_data\[5\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[5] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[6\] a permanently disabled " "Pin TOP_mem_data\[6\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[6] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[7\] a permanently disabled " "Pin TOP_mem_data\[7\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[7] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[8\] a permanently disabled " "Pin TOP_mem_data\[8\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[8] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[9\] a permanently disabled " "Pin TOP_mem_data\[9\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[9] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[10\] a permanently disabled " "Pin TOP_mem_data\[10\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[10] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[11\] a permanently disabled " "Pin TOP_mem_data\[11\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[11] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[12\] a permanently disabled " "Pin TOP_mem_data\[12\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[12] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[13\] a permanently disabled " "Pin TOP_mem_data\[13\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[13] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[14\] a permanently disabled " "Pin TOP_mem_data\[14\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[14] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TOP_mem_data\[15\] a permanently disabled " "Pin TOP_mem_data\[15\] has a permanently disabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { TOP_mem_data[15] } } } { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 27 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_mem_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1572455049397 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1572455049397 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/output_files/EFES_Fpga_Top.fit.smsg " "Generated suppressed messages file C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/output_files/EFES_Fpga_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572455049466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572455049726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 18:04:09 2019 " "Processing ended: Wed Oct 30 18:04:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572455049726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572455049726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572455049726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572455049726 ""}
