Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov 29 10:46:31 2019
| Host         : L-1V1ZTY1 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7s50
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    57 |
| Unused register locations in slices containing registers |   151 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      5 |            8 |
|      8 |           13 |
|      9 |            3 |
|     10 |            3 |
|     11 |            4 |
|     14 |            1 |
|     15 |            2 |
|    16+ |           20 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             248 |          111 |
| No           | No                    | Yes                    |             660 |          204 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |             677 |          244 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|      Clock Signal     |                                            Enable Signal                                           |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+-----------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_VU_metre/FSM_sequential_current_state[1]_i_2_n_0       |                1 |              2 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_RAM_Wrapper/UART_read_i_2_n_0                          |                2 |              2 |
|  MMCM.U_MMCM/inst/clk | U_UART_Wrapper/U_Rx/bit_counter[3]_i_1_n_0                                                         | U_UART_Wrapper/U_Rx/reset_n_0                            |                1 |              4 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/U_EQ_volume_ctrl/vol_data[1][4]_i_1_n_0                                                 | U_EQ_stage/U_EQ_volume_ctrl/vol_data[7][4]_i_3_n_0       |                4 |              5 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/U_EQ_volume_ctrl/vol_data[0][4]_i_1_n_0                                                 | U_EQ_stage/U_EQ_volume_ctrl/vol_data[7][4]_i_3_n_0       |                4 |              5 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/U_EQ_volume_ctrl/vol_data[5][4]_i_1_n_0                                                 | U_EQ_stage/U_EQ_volume_ctrl/vol_data[7][4]_i_3_n_0       |                2 |              5 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/U_EQ_volume_ctrl/vol_data[7][4]_i_1_n_0                                                 | U_EQ_stage/U_EQ_volume_ctrl/vol_data[7][4]_i_3_n_0       |                3 |              5 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/U_EQ_volume_ctrl/vol_data[6][4]_i_1_n_0                                                 | U_EQ_stage/U_EQ_volume_ctrl/vol_data[7][4]_i_3_n_0       |                2 |              5 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/U_EQ_volume_ctrl/vol_data[4][4]_i_1_n_0                                                 | U_EQ_stage/U_EQ_volume_ctrl/vol_data[7][4]_i_3_n_0       |                2 |              5 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/U_EQ_volume_ctrl/vol_data[3][4]_i_1_n_0                                                 | U_EQ_stage/U_EQ_volume_ctrl/vol_data[7][4]_i_3_n_0       |                2 |              5 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/U_EQ_volume_ctrl/vol_data[2][4]_i_1_n_0                                                 | U_EQ_stage/U_EQ_volume_ctrl/vol_data[7][4]_i_3_n_0       |                3 |              5 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/EQ_dout[31]_i_1_n_0                                                                     | U_EQ_stage/EQ_dout[63]_i_3_n_0                           |                3 |              8 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/EQ_dout[63]_i_1_n_0                                                                     | U_EQ_stage/EQ_dout[63]_i_3_n_0                           |                2 |              8 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/EQ_dout[39]_i_1_n_0                                                                     | U_EQ_stage/EQ_dout[63]_i_3_n_0                           |                3 |              8 |
|  MMCM.U_MMCM/inst/clk | U_FFT_Wrapper/U_FFT_FSM/counter_stage[7]_i_1_n_0                                                   | U_FFT_Wrapper/U_FFT_FSM/reset_n_0                        |                4 |              8 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/EQ_dout[47]_i_1_n_0                                                                     | U_EQ_stage/EQ_dout[63]_i_3_n_0                           |                2 |              8 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/EQ_dout[55]_i_1_n_0                                                                     | U_EQ_stage/EQ_dout[63]_i_3_n_0                           |                4 |              8 |
|  MMCM.U_MMCM/inst/clk | U_FFT_Wrapper/U_FFT_FSM/counter_coef[7]_i_1_n_0                                                    | U_FFT_Wrapper/U_FFT_FSM/reset_n_0                        |                7 |              8 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/EQ_dout[15]_i_1_n_0                                                                     | U_EQ_stage/EQ_dout[63]_i_3_n_0                           |                3 |              8 |
|  MMCM.U_MMCM/inst/clk | U_WAV_Player/WAV_read                                                                              | U_WAV_Player/WAV_dout_i_2_n_0                            |                5 |              8 |
|  MMCM.U_MMCM/inst/clk | U_UART_Wrapper/U_Rx/store_data                                                                     | U_UART_Wrapper/U_Rx/reset_n_0                            |                3 |              8 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/EQ_dout[7]_i_1_n_0                                                                      | U_EQ_stage/EQ_dout[63]_i_3_n_0                           |                4 |              8 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/counter_channel[7]_i_1_n_0                                                              | U_EQ_stage/FSM_onehot_current_state[5]_i_1_n_0           |                2 |              8 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/EQ_dout[23]_i_1_n_0                                                                     | U_EQ_stage/EQ_dout[63]_i_3_n_0                           |                3 |              8 |
|  MMCM.U_MMCM/inst/clk | U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_1_n_0                                                    | U_FFT_Wrapper/U_FFT_FSM/reset_n_0                        |                8 |              9 |
|  MMCM.U_MMCM/inst/clk | U_FFT_Wrapper/U_FFT_FSM/E[0]                                                                       | U_FFT_Wrapper/U_FFT_FSM/reset_n_0                        |                4 |              9 |
|  MMCM.U_MMCM/inst/clk | U_WAV_Player/WAV_read                                                                              | U_FFT_Wrapper/U_FFT_FSM/reset_n_0                        |                3 |              9 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_FIR_interface/FIR_dout[47]_i_2_n_0                     |                4 |             10 |
|  MMCM.U_MMCM/inst/clk | U_FIR_interface/coef_counter0                                                                      | U_FIR_interface/FIR_dout[47]_i_2_n_0                     |                3 |             10 |
|  MMCM.U_MMCM/inst/clk | U_UART_Wrapper/U_Rx/end_count                                                                      | U_UART_Wrapper/U_Rx/reset_n_0                            |                3 |             10 |
|  MMCM.U_MMCM/inst/clk | U_FIR_interface/sel                                                                                | U_FIR_interface/FIR_dout[47]_i_2_n_0                     |                6 |             11 |
|  MMCM.U_MMCM/inst/clk | U_VU_metre/RAM_counter_clr[10]_i_1_n_0                                                             | U_VU_metre/FSM_sequential_current_state[1]_i_2_n_0       |                4 |             11 |
|  MMCM.U_MMCM/inst/clk | U_WAV_Player/WAV_read                                                                              | U_FIR_interface/FIR_dout[47]_i_2_n_0                     |                4 |             11 |
|  MMCM.U_MMCM/inst/clk | U_WAV_Player/WAV_read                                                                              | U_VGA_interface/VU_data[0][5]_i_1_n_0                    |                2 |             11 |
|  MMCM.U_MMCM/inst/clk | U_UART_Wrapper/U_Tx/Tx0                                                                            | U_UART_Wrapper/U_Rx/reset_n_0                            |                3 |             14 |
|  MMCM.U_MMCM/inst/clk | U_UART_Wrapper/U_Rx/UART_write                                                                     | U_RAM_Wrapper/UART_read_i_2_n_0                          |                4 |             15 |
|  MMCM.U_MMCM/inst/clk | U_WAV_Player/WAV_read                                                                              | U_RAM_Wrapper/UART_read_i_2_n_0                          |                4 |             15 |
|  MMCM.U_MMCM/inst/clk | U_VGA_controller/v_inc                                                                             | U_VGA_controller/mem_counter[31]_i_3_n_0                 |                7 |             16 |
|  MMCM.U_MMCM/inst/clk | U_VGA_controller/v_addr_counter[15]_i_1_n_0                                                        | U_VGA_controller/mem_counter[31]_i_3_n_0                 |                4 |             16 |
|  MMCM.U_MMCM/inst/clk | U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/CE |                                                          |                5 |             16 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_EQ_stage/FSM_onehot_current_state[5]_i_1_n_0           |                4 |             23 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_VGA_interface/VU_data[0][5]_i_1_n_0                    |               12 |             23 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_WAV_Player/WAV_dout_i_2_n_0                            |                8 |             25 |
|  MMCM.U_MMCM/inst/clk | U_EQ_stage/accu[0]_i_1_n_0                                                                         | U_EQ_stage/FSM_onehot_current_state[5]_i_1_n_0           |                7 |             28 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/sqrt_in[31]_i_2_n_0 |                8 |             32 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_Hearbeat/LED_state_i_2_n_0                             |               13 |             33 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_VGA_controller/mem_counter[31]_i_3_n_0                 |               13 |             45 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_UART_Wrapper/U_Rx/reset_n_0                            |               17 |             47 |
|  MMCM.U_MMCM/inst/clk | U_FIR_interface/dout_store                                                                         | U_FIR_interface/FIR_dout[47]_i_2_n_0                     |               12 |             48 |
|  MMCM.U_MMCM/inst/clk | U_WAV_Player/WAV_read                                                                              | U_EQ_stage/FSM_onehot_current_state[5]_i_1_n_0           |               19 |             56 |
|  MMCM.U_MMCM/inst/clk | U_VGA_controller/VGA_new_frame                                                                     | U_VGA_interface/VU_data[0][5]_i_1_n_0                    |               35 |             59 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_EQ_stage/U_EQ_volume_ctrl/vol_data[7][4]_i_3_n_0       |               19 |             70 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/reset_n_0           |               18 |             80 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_FFT_Wrapper/U_FFT_FSM/reset_n_0                        |               41 |            107 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    | U_FFT_Wrapper/U_FFT_UAL/U_Adder/reset_n_0                |               44 |            161 |
|  MMCM.U_MMCM/inst/clk | U_VU_metre/accu[0][19]_i_1_n_0                                                                     | U_VU_metre/FSM_sequential_current_state[1]_i_2_n_0       |               44 |            171 |
|  MMCM.U_MMCM/inst/clk |                                                                                                    |                                                          |              111 |            292 |
+-----------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


