

================================================================
== Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'
================================================================
* Date:           Sat Apr 12 12:18:39 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.159 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       82|       82|  0.820 us|  0.820 us|   81|   81|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_3  |       80|       80|         2|          2|        100|    40|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%temp = alloca i32 1" [../layer.h:67->../layer.h:185]   --->   Operation 5 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../layer.h:74->../layer.h:185]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_22 = alloca i32 1" [../layer.h:71->../layer.h:185]   --->   Operation 7 'alloca' 'i_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten6"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln71 = store i3 0, i3 %i_22" [../layer.h:71->../layer.h:185]   --->   Operation 10 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln74 = store i4 0, i4 %k" [../layer.h:74->../layer.h:185]   --->   Operation 11 'store' 'store_ln74' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln67 = store i25 0, i25 %temp" [../layer.h:67->../layer.h:185]   --->   Operation 12 'store' 'store_ln67' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i6 %indvar_flatten6" [../layer.h:71->../layer.h:185]   --->   Operation 14 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%icmp_ln71 = icmp_eq  i6 %indvar_flatten6_load, i6 40" [../layer.h:71->../layer.h:185]   --->   Operation 15 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln71_1 = add i6 %indvar_flatten6_load, i6 1" [../layer.h:71->../layer.h:185]   --->   Operation 16 'add' 'add_ln71_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.for.body8.i.255, void %for.body8.i40.preheader.exitStub" [../layer.h:71->../layer.h:185]   --->   Operation 17 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [../layer.h:74->../layer.h:185]   --->   Operation 18 'load' 'k_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_22_load = load i3 %i_22" [../layer.h:71->../layer.h:185]   --->   Operation 19 'load' 'i_22_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.74ns)   --->   "%i = add i3 %i_22_load, i3 1" [../layer.h:71->../layer.h:185]   --->   Operation 20 'add' 'i' <Predicate = (!icmp_ln71)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.86ns)   --->   "%icmp_ln74 = icmp_eq  i4 %k_load, i4 10" [../layer.h:74->../layer.h:185]   --->   Operation 21 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.45ns)   --->   "%select_ln71 = select i1 %icmp_ln74, i4 0, i4 %k_load" [../layer.h:71->../layer.h:185]   --->   Operation 22 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln71_7 = select i1 %icmp_ln74, i3 %i, i3 %i_22_load" [../layer.h:71->../layer.h:185]   --->   Operation 23 'select' 'select_ln71_7' <Predicate = (!icmp_ln71)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln71_7, i3 0" [../layer.h:79->../layer.h:185]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln71_7, i1 0" [../layer.h:79->../layer.h:185]   --->   Operation 25 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %tmp_8" [../layer.h:71->../layer.h:185]   --->   Operation 26 'zext' 'zext_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71 = add i6 %tmp, i6 %zext_ln71" [../layer.h:71->../layer.h:185]   --->   Operation 27 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i3 %select_ln71_7" [../layer.h:71->../layer.h:185]   --->   Operation 28 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i4 %select_ln71" [../layer.h:74->../layer.h:185]   --->   Operation 29 'zext' 'zext_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %select_ln71" [../layer.h:79->../layer.h:185]   --->   Operation 30 'zext' 'zext_ln79' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln79_1 = add i6 %add_ln71, i6 %zext_ln79" [../layer.h:79->../layer.h:185]   --->   Operation 31 'add' 'add_ln79_1' <Predicate = (!icmp_ln71)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i6 %add_ln79_1" [../layer.h:79->../layer.h:185]   --->   Operation 32 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%w_l_plus1_T_addr = getelementptr i25 %w_l_plus1_T, i64 0, i64 %zext_ln79_1" [../layer.h:79->../layer.h:185]   --->   Operation 33 'getelementptr' 'w_l_plus1_T_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.79ns)   --->   "%w_l_plus1_T_load = load i6 %w_l_plus1_T_addr" [../layer.h:79->../layer.h:185]   --->   Operation 34 'load' 'w_l_plus1_T_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 40> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%d_l_plus1_0_addr = getelementptr i25 %d_l_plus1_0, i64 0, i64 %zext_ln74" [../layer.h:79->../layer.h:185]   --->   Operation 35 'getelementptr' 'd_l_plus1_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.79ns)   --->   "%d_l_plus1_0_load = load i4 %d_l_plus1_0_addr" [../layer.h:79->../layer.h:185]   --->   Operation 36 'load' 'd_l_plus1_0_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 73 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.15>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%temp_load = load i25 %temp" [../layer.h:71->../layer.h:185]   --->   Operation 37 'load' 'temp_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_3_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:75->../layer.h:185]   --->   Operation 40 'specpipeline' 'specpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [../layer.h:74->../layer.h:185]   --->   Operation 41 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.79ns)   --->   "%w_l_plus1_T_load = load i6 %w_l_plus1_T_addr" [../layer.h:79->../layer.h:185]   --->   Operation 42 'load' 'w_l_plus1_T_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 40> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i25 %w_l_plus1_T_load" [../layer.h:79->../layer.h:185]   --->   Operation 43 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.79ns)   --->   "%d_l_plus1_0_load = load i4 %d_l_plus1_0_addr" [../layer.h:79->../layer.h:185]   --->   Operation 44 'load' 'd_l_plus1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln79_2 = sext i25 %d_l_plus1_0_load" [../layer.h:79->../layer.h:185]   --->   Operation 45 'sext' 'sext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.81ns)   --->   "%mul_ln79 = mul i50 %sext_ln79_2, i50 %sext_ln79" [../layer.h:79->../layer.h:185]   --->   Operation 46 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:185]   --->   Operation 47 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%select_ln71_8 = select i1 %icmp_ln74, i25 0, i25 %temp_load" [../layer.h:71->../layer.h:185]   --->   Operation 48 'select' 'select_ln71_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %select_ln71_8, i17 0" [../layer.h:79->../layer.h:185]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%trunc_ln79 = trunc i50 %mul_ln79" [../layer.h:79->../layer.h:185]   --->   Operation 50 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.06ns) (out node of the LUT)   --->   "%add_ln79 = add i42 %shl_ln, i42 %trunc_ln79" [../layer.h:79->../layer.h:185]   --->   Operation 51 'add' 'add_ln79' <Predicate = true> <Delay = 1.06> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i42 %add_ln79, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:185]   --->   Operation 52 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%temp_75 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %add_ln79, i32 17, i32 41" [../layer.h:79->../layer.h:185]   --->   Operation 53 'partselect' 'temp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin6" [../layer.h:79->../layer.h:185]   --->   Operation 54 'specregionend' 'rend7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.86ns)   --->   "%k_5 = add i4 %select_ln71, i4 1" [../layer.h:74->../layer.h:185]   --->   Operation 55 'add' 'k_5' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.86ns)   --->   "%icmp_ln74_4 = icmp_eq  i4 %k_5, i4 10" [../layer.h:74->../layer.h:185]   --->   Operation 56 'icmp' 'icmp_ln74_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74_4, void %new.latch.for.body8.i.split, void %last.iter.for.body8.i.split" [../layer.h:74->../layer.h:185]   --->   Operation 57 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.03ns)   --->   "%switch_ln81 = switch i2 %trunc_ln71, void %call15.0.0.0.i79.case.3, i2 0, void %call15.0.0.0.i79.case.0, i2 1, void %call15.0.0.0.i79.case.1, i2 2, void %call15.0.0.0.i79.case.2" [../layer.h:81->../layer.h:185]   --->   Operation 58 'switch' 'switch_ln81' <Predicate = (icmp_ln74_4)> <Delay = 1.03>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_2, i25 %temp_75" [../layer.h:81->../layer.h:185]   --->   Operation 59 'write' 'write_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 2)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln81 = br void %call15.0.0.0.i79.exit" [../layer.h:81->../layer.h:185]   --->   Operation 60 'br' 'br_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_1, i25 %temp_75" [../layer.h:81->../layer.h:185]   --->   Operation 61 'write' 'write_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln81 = br void %call15.0.0.0.i79.exit" [../layer.h:81->../layer.h:185]   --->   Operation 62 'br' 'br_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_0, i25 %temp_75" [../layer.h:81->../layer.h:185]   --->   Operation 63 'write' 'write_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 0)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln81 = br void %call15.0.0.0.i79.exit" [../layer.h:81->../layer.h:185]   --->   Operation 64 'br' 'br_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_3, i25 %temp_75" [../layer.h:81->../layer.h:185]   --->   Operation 65 'write' 'write_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln81 = br void %call15.0.0.0.i79.exit" [../layer.h:81->../layer.h:185]   --->   Operation 66 'br' 'br_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 3)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln74 = br void %new.latch.for.body8.i.split" [../layer.h:74->../layer.h:185]   --->   Operation 67 'br' 'br_ln74' <Predicate = (icmp_ln74_4)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.48ns)   --->   "%store_ln71 = store i6 %add_ln71_1, i6 %indvar_flatten6" [../layer.h:71->../layer.h:185]   --->   Operation 68 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln71 = store i3 %select_ln71_7, i3 %i_22" [../layer.h:71->../layer.h:185]   --->   Operation 69 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 70 [1/1] (0.48ns)   --->   "%store_ln74 = store i4 %k_5, i4 %k" [../layer.h:74->../layer.h:185]   --->   Operation 70 'store' 'store_ln74' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 71 [1/1] (0.48ns)   --->   "%store_ln67 = store i25 %temp_75, i25 %temp" [../layer.h:67->../layer.h:185]   --->   Operation 71 'store' 'store_ln67' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body8.i" [../layer.h:74->../layer.h:185]   --->   Operation 72 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 3.482ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln74', ../layer.h:74->../layer.h:185) of constant 0 on local variable 'k', ../layer.h:74->../layer.h:185 [13]  (0.489 ns)
	'load' operation 4 bit ('k_load', ../layer.h:74->../layer.h:185) on local variable 'k', ../layer.h:74->../layer.h:185 [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln74', ../layer.h:74->../layer.h:185) [28]  (0.868 ns)
	'select' operation 4 bit ('select_ln71', ../layer.h:71->../layer.h:185) [29]  (0.450 ns)
	'add' operation 6 bit ('add_ln79_1', ../layer.h:79->../layer.h:185) [38]  (0.885 ns)
	'getelementptr' operation 6 bit ('w_l_plus1_T_addr', ../layer.h:79->../layer.h:185) [40]  (0.000 ns)
	'load' operation 25 bit ('w_l_plus1_T_load', ../layer.h:79->../layer.h:185) on array 'w_l_plus1_T' [43]  (0.790 ns)

 <State 2>: 6.159ns
The critical path consists of the following:
	'load' operation 25 bit ('w_l_plus1_T_load', ../layer.h:79->../layer.h:185) on array 'w_l_plus1_T' [43]  (0.790 ns)
	'mul' operation 50 bit ('mul_ln79', ../layer.h:79->../layer.h:185) [48]  (3.814 ns)
	'add' operation 42 bit ('add_ln79', ../layer.h:79->../layer.h:185) [53]  (1.066 ns)
	'store' operation 0 bit ('store_ln67', ../layer.h:67->../layer.h:185) of variable 'temp', ../layer.h:79->../layer.h:185 on local variable 'temp', ../layer.h:67->../layer.h:185 [80]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
