-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2008 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 8.1 (Build Build 163 10/28/2008)
-- Created on Mon Jan 23 21:20:25 2012

FUNCTION Fr_ether100_new (System_Clock, RxClk_Edge_at_System_Clock, Rx_Data_nibble_input[3..0], Carr, Rx_Dv, reset)
	RETURNS (Data_Frame_is_in_Progress, Byte_Output_Strobe, Byte_Output[7..0], Packet_Good_End, Packet_bad_End, Packet_is_too_long, Row_output[11..0], Gap_is_too_small, Gap_output[4..0], Preamble_progress_Cnt_out[4..0], End_of_preamble, Preamble_failed, Byte_Ready_Strobe, CRC_check_out[31..0], CRC_Good, Bypass_Shifter_Output[31..0]);
