   clock                         enable_cnt  prepare_cnt        rate   accuracy   phase
----------------------------------------------------------------------------------------
 dummy                                    2            2           0          0 0
 osc                                     15           15    24000000          0 0
    pll_usb_main_clk                      1            1   480000000          0 0
       usb_phy2_clk                       1            1   480000000          0 0
    pll_usb1_main_clk                     1            1   480000000          0 0
       usb_phy1_clk                       1            1   480000000          0 0
    gpt_3m                                1            1     3000000          0 0
    clko2_src                             0            0    24000000          0 0
       clko2_cg                           0            0    24000000          0 0
          clko2_pre_div                   0            0    24000000          0 0
             clko2_post_div               0            0    24000000          0 0
    clko1_src                             0            0    24000000          0 0
       clko1_cg                           0            0    24000000          0 0
          clko1_pre_div                   0            0    24000000          0 0
             clko1_post_div               0            0    24000000          0 0
    csi_mclk_src                          0            0    24000000          0 0
       csi_mclk_cg                        0            0    24000000          0 0
          csi_mclk_pre_div                0            0    24000000          0 0
             csi_mclk_post_div            0            0    24000000          0 0
                csi_mclk_root_clk           0            0    24000000          0 0
    wdog_src                              1            1    24000000          0 0
       wdog_cg                            1            1    24000000          0 0
          wdog_pre_div                    1            1    24000000          0 0
             wdog_post_div                1            1    24000000          0 0
                wdog4_root_clk            0            0    24000000          0 0
                wdog3_root_clk            0            0    24000000          0 0
                wdog2_root_clk            0            0    24000000          0 0
                wdog1_root_clk            1            2    24000000          0 0
    trace_src                             0            0    24000000          0 0
       trace_cg                           0            0    24000000          0 0
          trace_pre_div                   0            0    24000000          0 0
             trace_post_div               0            0    24000000          0 0
                trace_root_clk            0            0    24000000          0 0
    gpt4_src                              0            0    24000000          0 0
       gpt4_cg                            0            0    24000000          0 0
          gpt4_pre_div                    0            0    24000000          0 0
             gpt4_post_div                0            0    24000000          0 0
                gpt4_root_clk             0            0    24000000          0 0
    gpt3_src                              0            0    24000000          0 0
       gpt3_cg                            0            0    24000000          0 0
          gpt3_pre_div                    0            0    24000000          0 0
             gpt3_post_div                0            0    24000000          0 0
                gpt3_root_clk             0            0    24000000          0 0
    gpt2_src                              0            0    24000000          0 0
       gpt2_cg                            0            0    24000000          0 0
          gpt2_pre_div                    0            0    24000000          0 0
             gpt2_post_div                0            0    24000000          0 0
                gpt2_root_clk             0            0    24000000          0 0
    gpt1_src                              1            1    24000000          0 0
       gpt1_cg                            1            1    24000000          0 0
          gpt1_pre_div                    1            1    24000000          0 0
             gpt1_post_div                1            1    24000000          0 0
                gpt1_root_clk             1            1    24000000          0 0
    sim2_src                              0            0    24000000          0 0
       sim2_cg                            0            0    24000000          0 0
          sim2_pre_div                    0            0    24000000          0 0
             sim2_post_div                0            0    24000000          0 0
                sim2_root_clk             0            0    24000000          0 0
    flextimer2_src                        0            0    24000000          0 0
       flextimer2_cg                      0            0    24000000          0 0
          flextimer2_pre_div              0            0    24000000          0 0
             flextimer2_post_div           0            0    24000000          0 0
                flextimer2_root_clk           0            0    24000000          0 0
    flextimer1_src                        0            0    24000000          0 0
       flextimer1_cg                      0            0    24000000          0 0
          flextimer1_pre_div              0            0    24000000          0 0
             flextimer1_post_div           0            0    24000000          0 0
                flextimer1_root_clk           0            0    24000000          0 0
    pwm4_src                              0            0    24000000          0 0
       pwm4_cg                            0            0    24000000          0 0
          pwm4_pre_div                    0            0    24000000          0 0
             pwm4_post_div                0            0    24000000          0 0
                pwm4_root_clk             0            0    24000000          0 0
    pwm3_src                              0            0    24000000          0 0
       pwm3_cg                            0            0    24000000          0 0
          pwm3_pre_div                    0            0    24000000          0 0
             pwm3_post_div                0            0    24000000          0 0
                pwm3_root_clk             0            0    24000000          0 0
    pwm2_src                              0            0    24000000          0 0
       pwm2_cg                            0            0    24000000          0 0
          pwm2_pre_div                    0            0    24000000          0 0
             pwm2_post_div                0            0    24000000          0 0
                pwm2_root_clk             0            0    24000000          0 0
    pwm1_src                              1            1    24000000          0 0
       pwm1_cg                            1            1    24000000          0 0
          pwm1_pre_div                    1            1    24000000          0 0
             pwm1_post_div                1            1    24000000          0 0
                pwm1_root_clk             1            1    24000000          0 0
    uart7_src                             0            0    24000000          0 0
       uart7_cg                           0            0    24000000          0 0
          uart7_pre_div                   0            0    24000000          0 0
             uart7_post_div               0            0    24000000          0 0
                uart7_root_clk            0            0    24000000          0 0
    uart4_src                             0            0    24000000          0 0
       uart4_cg                           0            0    24000000          0 0
          uart4_pre_div                   0            0    24000000          0 0
             uart4_post_div               0            0    24000000          0 0
                uart4_root_clk            0            0    24000000          0 0
    uart3_src                             0            0    24000000          0 0
       uart3_cg                           0            0    24000000          0 0
          uart3_pre_div                   0            0    24000000          0 0
             uart3_post_div               0            0    24000000          0 0
                uart3_root_clk            0            0    24000000          0 0
    uart2_src                             0            0    24000000          0 0
       uart2_cg                           0            0    24000000          0 0
          uart2_pre_div                   0            0    24000000          0 0
             uart2_post_div               0            0    24000000          0 0
                uart2_root_clk            0            0    24000000          0 0
    uart1_src                             1            1    24000000          0 0
       uart1_cg                           1            1    24000000          0 0
          uart1_pre_div                   1            1    24000000          0 0
             uart1_post_div               1            1    24000000          0 0
                uart1_root_clk            2            4    24000000          0 0
    i2c4_src                              0            0    24000000          0 0
       i2c4_cg                            0            0    24000000          0 0
          i2c4_pre_div                    0            0    24000000          0 0
             i2c4_post_div                0            0    24000000          0 0
                i2c4_root_clk             0            0    24000000          0 0
    i2c2_src                              0            0    24000000          0 0
       i2c2_cg                            0            0    24000000          0 0
          i2c2_pre_div                    0            0    24000000          0 0
             i2c2_post_div                0            0    24000000          0 0
                i2c2_root_clk             0            0    24000000          0 0
    can2_src                              0            0    24000000          0 0
       can2_cg                            0            0    24000000          0 0
          can2_pre_div                    0            0    24000000          0 0
             can2_post_div                0            0    24000000          0 0
                can2_root_clk             0            0    24000000          0 0
    can1_src                              0            0    24000000          0 0
       can1_cg                            0            0    24000000          0 0
          can1_pre_div                    0            0    24000000          0 0
             can1_post_div                0            0    24000000          0 0
                can1_root_clk             0            0    24000000          0 0
    spdif_src                             0            0    24000000          0 0
       spdif_cg                           0            0    24000000          0 0
          spdif_pre_div                   0            0    24000000          0 0
             spdif_post_div               0            0    24000000          0 0
                spdif_root_clk            0            0    24000000          0 0
    sai2_src                              0            0    24000000          0 0
       sai2_cg                            0            0    24000000          0 0
          sai2_pre_div                    0            0    24000000          0 0
             sai2_post_div                0            0    24000000          0 0
                sai2_root_clk             0            0    24000000          0 0
    mipi_dphy_src                         1            1    24000000          0 0
       mipi_dphy_cg                       1            1    24000000          0 0
          mipi_dphy_pre_div               1            1    24000000          0 0
             mipi_dphy_post_div           1            1    24000000          0 0
                mipi_dphy_root_clk           1            1    24000000          0 0
    mipi_dsi_src                          0            0    24000000          0 0
       mipi_dsi_cg                        0            0    24000000          0 0
          mipi_dsi_pre_div                0            0    24000000          0 0
             mipi_dsi_post_div            0            0    24000000          0 0
                mipi_dsi_root_clk           0            0    24000000          0 0
    dram_alt_src                          1            1    24000000          0 0
       dram_alt_cg                        1            1    24000000          0 0
          dram_alt_pre_div                1            1    24000000          0 0
             dram_alt_post_div            1            1    24000000          0 0
                dram_alt_root_clk           1            1    24000000          0 0
    dram_phym_alt_src                     1            1    24000000          0 0
       dram_phym_alt_cg                   1            1    24000000          0 0
          dram_phym_alt_pre_div           1            1    24000000          0 0
             dram_phym_alt_post_div           1            1    24000000          0 0
                dram_phym_alt_root_clk           1            1    24000000          0 0
    pll_video_main_src                    1            1    24000000          0 0
       pll_video_main                     1            1   735999984          0 0
          pll_video_main_bypass           1            1   735999984          0 0
             pll_video_test_div           1            1   183999996          0 0
                pll_video_main_clk           1            1   183999996          0 0
                   pll_video_post_div           1            1    45999999          0 0
                      lcdif_pixel_src           1            1    45999999          0 0
                         lcdif_pixel_cg           1            1    45999999          0 0
                            lcdif_pixel_pre_div           1            1     9200000          0 0
                               lcdif_pixel_post_div           1            1     9200000          0 0
                                  lcdif_pixel_root_clk           1            1     9200000          0 0
    pll_audio_main_src                    0            0    24000000          0 0
       pll_audio_main                     0            0   884736000          0 0
          pll_audio_main_bypass           0            0   884736000          0 0
             pll_audio_test_div           0            0   884736000          0 0
                pll_audio_main_clk           0            0   884736000          0 0
                   pll_audio_post_div           0            0   884736000          0 0
                      audio_mclk_src           0            0   884736000          0 0
                         audio_mclk_cg           0            0   884736000          0 0
                            audio_mclk_pre_div           0            0   110592000          0 0
                               audio_mclk_post_div           0            0    12288000          0 0
                                  audio_mclk_root_clk           0            0    12288000          0 0
                      sai3_src            0            0   884736000          0 0
                         sai3_cg           0            0   884736000          0 0
                            sai3_pre_div           0            0   884736000          0 0
                               sai3_post_div           0            0    36864000          0 0
                                  sai3_root_clk           0            0    36864000          0 0
                      sai1_src            0            0   884736000          0 0
                         sai1_cg           0            0   884736000          0 0
                            sai1_pre_div           0            0   884736000          0 0
                               sai1_post_div           0            0    36864000          0 0
                                  sai1_root_clk           0            0    36864000          0 0
    pll_enet_main_src                     1            1    24000000          0 0
       pll_enet_main                      1            1  1000000000          0 0
          pll_enet_main_bypass            1            1  1000000000          0 0
             pll_enet_main_clk            4            4  1000000000          0 0
                pll_enet_25m              1            1    25000000          0 0
                   pll_enet_25m_clk           1            1    25000000          0 0
                      enet_phy_ref_src           1            1    25000000          0 0
                         enet_phy_ref_cg           1            1    25000000          0 0
                            enet_phy_ref_pre_div           1            1    25000000          0 0
                               enet_phy_ref_post_div           1            1    25000000          0 0
                                  enet_phy_ref_root_clk           1            1    25000000          0 0
                pll_enet_40m              0            0    40000000          0 0
                   pll_enet_40m_clk           0            0    40000000          0 0
                      wrclk_src           0            0    40000000          0 0
                         wrclk_cg           0            0    40000000          0 0
                            wrclk_pre_div           0            0    40000000          0 0
                               wrclk_post_div           0            0    40000000          0 0
                                  wrclk_root_clk           0            0    40000000          0 0
                pll_enet_50m              0            0    50000000          0 0
                   pll_enet_50m_clk           0            0    50000000          0 0
                pll_enet_100m             1            1   100000000          0 0
                   pll_enet_100m_clk           1            1   100000000          0 0
                      pcie_phy_src           0            0   100000000          0 0
                         pcie_phy_cg           0            0   100000000          0 0
                            pcie_phy_pre_div           0            0   100000000          0 0
                               pcie_phy_post_div           0            0   100000000          0 0
                                  pcie_phy_root_clk           0            0   100000000          0 0
                      enet2_time_src           0            0   100000000          0 0
                         enet2_time_cg           0            0   100000000          0 0
                            enet2_time_pre_div           0            0   100000000          0 0
                               enet2_time_post_div           0            0   100000000          0 0
                                  enet2_time_root_clk           0            0   100000000          0 0
                      enet1_time_src           1            1   100000000          0 0
                         enet1_time_cg           1            1   100000000          0 0
                            enet1_time_pre_div           1            1   100000000          0 0
                               enet1_time_post_div           1            1   100000000          0 0
                                  enet1_time_root_clk           1            1   100000000          0 0
                pll_enet_125m             1            1   125000000          0 0
                   pll_enet_125m_clk           1            1   125000000          0 0
                      enet2_ref_src           0            0   125000000          0 0
                         enet2_ref_cg           0            0   125000000          0 0
                            enet2_ref_pre_div           0            0   125000000          0 0
                               enet2_ref_post_div           0            0   125000000          0 0
                                  enet2_ref_root_clk           0            0   125000000          0 0
                      enet1_ref_src           0            0   125000000          0 0
                         enet1_ref_cg           0            0   125000000          0 0
                            enet1_ref_pre_div           0            0   125000000          0 0
                               enet1_ref_post_div           0            0   125000000          0 0
                                  enet1_ref_root_clk           0            0   125000000          0 0
                pll_enet_250m             1            1   250000000          0 0
                   pll_enet_250m_clk           1            1   250000000          0 0
                      pcie_ctrl_src           0            0   250000000          0 0
                         pcie_ctrl_cg           0            0   250000000          0 0
                            pcie_ctrl_pre_div           0            0   250000000          0 0
                               pcie_ctrl_post_div           0            0   250000000          0 0
                                  pcie_ctrl_root_clk           0            0   250000000          0 0
                      enet_axi_src           1            1   250000000          0 0
                         enet_axi_cg           1            1   250000000          0 0
                            enet_axi_pre_div           1            1   250000000          0 0
                               enet_axi_post_div           1            1   250000000          0 0
                                  enet_axi_root_clk           2            2   250000000          0 0
                pll_enet_500m             0            0   500000000          0 0
                   pll_enet_500m_clk           0            0   500000000          0 0
    pll_sys_main_src                      1            1    24000000          0 0
       pll_sys_main                       1            1   480000000          0 0
          pll_sys_main_bypass             1            1   480000000          0 0
             pll_sys_main_clk             5            5   480000000          0 0
                epdc_pixel_src            0            0   480000000          0 0
                   epdc_pixel_cg           0            0   480000000          0 0
                      epdc_pixel_pre_div           0            0   480000000          0 0
                         epdc_pixel_post_div           0            0   480000000          0 0
                            epdc_pixel_root_clk           0            0   480000000          0 0
                nand_src                  0            0   480000000          0 0
                   nand_cg                0            0   480000000          0 0
                      nand_pre_div           0            0   480000000          0 0
                         nand_post_div           0            0   480000000          0 0
                            nand_root_clk           0            0   480000000          0 0
                usb_hsic_src              0            0   480000000          0 0
                   usb_hsic_cg            0            0   480000000          0 0
                      usb_hsic_pre_div           0            0   480000000          0 0
                         usb_hsic_post_div           0            0   480000000          0 0
                            usb_hsic_root_clk           0            0   480000000          0 0
                pll_sys_main_120m           0            0   120000000          0 0
                   pll_sys_main_120m_clk           0            0   120000000          0 0
                      sim1_src            0            0   120000000          0 0
                         sim1_cg           0            0   120000000          0 0
                            sim1_pre_div           0            0   120000000          0 0
                               sim1_post_div           0            0   120000000          0 0
                                  sim1_root_clk           0            0   120000000          0 0
                      i2c3_src            0            0   120000000          0 0
                         i2c3_cg           0            0   120000000          0 0
                            i2c3_pre_div           0            0   120000000          0 0
                               i2c3_post_div           0            0    60000000          0 0
                                  i2c3_root_clk           0            0    60000000          0 0
                      i2c1_src            0            0   120000000          0 0
                         i2c1_cg           0            0   120000000          0 0
                            i2c1_pre_div           0            0   120000000          0 0
                               i2c1_post_div           0            0    60000000          0 0
                                  i2c1_root_clk           0            0    60000000          0 0
                      eim_src             0            0   120000000          0 0
                         eim_cg           0            0   120000000          0 0
                            eim_pre_div           0            0   120000000          0 0
                               eim_post_div           0            0   120000000          0 0
                                  eim_root_clk           0            0   120000000          0 0
                      arm_m0_src           0            0   120000000          0 0
                         arm_m0_cg           0            0   120000000          0 0
                            arm_m0_div           0            0   120000000          0 0
                               arm_m0_root_clk           0            0   120000000          0 0
                pll_sys_main_240m           0            0   240000000          0 0
                   pll_sys_main_240m_clk           0            0   240000000          0 0
                      uart6_src           0            0   240000000          0 0
                         uart6_cg           0            0   240000000          0 0
                            uart6_pre_div           0            0   240000000          0 0
                               uart6_post_div           0            0    80000000          0 0
                                  uart6_root_clk           0            0    80000000          0 0
                      uart5_src           0            0   240000000          0 0
                         uart5_cg           0            0   240000000          0 0
                            uart5_pre_div           0            0   240000000          0 0
                               uart5_post_div           0            0    80000000          0 0
                                  uart5_root_clk           0            0    80000000          0 0
                      ecspi4_src           0            0   240000000          0 0
                         ecspi4_cg           0            0   240000000          0 0
                            ecspi4_pre_div           0            0   240000000          0 0
                               ecspi4_post_div           0            0    60000000          0 0
                                  ecspi4_root_clk           0            0    60000000          0 0
                      ecspi3_src           0            0   240000000          0 0
                         ecspi3_cg           0            0   240000000          0 0
                            ecspi3_pre_div           0            0   240000000          0 0
                               ecspi3_post_div           0            0    60000000          0 0
                                  ecspi3_root_clk           0            0    60000000          0 0
                      ecspi2_src           0            0   240000000          0 0
                         ecspi2_cg           0            0   240000000          0 0
                            ecspi2_pre_div           0            0   240000000          0 0
                               ecspi2_post_div           0            0    60000000          0 0
                                  ecspi2_root_clk           0            0    60000000          0 0
                      ecspi1_src           0            0   240000000          0 0
                         ecspi1_cg           0            0   240000000          0 0
                            ecspi1_pre_div           0            0   240000000          0 0
                               ecspi1_post_div           0            0    60000000          0 0
                                  ecspi1_root_clk           0            0    60000000          0 0
                      arm_m4_src           0            0   240000000          0 0
                         arm_m4_cg           0            0   240000000          0 0
                            arm_m4_div           0            0   240000000          0 0
                               arm_m4_root_clk           0            0   240000000          0 0
                pll_sys_main_480m           1            1   480000000          0 0
                   pll_sys_main_480m_clk           1            1   480000000          0 0
                pll_sys_pfd7_clk           0            0   480000000          0 0
                pll_sys_pfd6_clk           0            0   480000000          0 0
                pll_sys_pfd5_clk           0            0   480000000          0 0
                pll_sys_pfd4_clk           0            0   392727272          0 0
                   qspi_src               0            0   392727272          0 0
                      qspi_cg             0            0   392727272          0 0
                         qspi_pre_div           0            0   196363636          0 0
                            qspi_post_div           0            0    65454546          0 0
                               qspi_root_clk           0            0    65454546          0 0
                pll_sys_pfd3_clk           1            1   480000000          0 0
                   mipi_csi_src           1            1   480000000          0 0
                      mipi_csi_cg           1            1   480000000          0 0
                         mipi_csi_pre_div           1            1   480000000          0 0
                            mipi_csi_post_div           1            1   240000000          0 0
                               mipi_csi_root_clk           1            1   240000000          0 0
                pll_sys_pfd2_270m_clk           2            2   270000000          0 0
                   ahb_src                1            1   270000000          0 0
                      ahb_cg              1            1   270000000          0 0
                         ahb_pre_div           1            1   270000000          0 0
                            ahb_root_clk          11            6   135000000          0 0
                               usb_ctrl_clk           2            2   135000000          0 0
                               sdma_root_clk           6            1   135000000          0 0
                               ocram_s_clk           0            0   135000000          0 0
                               ipg_root_clk           2            4    67500000          0 0
                                  adc_root_clk           0            0    67500000          0 0
                                  sai3_ipg_clk           0            1    67500000          0 0
                                  sai2_ipg_clk           0            0    67500000          0 0
                                  sai1_ipg_clk           0            1    67500000          0 0
                                  ocotp_clk           0            0    67500000          0 0
                                  sema4_hs_root_clk           0            0    67500000          0 0
                                  mu_root_clk           1            1    67500000          0 0
                                  caam_clk           1            1    67500000          0 0
                   nand_usdhc_src           1            1   270000000          0 0
                      nand_usdhc_cg           1            1   270000000          0 0
                         nand_usdhc_pre_div           1            1   270000000          0 0
                            nand_usdhc_root_clk           1            1   270000000          0 0
                   pll_sys_pfd2_135m           0            0   135000000          0 0
                      pll_sys_pfd2_135m_clk           0            0   135000000          0 0
                pll_sys_pfd1_332m_clk           1            1   332307692          0 0
                   disp_axi_src           0            0   332307692          0 0
                      disp_axi_cg           0            0   332307692          0 0
                         disp_axi_pre_div           0            0   332307692          0 0
                            disp_axi_post_div           0            0   332307692          0 0
                               disp_axi_root_clk           0            0   332307692          0 0
                   axi_src                1            1   332307692          0 0
                      axi_cg              1            1   332307692          0 0
                         axi_pre_div           1            1   332307692          0 0
                            axi_post_div           2            2   332307692          0 0
                               ocram_clk           1            1   332307692          0 0
                               main_axi_root_clk           1            1   332307692          0 0
                   pll_sys_pfd1_166m           0            0   166153846          0 0
                      pll_sys_pfd1_166m_clk           0            0   166153846          0 0
                pll_sys_pfd0_392m_clk           0            0   392727272          0 0
                   usdhc3_src             0            0   392727272          0 0
                      usdhc3_cg           0            0   392727272          0 0
                         usdhc3_pre_div           0            0   392727272          0 0
                            usdhc3_post_div           0            0   392727272          0 0
                               usdhc3_root_clk           0            0   392727272          0 0
                   usdhc2_src             0            0   392727272          0 0
                      usdhc2_cg           0            0   392727272          0 0
                         usdhc2_pre_div           0            0   392727272          0 0
                            usdhc2_post_div           0            0   196363636          0 0
                               usdhc2_root_clk           0            0   196363636          0 0
                   usdhc1_src             0            0   392727272          0 0
                      usdhc1_cg           0            0   392727272          0 0
                         usdhc1_pre_div           0            0   392727272          0 0
                            usdhc1_post_div           0            0   196363636          0 0
                               usdhc1_root_clk           0            0   196363636          0 0
                   pll_sys_pfd0_196m           0            0   196363636          0 0
                      pll_sys_pfd0_196m_clk           0            0   196363636          0 0
    pll_dram_main_src                     1            1    24000000          0 0
       pll_dram_main                      1            1   792000000          0 0
          pll_dram_main_bypass            1            1   792000000          0 0
             pll_dram_test_div            1            1   792000000          0 0
                pll_dram_main_clk           2            2   792000000          0 0
                   dram_src               1            1   792000000          0 0
                      dram_cg             1            1   792000000          0 0
                         dram_post_div           1            1   396000000          0 0
                            dram_root_clk           1            1   396000000          0 0
                   dram_phym_src           1            1   792000000          0 0
                      dram_phym_cg           1            1   792000000          0 0
                         dram_phym_root_clk           1            1   792000000          0 0
                   pll_dram_533m           0            0   396000000          0 0
                      pll_dram_533m_clk           0            0   396000000          0 0
    pll_arm_main_src                      1            1    24000000          0 0
       pll_arm_main                       1            1   996000000          0 0
          pll_arm_main_bypass             1            1   996000000          0 0
             pll_arm_main_clk             1            1   996000000          0 0
                arm_a7_src                1            1   996000000          0 0
                   arm_a7_cg              1            1   996000000          0 0
                      arm_a7_div           1            1   996000000          0 0
                         arm_a7_root_clk           1            1   996000000          0 0
                lvds1_sel                 0            0   996000000          0 0
                   lvds1_out              0            0   996000000          0 0
 ckil                                     0            0       32768          0 0