|REG8x16
ADD_R1[0] => MUX8X16:mux_1.CONT[0]
ADD_R1[1] => MUX8X16:mux_1.CONT[1]
ADD_R1[2] => MUX8X16:mux_1.CONT[2]
ADD_R2[0] => MUX8X16:mux_2.CONT[0]
ADD_R2[1] => MUX8X16:mux_2.CONT[1]
ADD_R2[2] => MUX8X16:mux_2.CONT[2]
ADD_W[0] => DCD3x8:add_reg1_dcd.S[0]
ADD_W[1] => DCD3x8:add_reg1_dcd.S[1]
ADD_W[2] => DCD3x8:add_reg1_dcd.S[2]
WE => reg_gen.IN1
WE => reg_gen.IN1
WE => reg_gen.IN1
WE => reg_gen.IN1
WE => reg_gen.IN1
WE => reg_gen.IN1
WE => reg_gen.IN1
WE => reg_gen.IN1
CLK => REG16:reg_gen:0:regs.Clock
CLK => REG16:reg_gen:1:regs.Clock
CLK => REG16:reg_gen:2:regs.Clock
CLK => REG16:reg_gen:3:regs.Clock
CLK => REG16:reg_gen:4:regs.Clock
CLK => REG16:reg_gen:5:regs.Clock
CLK => REG16:reg_gen:6:regs.Clock
CLK => REG16:reg_gen:7:regs.Clock
DIN[0] => REG16:reg_gen:0:regs.R[0]
DIN[0] => REG16:reg_gen:1:regs.R[0]
DIN[0] => REG16:reg_gen:2:regs.R[0]
DIN[0] => REG16:reg_gen:3:regs.R[0]
DIN[0] => REG16:reg_gen:4:regs.R[0]
DIN[0] => REG16:reg_gen:5:regs.R[0]
DIN[0] => REG16:reg_gen:6:regs.R[0]
DIN[0] => REG16:reg_gen:7:regs.R[0]
DIN[1] => REG16:reg_gen:0:regs.R[1]
DIN[1] => REG16:reg_gen:1:regs.R[1]
DIN[1] => REG16:reg_gen:2:regs.R[1]
DIN[1] => REG16:reg_gen:3:regs.R[1]
DIN[1] => REG16:reg_gen:4:regs.R[1]
DIN[1] => REG16:reg_gen:5:regs.R[1]
DIN[1] => REG16:reg_gen:6:regs.R[1]
DIN[1] => REG16:reg_gen:7:regs.R[1]
DIN[2] => REG16:reg_gen:0:regs.R[2]
DIN[2] => REG16:reg_gen:1:regs.R[2]
DIN[2] => REG16:reg_gen:2:regs.R[2]
DIN[2] => REG16:reg_gen:3:regs.R[2]
DIN[2] => REG16:reg_gen:4:regs.R[2]
DIN[2] => REG16:reg_gen:5:regs.R[2]
DIN[2] => REG16:reg_gen:6:regs.R[2]
DIN[2] => REG16:reg_gen:7:regs.R[2]
DIN[3] => REG16:reg_gen:0:regs.R[3]
DIN[3] => REG16:reg_gen:1:regs.R[3]
DIN[3] => REG16:reg_gen:2:regs.R[3]
DIN[3] => REG16:reg_gen:3:regs.R[3]
DIN[3] => REG16:reg_gen:4:regs.R[3]
DIN[3] => REG16:reg_gen:5:regs.R[3]
DIN[3] => REG16:reg_gen:6:regs.R[3]
DIN[3] => REG16:reg_gen:7:regs.R[3]
DIN[4] => REG16:reg_gen:0:regs.R[4]
DIN[4] => REG16:reg_gen:1:regs.R[4]
DIN[4] => REG16:reg_gen:2:regs.R[4]
DIN[4] => REG16:reg_gen:3:regs.R[4]
DIN[4] => REG16:reg_gen:4:regs.R[4]
DIN[4] => REG16:reg_gen:5:regs.R[4]
DIN[4] => REG16:reg_gen:6:regs.R[4]
DIN[4] => REG16:reg_gen:7:regs.R[4]
DIN[5] => REG16:reg_gen:0:regs.R[5]
DIN[5] => REG16:reg_gen:1:regs.R[5]
DIN[5] => REG16:reg_gen:2:regs.R[5]
DIN[5] => REG16:reg_gen:3:regs.R[5]
DIN[5] => REG16:reg_gen:4:regs.R[5]
DIN[5] => REG16:reg_gen:5:regs.R[5]
DIN[5] => REG16:reg_gen:6:regs.R[5]
DIN[5] => REG16:reg_gen:7:regs.R[5]
DIN[6] => REG16:reg_gen:0:regs.R[6]
DIN[6] => REG16:reg_gen:1:regs.R[6]
DIN[6] => REG16:reg_gen:2:regs.R[6]
DIN[6] => REG16:reg_gen:3:regs.R[6]
DIN[6] => REG16:reg_gen:4:regs.R[6]
DIN[6] => REG16:reg_gen:5:regs.R[6]
DIN[6] => REG16:reg_gen:6:regs.R[6]
DIN[6] => REG16:reg_gen:7:regs.R[6]
DIN[7] => REG16:reg_gen:0:regs.R[7]
DIN[7] => REG16:reg_gen:1:regs.R[7]
DIN[7] => REG16:reg_gen:2:regs.R[7]
DIN[7] => REG16:reg_gen:3:regs.R[7]
DIN[7] => REG16:reg_gen:4:regs.R[7]
DIN[7] => REG16:reg_gen:5:regs.R[7]
DIN[7] => REG16:reg_gen:6:regs.R[7]
DIN[7] => REG16:reg_gen:7:regs.R[7]
DIN[8] => REG16:reg_gen:0:regs.R[8]
DIN[8] => REG16:reg_gen:1:regs.R[8]
DIN[8] => REG16:reg_gen:2:regs.R[8]
DIN[8] => REG16:reg_gen:3:regs.R[8]
DIN[8] => REG16:reg_gen:4:regs.R[8]
DIN[8] => REG16:reg_gen:5:regs.R[8]
DIN[8] => REG16:reg_gen:6:regs.R[8]
DIN[8] => REG16:reg_gen:7:regs.R[8]
DIN[9] => REG16:reg_gen:0:regs.R[9]
DIN[9] => REG16:reg_gen:1:regs.R[9]
DIN[9] => REG16:reg_gen:2:regs.R[9]
DIN[9] => REG16:reg_gen:3:regs.R[9]
DIN[9] => REG16:reg_gen:4:regs.R[9]
DIN[9] => REG16:reg_gen:5:regs.R[9]
DIN[9] => REG16:reg_gen:6:regs.R[9]
DIN[9] => REG16:reg_gen:7:regs.R[9]
DIN[10] => REG16:reg_gen:0:regs.R[10]
DIN[10] => REG16:reg_gen:1:regs.R[10]
DIN[10] => REG16:reg_gen:2:regs.R[10]
DIN[10] => REG16:reg_gen:3:regs.R[10]
DIN[10] => REG16:reg_gen:4:regs.R[10]
DIN[10] => REG16:reg_gen:5:regs.R[10]
DIN[10] => REG16:reg_gen:6:regs.R[10]
DIN[10] => REG16:reg_gen:7:regs.R[10]
DIN[11] => REG16:reg_gen:0:regs.R[11]
DIN[11] => REG16:reg_gen:1:regs.R[11]
DIN[11] => REG16:reg_gen:2:regs.R[11]
DIN[11] => REG16:reg_gen:3:regs.R[11]
DIN[11] => REG16:reg_gen:4:regs.R[11]
DIN[11] => REG16:reg_gen:5:regs.R[11]
DIN[11] => REG16:reg_gen:6:regs.R[11]
DIN[11] => REG16:reg_gen:7:regs.R[11]
DIN[12] => REG16:reg_gen:0:regs.R[12]
DIN[12] => REG16:reg_gen:1:regs.R[12]
DIN[12] => REG16:reg_gen:2:regs.R[12]
DIN[12] => REG16:reg_gen:3:regs.R[12]
DIN[12] => REG16:reg_gen:4:regs.R[12]
DIN[12] => REG16:reg_gen:5:regs.R[12]
DIN[12] => REG16:reg_gen:6:regs.R[12]
DIN[12] => REG16:reg_gen:7:regs.R[12]
DIN[13] => REG16:reg_gen:0:regs.R[13]
DIN[13] => REG16:reg_gen:1:regs.R[13]
DIN[13] => REG16:reg_gen:2:regs.R[13]
DIN[13] => REG16:reg_gen:3:regs.R[13]
DIN[13] => REG16:reg_gen:4:regs.R[13]
DIN[13] => REG16:reg_gen:5:regs.R[13]
DIN[13] => REG16:reg_gen:6:regs.R[13]
DIN[13] => REG16:reg_gen:7:regs.R[13]
DIN[14] => REG16:reg_gen:0:regs.R[14]
DIN[14] => REG16:reg_gen:1:regs.R[14]
DIN[14] => REG16:reg_gen:2:regs.R[14]
DIN[14] => REG16:reg_gen:3:regs.R[14]
DIN[14] => REG16:reg_gen:4:regs.R[14]
DIN[14] => REG16:reg_gen:5:regs.R[14]
DIN[14] => REG16:reg_gen:6:regs.R[14]
DIN[14] => REG16:reg_gen:7:regs.R[14]
DIN[15] => REG16:reg_gen:0:regs.R[15]
DIN[15] => REG16:reg_gen:1:regs.R[15]
DIN[15] => REG16:reg_gen:2:regs.R[15]
DIN[15] => REG16:reg_gen:3:regs.R[15]
DIN[15] => REG16:reg_gen:4:regs.R[15]
DIN[15] => REG16:reg_gen:5:regs.R[15]
DIN[15] => REG16:reg_gen:6:regs.R[15]
DIN[15] => REG16:reg_gen:7:regs.R[15]
DOUT1[0] << MUX8X16:mux_1.f[0]
DOUT1[1] << MUX8X16:mux_1.f[1]
DOUT1[2] << MUX8X16:mux_1.f[2]
DOUT1[3] << MUX8X16:mux_1.f[3]
DOUT1[4] << MUX8X16:mux_1.f[4]
DOUT1[5] << MUX8X16:mux_1.f[5]
DOUT1[6] << MUX8X16:mux_1.f[6]
DOUT1[7] << MUX8X16:mux_1.f[7]
DOUT1[8] << MUX8X16:mux_1.f[8]
DOUT1[9] << MUX8X16:mux_1.f[9]
DOUT1[10] << MUX8X16:mux_1.f[10]
DOUT1[11] << MUX8X16:mux_1.f[11]
DOUT1[12] << MUX8X16:mux_1.f[12]
DOUT1[13] << MUX8X16:mux_1.f[13]
DOUT1[14] << MUX8X16:mux_1.f[14]
DOUT1[15] << MUX8X16:mux_1.f[15]
DOUT2[0] << MUX8X16:mux_2.f[0]
DOUT2[1] << MUX8X16:mux_2.f[1]
DOUT2[2] << MUX8X16:mux_2.f[2]
DOUT2[3] << MUX8X16:mux_2.f[3]
DOUT2[4] << MUX8X16:mux_2.f[4]
DOUT2[5] << MUX8X16:mux_2.f[5]
DOUT2[6] << MUX8X16:mux_2.f[6]
DOUT2[7] << MUX8X16:mux_2.f[7]
DOUT2[8] << MUX8X16:mux_2.f[8]
DOUT2[9] << MUX8X16:mux_2.f[9]
DOUT2[10] << MUX8X16:mux_2.f[10]
DOUT2[11] << MUX8X16:mux_2.f[11]
DOUT2[12] << MUX8X16:mux_2.f[12]
DOUT2[13] << MUX8X16:mux_2.f[13]
DOUT2[14] << MUX8X16:mux_2.f[14]
DOUT2[15] << MUX8X16:mux_2.f[15]


|REG8x16|DCD3x8:add_reg1_dcd
S[0] => ~NO_FANOUT~
S[1] => ~NO_FANOUT~
S[2] => ~NO_FANOUT~
D[0] <= <VCC>
D[1] <= <VCC>
D[2] <= <VCC>
D[3] <= <VCC>
D[4] <= <VCC>
D[5] <= <VCC>
D[6] <= <VCC>
D[7] <= <VCC>


|REG8x16|REG16:\reg_gen:0:regs
R[0] => REG8:reg_1.x[0]
R[1] => REG8:reg_1.x[1]
R[2] => REG8:reg_1.x[2]
R[3] => REG8:reg_1.x[3]
R[4] => REG8:reg_1.x[4]
R[5] => REG8:reg_1.x[5]
R[6] => REG8:reg_1.x[6]
R[7] => REG8:reg_1.x[7]
R[8] => REG8:reg_2.x[0]
R[9] => REG8:reg_2.x[1]
R[10] => REG8:reg_2.x[2]
R[11] => REG8:reg_2.x[3]
R[12] => REG8:reg_2.x[4]
R[13] => REG8:reg_2.x[5]
R[14] => REG8:reg_2.x[6]
R[15] => REG8:reg_2.x[7]
ENABLE => REG8:reg_1.EN
ENABLE => REG8:reg_2.EN
Clock => REG8:reg_1.CLK
Clock => REG8:reg_2.CLK
Q[0] <= REG8:reg_1.y[0]
Q[1] <= REG8:reg_1.y[1]
Q[2] <= REG8:reg_1.y[2]
Q[3] <= REG8:reg_1.y[3]
Q[4] <= REG8:reg_1.y[4]
Q[5] <= REG8:reg_1.y[5]
Q[6] <= REG8:reg_1.y[6]
Q[7] <= REG8:reg_1.y[7]
Q[8] <= REG8:reg_2.y[0]
Q[9] <= REG8:reg_2.y[1]
Q[10] <= REG8:reg_2.y[2]
Q[11] <= REG8:reg_2.y[3]
Q[12] <= REG8:reg_2.y[4]
Q[13] <= REG8:reg_2.y[5]
Q[14] <= REG8:reg_2.y[6]
Q[15] <= REG8:reg_2.y[7]


|REG8x16|REG16:\reg_gen:0:regs|REG8:reg_1
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:0:regs|REG8:reg_2
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:1:regs
R[0] => REG8:reg_1.x[0]
R[1] => REG8:reg_1.x[1]
R[2] => REG8:reg_1.x[2]
R[3] => REG8:reg_1.x[3]
R[4] => REG8:reg_1.x[4]
R[5] => REG8:reg_1.x[5]
R[6] => REG8:reg_1.x[6]
R[7] => REG8:reg_1.x[7]
R[8] => REG8:reg_2.x[0]
R[9] => REG8:reg_2.x[1]
R[10] => REG8:reg_2.x[2]
R[11] => REG8:reg_2.x[3]
R[12] => REG8:reg_2.x[4]
R[13] => REG8:reg_2.x[5]
R[14] => REG8:reg_2.x[6]
R[15] => REG8:reg_2.x[7]
ENABLE => REG8:reg_1.EN
ENABLE => REG8:reg_2.EN
Clock => REG8:reg_1.CLK
Clock => REG8:reg_2.CLK
Q[0] <= REG8:reg_1.y[0]
Q[1] <= REG8:reg_1.y[1]
Q[2] <= REG8:reg_1.y[2]
Q[3] <= REG8:reg_1.y[3]
Q[4] <= REG8:reg_1.y[4]
Q[5] <= REG8:reg_1.y[5]
Q[6] <= REG8:reg_1.y[6]
Q[7] <= REG8:reg_1.y[7]
Q[8] <= REG8:reg_2.y[0]
Q[9] <= REG8:reg_2.y[1]
Q[10] <= REG8:reg_2.y[2]
Q[11] <= REG8:reg_2.y[3]
Q[12] <= REG8:reg_2.y[4]
Q[13] <= REG8:reg_2.y[5]
Q[14] <= REG8:reg_2.y[6]
Q[15] <= REG8:reg_2.y[7]


|REG8x16|REG16:\reg_gen:1:regs|REG8:reg_1
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:1:regs|REG8:reg_2
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:2:regs
R[0] => REG8:reg_1.x[0]
R[1] => REG8:reg_1.x[1]
R[2] => REG8:reg_1.x[2]
R[3] => REG8:reg_1.x[3]
R[4] => REG8:reg_1.x[4]
R[5] => REG8:reg_1.x[5]
R[6] => REG8:reg_1.x[6]
R[7] => REG8:reg_1.x[7]
R[8] => REG8:reg_2.x[0]
R[9] => REG8:reg_2.x[1]
R[10] => REG8:reg_2.x[2]
R[11] => REG8:reg_2.x[3]
R[12] => REG8:reg_2.x[4]
R[13] => REG8:reg_2.x[5]
R[14] => REG8:reg_2.x[6]
R[15] => REG8:reg_2.x[7]
ENABLE => REG8:reg_1.EN
ENABLE => REG8:reg_2.EN
Clock => REG8:reg_1.CLK
Clock => REG8:reg_2.CLK
Q[0] <= REG8:reg_1.y[0]
Q[1] <= REG8:reg_1.y[1]
Q[2] <= REG8:reg_1.y[2]
Q[3] <= REG8:reg_1.y[3]
Q[4] <= REG8:reg_1.y[4]
Q[5] <= REG8:reg_1.y[5]
Q[6] <= REG8:reg_1.y[6]
Q[7] <= REG8:reg_1.y[7]
Q[8] <= REG8:reg_2.y[0]
Q[9] <= REG8:reg_2.y[1]
Q[10] <= REG8:reg_2.y[2]
Q[11] <= REG8:reg_2.y[3]
Q[12] <= REG8:reg_2.y[4]
Q[13] <= REG8:reg_2.y[5]
Q[14] <= REG8:reg_2.y[6]
Q[15] <= REG8:reg_2.y[7]


|REG8x16|REG16:\reg_gen:2:regs|REG8:reg_1
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:2:regs|REG8:reg_2
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:3:regs
R[0] => REG8:reg_1.x[0]
R[1] => REG8:reg_1.x[1]
R[2] => REG8:reg_1.x[2]
R[3] => REG8:reg_1.x[3]
R[4] => REG8:reg_1.x[4]
R[5] => REG8:reg_1.x[5]
R[6] => REG8:reg_1.x[6]
R[7] => REG8:reg_1.x[7]
R[8] => REG8:reg_2.x[0]
R[9] => REG8:reg_2.x[1]
R[10] => REG8:reg_2.x[2]
R[11] => REG8:reg_2.x[3]
R[12] => REG8:reg_2.x[4]
R[13] => REG8:reg_2.x[5]
R[14] => REG8:reg_2.x[6]
R[15] => REG8:reg_2.x[7]
ENABLE => REG8:reg_1.EN
ENABLE => REG8:reg_2.EN
Clock => REG8:reg_1.CLK
Clock => REG8:reg_2.CLK
Q[0] <= REG8:reg_1.y[0]
Q[1] <= REG8:reg_1.y[1]
Q[2] <= REG8:reg_1.y[2]
Q[3] <= REG8:reg_1.y[3]
Q[4] <= REG8:reg_1.y[4]
Q[5] <= REG8:reg_1.y[5]
Q[6] <= REG8:reg_1.y[6]
Q[7] <= REG8:reg_1.y[7]
Q[8] <= REG8:reg_2.y[0]
Q[9] <= REG8:reg_2.y[1]
Q[10] <= REG8:reg_2.y[2]
Q[11] <= REG8:reg_2.y[3]
Q[12] <= REG8:reg_2.y[4]
Q[13] <= REG8:reg_2.y[5]
Q[14] <= REG8:reg_2.y[6]
Q[15] <= REG8:reg_2.y[7]


|REG8x16|REG16:\reg_gen:3:regs|REG8:reg_1
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:3:regs|REG8:reg_2
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:4:regs
R[0] => REG8:reg_1.x[0]
R[1] => REG8:reg_1.x[1]
R[2] => REG8:reg_1.x[2]
R[3] => REG8:reg_1.x[3]
R[4] => REG8:reg_1.x[4]
R[5] => REG8:reg_1.x[5]
R[6] => REG8:reg_1.x[6]
R[7] => REG8:reg_1.x[7]
R[8] => REG8:reg_2.x[0]
R[9] => REG8:reg_2.x[1]
R[10] => REG8:reg_2.x[2]
R[11] => REG8:reg_2.x[3]
R[12] => REG8:reg_2.x[4]
R[13] => REG8:reg_2.x[5]
R[14] => REG8:reg_2.x[6]
R[15] => REG8:reg_2.x[7]
ENABLE => REG8:reg_1.EN
ENABLE => REG8:reg_2.EN
Clock => REG8:reg_1.CLK
Clock => REG8:reg_2.CLK
Q[0] <= REG8:reg_1.y[0]
Q[1] <= REG8:reg_1.y[1]
Q[2] <= REG8:reg_1.y[2]
Q[3] <= REG8:reg_1.y[3]
Q[4] <= REG8:reg_1.y[4]
Q[5] <= REG8:reg_1.y[5]
Q[6] <= REG8:reg_1.y[6]
Q[7] <= REG8:reg_1.y[7]
Q[8] <= REG8:reg_2.y[0]
Q[9] <= REG8:reg_2.y[1]
Q[10] <= REG8:reg_2.y[2]
Q[11] <= REG8:reg_2.y[3]
Q[12] <= REG8:reg_2.y[4]
Q[13] <= REG8:reg_2.y[5]
Q[14] <= REG8:reg_2.y[6]
Q[15] <= REG8:reg_2.y[7]


|REG8x16|REG16:\reg_gen:4:regs|REG8:reg_1
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:4:regs|REG8:reg_2
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:5:regs
R[0] => REG8:reg_1.x[0]
R[1] => REG8:reg_1.x[1]
R[2] => REG8:reg_1.x[2]
R[3] => REG8:reg_1.x[3]
R[4] => REG8:reg_1.x[4]
R[5] => REG8:reg_1.x[5]
R[6] => REG8:reg_1.x[6]
R[7] => REG8:reg_1.x[7]
R[8] => REG8:reg_2.x[0]
R[9] => REG8:reg_2.x[1]
R[10] => REG8:reg_2.x[2]
R[11] => REG8:reg_2.x[3]
R[12] => REG8:reg_2.x[4]
R[13] => REG8:reg_2.x[5]
R[14] => REG8:reg_2.x[6]
R[15] => REG8:reg_2.x[7]
ENABLE => REG8:reg_1.EN
ENABLE => REG8:reg_2.EN
Clock => REG8:reg_1.CLK
Clock => REG8:reg_2.CLK
Q[0] <= REG8:reg_1.y[0]
Q[1] <= REG8:reg_1.y[1]
Q[2] <= REG8:reg_1.y[2]
Q[3] <= REG8:reg_1.y[3]
Q[4] <= REG8:reg_1.y[4]
Q[5] <= REG8:reg_1.y[5]
Q[6] <= REG8:reg_1.y[6]
Q[7] <= REG8:reg_1.y[7]
Q[8] <= REG8:reg_2.y[0]
Q[9] <= REG8:reg_2.y[1]
Q[10] <= REG8:reg_2.y[2]
Q[11] <= REG8:reg_2.y[3]
Q[12] <= REG8:reg_2.y[4]
Q[13] <= REG8:reg_2.y[5]
Q[14] <= REG8:reg_2.y[6]
Q[15] <= REG8:reg_2.y[7]


|REG8x16|REG16:\reg_gen:5:regs|REG8:reg_1
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:5:regs|REG8:reg_2
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:6:regs
R[0] => REG8:reg_1.x[0]
R[1] => REG8:reg_1.x[1]
R[2] => REG8:reg_1.x[2]
R[3] => REG8:reg_1.x[3]
R[4] => REG8:reg_1.x[4]
R[5] => REG8:reg_1.x[5]
R[6] => REG8:reg_1.x[6]
R[7] => REG8:reg_1.x[7]
R[8] => REG8:reg_2.x[0]
R[9] => REG8:reg_2.x[1]
R[10] => REG8:reg_2.x[2]
R[11] => REG8:reg_2.x[3]
R[12] => REG8:reg_2.x[4]
R[13] => REG8:reg_2.x[5]
R[14] => REG8:reg_2.x[6]
R[15] => REG8:reg_2.x[7]
ENABLE => REG8:reg_1.EN
ENABLE => REG8:reg_2.EN
Clock => REG8:reg_1.CLK
Clock => REG8:reg_2.CLK
Q[0] <= REG8:reg_1.y[0]
Q[1] <= REG8:reg_1.y[1]
Q[2] <= REG8:reg_1.y[2]
Q[3] <= REG8:reg_1.y[3]
Q[4] <= REG8:reg_1.y[4]
Q[5] <= REG8:reg_1.y[5]
Q[6] <= REG8:reg_1.y[6]
Q[7] <= REG8:reg_1.y[7]
Q[8] <= REG8:reg_2.y[0]
Q[9] <= REG8:reg_2.y[1]
Q[10] <= REG8:reg_2.y[2]
Q[11] <= REG8:reg_2.y[3]
Q[12] <= REG8:reg_2.y[4]
Q[13] <= REG8:reg_2.y[5]
Q[14] <= REG8:reg_2.y[6]
Q[15] <= REG8:reg_2.y[7]


|REG8x16|REG16:\reg_gen:6:regs|REG8:reg_1
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:6:regs|REG8:reg_2
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:7:regs
R[0] => REG8:reg_1.x[0]
R[1] => REG8:reg_1.x[1]
R[2] => REG8:reg_1.x[2]
R[3] => REG8:reg_1.x[3]
R[4] => REG8:reg_1.x[4]
R[5] => REG8:reg_1.x[5]
R[6] => REG8:reg_1.x[6]
R[7] => REG8:reg_1.x[7]
R[8] => REG8:reg_2.x[0]
R[9] => REG8:reg_2.x[1]
R[10] => REG8:reg_2.x[2]
R[11] => REG8:reg_2.x[3]
R[12] => REG8:reg_2.x[4]
R[13] => REG8:reg_2.x[5]
R[14] => REG8:reg_2.x[6]
R[15] => REG8:reg_2.x[7]
ENABLE => REG8:reg_1.EN
ENABLE => REG8:reg_2.EN
Clock => REG8:reg_1.CLK
Clock => REG8:reg_2.CLK
Q[0] <= REG8:reg_1.y[0]
Q[1] <= REG8:reg_1.y[1]
Q[2] <= REG8:reg_1.y[2]
Q[3] <= REG8:reg_1.y[3]
Q[4] <= REG8:reg_1.y[4]
Q[5] <= REG8:reg_1.y[5]
Q[6] <= REG8:reg_1.y[6]
Q[7] <= REG8:reg_1.y[7]
Q[8] <= REG8:reg_2.y[0]
Q[9] <= REG8:reg_2.y[1]
Q[10] <= REG8:reg_2.y[2]
Q[11] <= REG8:reg_2.y[3]
Q[12] <= REG8:reg_2.y[4]
Q[13] <= REG8:reg_2.y[5]
Q[14] <= REG8:reg_2.y[6]
Q[15] <= REG8:reg_2.y[7]


|REG8x16|REG16:\reg_gen:7:regs|REG8:reg_1
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|REG16:\reg_gen:7:regs|REG8:reg_2
x[0] => y[0]~reg0.DATAIN
x[1] => y[1]~reg0.DATAIN
x[2] => y[2]~reg0.DATAIN
x[3] => y[3]~reg0.DATAIN
x[4] => y[4]~reg0.DATAIN
x[5] => y[5]~reg0.DATAIN
x[6] => y[6]~reg0.DATAIN
x[7] => y[7]~reg0.DATAIN
EN => y[0]~reg0.ENA
EN => y[1]~reg0.ENA
EN => y[2]~reg0.ENA
EN => y[3]~reg0.ENA
EN => y[4]~reg0.ENA
EN => y[5]~reg0.ENA
EN => y[6]~reg0.ENA
EN => y[7]~reg0.ENA
CLK => y[0]~reg0.CLK
CLK => y[1]~reg0.CLK
CLK => y[2]~reg0.CLK
CLK => y[3]~reg0.CLK
CLK => y[4]~reg0.CLK
CLK => y[5]~reg0.CLK
CLK => y[6]~reg0.CLK
CLK => y[7]~reg0.CLK
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_1
I1[0] => MUX4x16:mux_2.INP1[0]
I1[1] => MUX4x16:mux_2.INP1[1]
I1[2] => MUX4x16:mux_2.INP1[2]
I1[3] => MUX4x16:mux_2.INP1[3]
I1[4] => MUX4x16:mux_2.INP1[4]
I1[5] => MUX4x16:mux_2.INP1[5]
I1[6] => MUX4x16:mux_2.INP1[6]
I1[7] => MUX4x16:mux_2.INP1[7]
I1[8] => MUX4x16:mux_2.INP1[8]
I1[9] => MUX4x16:mux_2.INP1[9]
I1[10] => MUX4x16:mux_2.INP1[10]
I1[11] => MUX4x16:mux_2.INP1[11]
I1[12] => MUX4x16:mux_2.INP1[12]
I1[13] => MUX4x16:mux_2.INP1[13]
I1[14] => MUX4x16:mux_2.INP1[14]
I1[15] => MUX4x16:mux_2.INP1[15]
I2[0] => MUX4x16:mux_2.INP2[0]
I2[1] => MUX4x16:mux_2.INP2[1]
I2[2] => MUX4x16:mux_2.INP2[2]
I2[3] => MUX4x16:mux_2.INP2[3]
I2[4] => MUX4x16:mux_2.INP2[4]
I2[5] => MUX4x16:mux_2.INP2[5]
I2[6] => MUX4x16:mux_2.INP2[6]
I2[7] => MUX4x16:mux_2.INP2[7]
I2[8] => MUX4x16:mux_2.INP2[8]
I2[9] => MUX4x16:mux_2.INP2[9]
I2[10] => MUX4x16:mux_2.INP2[10]
I2[11] => MUX4x16:mux_2.INP2[11]
I2[12] => MUX4x16:mux_2.INP2[12]
I2[13] => MUX4x16:mux_2.INP2[13]
I2[14] => MUX4x16:mux_2.INP2[14]
I2[15] => MUX4x16:mux_2.INP2[15]
I3[0] => MUX4x16:mux_2.INP3[0]
I3[1] => MUX4x16:mux_2.INP3[1]
I3[2] => MUX4x16:mux_2.INP3[2]
I3[3] => MUX4x16:mux_2.INP3[3]
I3[4] => MUX4x16:mux_2.INP3[4]
I3[5] => MUX4x16:mux_2.INP3[5]
I3[6] => MUX4x16:mux_2.INP3[6]
I3[7] => MUX4x16:mux_2.INP3[7]
I3[8] => MUX4x16:mux_2.INP3[8]
I3[9] => MUX4x16:mux_2.INP3[9]
I3[10] => MUX4x16:mux_2.INP3[10]
I3[11] => MUX4x16:mux_2.INP3[11]
I3[12] => MUX4x16:mux_2.INP3[12]
I3[13] => MUX4x16:mux_2.INP3[13]
I3[14] => MUX4x16:mux_2.INP3[14]
I3[15] => MUX4x16:mux_2.INP3[15]
I4[0] => MUX4x16:mux_2.INP4[0]
I4[1] => MUX4x16:mux_2.INP4[1]
I4[2] => MUX4x16:mux_2.INP4[2]
I4[3] => MUX4x16:mux_2.INP4[3]
I4[4] => MUX4x16:mux_2.INP4[4]
I4[5] => MUX4x16:mux_2.INP4[5]
I4[6] => MUX4x16:mux_2.INP4[6]
I4[7] => MUX4x16:mux_2.INP4[7]
I4[8] => MUX4x16:mux_2.INP4[8]
I4[9] => MUX4x16:mux_2.INP4[9]
I4[10] => MUX4x16:mux_2.INP4[10]
I4[11] => MUX4x16:mux_2.INP4[11]
I4[12] => MUX4x16:mux_2.INP4[12]
I4[13] => MUX4x16:mux_2.INP4[13]
I4[14] => MUX4x16:mux_2.INP4[14]
I4[15] => MUX4x16:mux_2.INP4[15]
I5[0] => MUX4x16:mux_3.INP1[0]
I5[1] => MUX4x16:mux_3.INP1[1]
I5[2] => MUX4x16:mux_3.INP1[2]
I5[3] => MUX4x16:mux_3.INP1[3]
I5[4] => MUX4x16:mux_3.INP1[4]
I5[5] => MUX4x16:mux_3.INP1[5]
I5[6] => MUX4x16:mux_3.INP1[6]
I5[7] => MUX4x16:mux_3.INP1[7]
I5[8] => MUX4x16:mux_3.INP1[8]
I5[9] => MUX4x16:mux_3.INP1[9]
I5[10] => MUX4x16:mux_3.INP1[10]
I5[11] => MUX4x16:mux_3.INP1[11]
I5[12] => MUX4x16:mux_3.INP1[12]
I5[13] => MUX4x16:mux_3.INP1[13]
I5[14] => MUX4x16:mux_3.INP1[14]
I5[15] => MUX4x16:mux_3.INP1[15]
I6[0] => MUX4x16:mux_3.INP2[0]
I6[1] => MUX4x16:mux_3.INP2[1]
I6[2] => MUX4x16:mux_3.INP2[2]
I6[3] => MUX4x16:mux_3.INP2[3]
I6[4] => MUX4x16:mux_3.INP2[4]
I6[5] => MUX4x16:mux_3.INP2[5]
I6[6] => MUX4x16:mux_3.INP2[6]
I6[7] => MUX4x16:mux_3.INP2[7]
I6[8] => MUX4x16:mux_3.INP2[8]
I6[9] => MUX4x16:mux_3.INP2[9]
I6[10] => MUX4x16:mux_3.INP2[10]
I6[11] => MUX4x16:mux_3.INP2[11]
I6[12] => MUX4x16:mux_3.INP2[12]
I6[13] => MUX4x16:mux_3.INP2[13]
I6[14] => MUX4x16:mux_3.INP2[14]
I6[15] => MUX4x16:mux_3.INP2[15]
I7[0] => MUX4x16:mux_3.INP3[0]
I7[1] => MUX4x16:mux_3.INP3[1]
I7[2] => MUX4x16:mux_3.INP3[2]
I7[3] => MUX4x16:mux_3.INP3[3]
I7[4] => MUX4x16:mux_3.INP3[4]
I7[5] => MUX4x16:mux_3.INP3[5]
I7[6] => MUX4x16:mux_3.INP3[6]
I7[7] => MUX4x16:mux_3.INP3[7]
I7[8] => MUX4x16:mux_3.INP3[8]
I7[9] => MUX4x16:mux_3.INP3[9]
I7[10] => MUX4x16:mux_3.INP3[10]
I7[11] => MUX4x16:mux_3.INP3[11]
I7[12] => MUX4x16:mux_3.INP3[12]
I7[13] => MUX4x16:mux_3.INP3[13]
I7[14] => MUX4x16:mux_3.INP3[14]
I7[15] => MUX4x16:mux_3.INP3[15]
I8[0] => MUX4x16:mux_3.INP4[0]
I8[1] => MUX4x16:mux_3.INP4[1]
I8[2] => MUX4x16:mux_3.INP4[2]
I8[3] => MUX4x16:mux_3.INP4[3]
I8[4] => MUX4x16:mux_3.INP4[4]
I8[5] => MUX4x16:mux_3.INP4[5]
I8[6] => MUX4x16:mux_3.INP4[6]
I8[7] => MUX4x16:mux_3.INP4[7]
I8[8] => MUX4x16:mux_3.INP4[8]
I8[9] => MUX4x16:mux_3.INP4[9]
I8[10] => MUX4x16:mux_3.INP4[10]
I8[11] => MUX4x16:mux_3.INP4[11]
I8[12] => MUX4x16:mux_3.INP4[12]
I8[13] => MUX4x16:mux_3.INP4[13]
I8[14] => MUX4x16:mux_3.INP4[14]
I8[15] => MUX4x16:mux_3.INP4[15]
CONT[0] => MUX4x16:mux_2.CON[0]
CONT[0] => MUX4x16:mux_3.CON[0]
CONT[1] => MUX4x16:mux_2.CON[1]
CONT[1] => MUX4x16:mux_3.CON[1]
CONT[2] => MUX4x16:mux_1.CON[0]
f[0] <= MUX4x16:mux_1.OUT16B[0]
f[1] <= MUX4x16:mux_1.OUT16B[1]
f[2] <= MUX4x16:mux_1.OUT16B[2]
f[3] <= MUX4x16:mux_1.OUT16B[3]
f[4] <= MUX4x16:mux_1.OUT16B[4]
f[5] <= MUX4x16:mux_1.OUT16B[5]
f[6] <= MUX4x16:mux_1.OUT16B[6]
f[7] <= MUX4x16:mux_1.OUT16B[7]
f[8] <= MUX4x16:mux_1.OUT16B[8]
f[9] <= MUX4x16:mux_1.OUT16B[9]
f[10] <= MUX4x16:mux_1.OUT16B[10]
f[11] <= MUX4x16:mux_1.OUT16B[11]
f[12] <= MUX4x16:mux_1.OUT16B[12]
f[13] <= MUX4x16:mux_1.OUT16B[13]
f[14] <= MUX4x16:mux_1.OUT16B[14]
f[15] <= MUX4x16:mux_1.OUT16B[15]


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_1
INP1[0] => MUX4x4:mux_generate:0:mux_i.IN1[0]
INP1[1] => MUX4x4:mux_generate:0:mux_i.IN1[1]
INP1[2] => MUX4x4:mux_generate:0:mux_i.IN1[2]
INP1[3] => MUX4x4:mux_generate:0:mux_i.IN1[3]
INP1[4] => MUX4x4:mux_generate:1:mux_i.IN1[0]
INP1[5] => MUX4x4:mux_generate:1:mux_i.IN1[1]
INP1[6] => MUX4x4:mux_generate:1:mux_i.IN1[2]
INP1[7] => MUX4x4:mux_generate:1:mux_i.IN1[3]
INP1[8] => MUX4x4:mux_generate:2:mux_i.IN1[0]
INP1[9] => MUX4x4:mux_generate:2:mux_i.IN1[1]
INP1[10] => MUX4x4:mux_generate:2:mux_i.IN1[2]
INP1[11] => MUX4x4:mux_generate:2:mux_i.IN1[3]
INP1[12] => MUX4x4:mux_generate:3:mux_i.IN1[0]
INP1[13] => MUX4x4:mux_generate:3:mux_i.IN1[1]
INP1[14] => MUX4x4:mux_generate:3:mux_i.IN1[2]
INP1[15] => MUX4x4:mux_generate:3:mux_i.IN1[3]
INP2[0] => MUX4x4:mux_generate:0:mux_i.IN2[0]
INP2[1] => MUX4x4:mux_generate:0:mux_i.IN2[1]
INP2[2] => MUX4x4:mux_generate:0:mux_i.IN2[2]
INP2[3] => MUX4x4:mux_generate:0:mux_i.IN2[3]
INP2[4] => MUX4x4:mux_generate:1:mux_i.IN2[0]
INP2[5] => MUX4x4:mux_generate:1:mux_i.IN2[1]
INP2[6] => MUX4x4:mux_generate:1:mux_i.IN2[2]
INP2[7] => MUX4x4:mux_generate:1:mux_i.IN2[3]
INP2[8] => MUX4x4:mux_generate:2:mux_i.IN2[0]
INP2[9] => MUX4x4:mux_generate:2:mux_i.IN2[1]
INP2[10] => MUX4x4:mux_generate:2:mux_i.IN2[2]
INP2[11] => MUX4x4:mux_generate:2:mux_i.IN2[3]
INP2[12] => MUX4x4:mux_generate:3:mux_i.IN2[0]
INP2[13] => MUX4x4:mux_generate:3:mux_i.IN2[1]
INP2[14] => MUX4x4:mux_generate:3:mux_i.IN2[2]
INP2[15] => MUX4x4:mux_generate:3:mux_i.IN2[3]
INP3[0] => MUX4x4:mux_generate:0:mux_i.IN3[0]
INP3[1] => MUX4x4:mux_generate:0:mux_i.IN3[1]
INP3[2] => MUX4x4:mux_generate:0:mux_i.IN3[2]
INP3[3] => MUX4x4:mux_generate:0:mux_i.IN3[3]
INP3[4] => MUX4x4:mux_generate:1:mux_i.IN3[0]
INP3[5] => MUX4x4:mux_generate:1:mux_i.IN3[1]
INP3[6] => MUX4x4:mux_generate:1:mux_i.IN3[2]
INP3[7] => MUX4x4:mux_generate:1:mux_i.IN3[3]
INP3[8] => MUX4x4:mux_generate:2:mux_i.IN3[0]
INP3[9] => MUX4x4:mux_generate:2:mux_i.IN3[1]
INP3[10] => MUX4x4:mux_generate:2:mux_i.IN3[2]
INP3[11] => MUX4x4:mux_generate:2:mux_i.IN3[3]
INP3[12] => MUX4x4:mux_generate:3:mux_i.IN3[0]
INP3[13] => MUX4x4:mux_generate:3:mux_i.IN3[1]
INP3[14] => MUX4x4:mux_generate:3:mux_i.IN3[2]
INP3[15] => MUX4x4:mux_generate:3:mux_i.IN3[3]
INP4[0] => MUX4x4:mux_generate:0:mux_i.IN4[0]
INP4[1] => MUX4x4:mux_generate:0:mux_i.IN4[1]
INP4[2] => MUX4x4:mux_generate:0:mux_i.IN4[2]
INP4[3] => MUX4x4:mux_generate:0:mux_i.IN4[3]
INP4[4] => MUX4x4:mux_generate:1:mux_i.IN4[0]
INP4[5] => MUX4x4:mux_generate:1:mux_i.IN4[1]
INP4[6] => MUX4x4:mux_generate:1:mux_i.IN4[2]
INP4[7] => MUX4x4:mux_generate:1:mux_i.IN4[3]
INP4[8] => MUX4x4:mux_generate:2:mux_i.IN4[0]
INP4[9] => MUX4x4:mux_generate:2:mux_i.IN4[1]
INP4[10] => MUX4x4:mux_generate:2:mux_i.IN4[2]
INP4[11] => MUX4x4:mux_generate:2:mux_i.IN4[3]
INP4[12] => MUX4x4:mux_generate:3:mux_i.IN4[0]
INP4[13] => MUX4x4:mux_generate:3:mux_i.IN4[1]
INP4[14] => MUX4x4:mux_generate:3:mux_i.IN4[2]
INP4[15] => MUX4x4:mux_generate:3:mux_i.IN4[3]
CON[0] => MUX4x4:mux_generate:0:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:1:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:2:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:3:mux_i.CONTROL[0]
CON[1] => MUX4x4:mux_generate:0:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:1:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:2:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:3:mux_i.CONTROL[1]
OUT16B[0] <= MUX4x4:mux_generate:0:mux_i.OUT4B[0]
OUT16B[1] <= MUX4x4:mux_generate:0:mux_i.OUT4B[1]
OUT16B[2] <= MUX4x4:mux_generate:0:mux_i.OUT4B[2]
OUT16B[3] <= MUX4x4:mux_generate:0:mux_i.OUT4B[3]
OUT16B[4] <= MUX4x4:mux_generate:1:mux_i.OUT4B[0]
OUT16B[5] <= MUX4x4:mux_generate:1:mux_i.OUT4B[1]
OUT16B[6] <= MUX4x4:mux_generate:1:mux_i.OUT4B[2]
OUT16B[7] <= MUX4x4:mux_generate:1:mux_i.OUT4B[3]
OUT16B[8] <= MUX4x4:mux_generate:2:mux_i.OUT4B[0]
OUT16B[9] <= MUX4x4:mux_generate:2:mux_i.OUT4B[1]
OUT16B[10] <= MUX4x4:mux_generate:2:mux_i.OUT4B[2]
OUT16B[11] <= MUX4x4:mux_generate:2:mux_i.OUT4B[3]
OUT16B[12] <= MUX4x4:mux_generate:3:mux_i.OUT4B[0]
OUT16B[13] <= MUX4x4:mux_generate:3:mux_i.OUT4B[1]
OUT16B[14] <= MUX4x4:mux_generate:3:mux_i.OUT4B[2]
OUT16B[15] <= MUX4x4:mux_generate:3:mux_i.OUT4B[3]


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_1|MUX4X4:\mux_generate:0:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_1|MUX4X4:\mux_generate:1:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_1|MUX4X4:\mux_generate:2:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_1|MUX4X4:\mux_generate:3:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_2
INP1[0] => MUX4x4:mux_generate:0:mux_i.IN1[0]
INP1[1] => MUX4x4:mux_generate:0:mux_i.IN1[1]
INP1[2] => MUX4x4:mux_generate:0:mux_i.IN1[2]
INP1[3] => MUX4x4:mux_generate:0:mux_i.IN1[3]
INP1[4] => MUX4x4:mux_generate:1:mux_i.IN1[0]
INP1[5] => MUX4x4:mux_generate:1:mux_i.IN1[1]
INP1[6] => MUX4x4:mux_generate:1:mux_i.IN1[2]
INP1[7] => MUX4x4:mux_generate:1:mux_i.IN1[3]
INP1[8] => MUX4x4:mux_generate:2:mux_i.IN1[0]
INP1[9] => MUX4x4:mux_generate:2:mux_i.IN1[1]
INP1[10] => MUX4x4:mux_generate:2:mux_i.IN1[2]
INP1[11] => MUX4x4:mux_generate:2:mux_i.IN1[3]
INP1[12] => MUX4x4:mux_generate:3:mux_i.IN1[0]
INP1[13] => MUX4x4:mux_generate:3:mux_i.IN1[1]
INP1[14] => MUX4x4:mux_generate:3:mux_i.IN1[2]
INP1[15] => MUX4x4:mux_generate:3:mux_i.IN1[3]
INP2[0] => MUX4x4:mux_generate:0:mux_i.IN2[0]
INP2[1] => MUX4x4:mux_generate:0:mux_i.IN2[1]
INP2[2] => MUX4x4:mux_generate:0:mux_i.IN2[2]
INP2[3] => MUX4x4:mux_generate:0:mux_i.IN2[3]
INP2[4] => MUX4x4:mux_generate:1:mux_i.IN2[0]
INP2[5] => MUX4x4:mux_generate:1:mux_i.IN2[1]
INP2[6] => MUX4x4:mux_generate:1:mux_i.IN2[2]
INP2[7] => MUX4x4:mux_generate:1:mux_i.IN2[3]
INP2[8] => MUX4x4:mux_generate:2:mux_i.IN2[0]
INP2[9] => MUX4x4:mux_generate:2:mux_i.IN2[1]
INP2[10] => MUX4x4:mux_generate:2:mux_i.IN2[2]
INP2[11] => MUX4x4:mux_generate:2:mux_i.IN2[3]
INP2[12] => MUX4x4:mux_generate:3:mux_i.IN2[0]
INP2[13] => MUX4x4:mux_generate:3:mux_i.IN2[1]
INP2[14] => MUX4x4:mux_generate:3:mux_i.IN2[2]
INP2[15] => MUX4x4:mux_generate:3:mux_i.IN2[3]
INP3[0] => MUX4x4:mux_generate:0:mux_i.IN3[0]
INP3[1] => MUX4x4:mux_generate:0:mux_i.IN3[1]
INP3[2] => MUX4x4:mux_generate:0:mux_i.IN3[2]
INP3[3] => MUX4x4:mux_generate:0:mux_i.IN3[3]
INP3[4] => MUX4x4:mux_generate:1:mux_i.IN3[0]
INP3[5] => MUX4x4:mux_generate:1:mux_i.IN3[1]
INP3[6] => MUX4x4:mux_generate:1:mux_i.IN3[2]
INP3[7] => MUX4x4:mux_generate:1:mux_i.IN3[3]
INP3[8] => MUX4x4:mux_generate:2:mux_i.IN3[0]
INP3[9] => MUX4x4:mux_generate:2:mux_i.IN3[1]
INP3[10] => MUX4x4:mux_generate:2:mux_i.IN3[2]
INP3[11] => MUX4x4:mux_generate:2:mux_i.IN3[3]
INP3[12] => MUX4x4:mux_generate:3:mux_i.IN3[0]
INP3[13] => MUX4x4:mux_generate:3:mux_i.IN3[1]
INP3[14] => MUX4x4:mux_generate:3:mux_i.IN3[2]
INP3[15] => MUX4x4:mux_generate:3:mux_i.IN3[3]
INP4[0] => MUX4x4:mux_generate:0:mux_i.IN4[0]
INP4[1] => MUX4x4:mux_generate:0:mux_i.IN4[1]
INP4[2] => MUX4x4:mux_generate:0:mux_i.IN4[2]
INP4[3] => MUX4x4:mux_generate:0:mux_i.IN4[3]
INP4[4] => MUX4x4:mux_generate:1:mux_i.IN4[0]
INP4[5] => MUX4x4:mux_generate:1:mux_i.IN4[1]
INP4[6] => MUX4x4:mux_generate:1:mux_i.IN4[2]
INP4[7] => MUX4x4:mux_generate:1:mux_i.IN4[3]
INP4[8] => MUX4x4:mux_generate:2:mux_i.IN4[0]
INP4[9] => MUX4x4:mux_generate:2:mux_i.IN4[1]
INP4[10] => MUX4x4:mux_generate:2:mux_i.IN4[2]
INP4[11] => MUX4x4:mux_generate:2:mux_i.IN4[3]
INP4[12] => MUX4x4:mux_generate:3:mux_i.IN4[0]
INP4[13] => MUX4x4:mux_generate:3:mux_i.IN4[1]
INP4[14] => MUX4x4:mux_generate:3:mux_i.IN4[2]
INP4[15] => MUX4x4:mux_generate:3:mux_i.IN4[3]
CON[0] => MUX4x4:mux_generate:0:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:1:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:2:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:3:mux_i.CONTROL[0]
CON[1] => MUX4x4:mux_generate:0:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:1:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:2:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:3:mux_i.CONTROL[1]
OUT16B[0] <= MUX4x4:mux_generate:0:mux_i.OUT4B[0]
OUT16B[1] <= MUX4x4:mux_generate:0:mux_i.OUT4B[1]
OUT16B[2] <= MUX4x4:mux_generate:0:mux_i.OUT4B[2]
OUT16B[3] <= MUX4x4:mux_generate:0:mux_i.OUT4B[3]
OUT16B[4] <= MUX4x4:mux_generate:1:mux_i.OUT4B[0]
OUT16B[5] <= MUX4x4:mux_generate:1:mux_i.OUT4B[1]
OUT16B[6] <= MUX4x4:mux_generate:1:mux_i.OUT4B[2]
OUT16B[7] <= MUX4x4:mux_generate:1:mux_i.OUT4B[3]
OUT16B[8] <= MUX4x4:mux_generate:2:mux_i.OUT4B[0]
OUT16B[9] <= MUX4x4:mux_generate:2:mux_i.OUT4B[1]
OUT16B[10] <= MUX4x4:mux_generate:2:mux_i.OUT4B[2]
OUT16B[11] <= MUX4x4:mux_generate:2:mux_i.OUT4B[3]
OUT16B[12] <= MUX4x4:mux_generate:3:mux_i.OUT4B[0]
OUT16B[13] <= MUX4x4:mux_generate:3:mux_i.OUT4B[1]
OUT16B[14] <= MUX4x4:mux_generate:3:mux_i.OUT4B[2]
OUT16B[15] <= MUX4x4:mux_generate:3:mux_i.OUT4B[3]


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_2|MUX4X4:\mux_generate:0:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_2|MUX4X4:\mux_generate:1:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_2|MUX4X4:\mux_generate:2:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_2|MUX4X4:\mux_generate:3:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_3
INP1[0] => MUX4x4:mux_generate:0:mux_i.IN1[0]
INP1[1] => MUX4x4:mux_generate:0:mux_i.IN1[1]
INP1[2] => MUX4x4:mux_generate:0:mux_i.IN1[2]
INP1[3] => MUX4x4:mux_generate:0:mux_i.IN1[3]
INP1[4] => MUX4x4:mux_generate:1:mux_i.IN1[0]
INP1[5] => MUX4x4:mux_generate:1:mux_i.IN1[1]
INP1[6] => MUX4x4:mux_generate:1:mux_i.IN1[2]
INP1[7] => MUX4x4:mux_generate:1:mux_i.IN1[3]
INP1[8] => MUX4x4:mux_generate:2:mux_i.IN1[0]
INP1[9] => MUX4x4:mux_generate:2:mux_i.IN1[1]
INP1[10] => MUX4x4:mux_generate:2:mux_i.IN1[2]
INP1[11] => MUX4x4:mux_generate:2:mux_i.IN1[3]
INP1[12] => MUX4x4:mux_generate:3:mux_i.IN1[0]
INP1[13] => MUX4x4:mux_generate:3:mux_i.IN1[1]
INP1[14] => MUX4x4:mux_generate:3:mux_i.IN1[2]
INP1[15] => MUX4x4:mux_generate:3:mux_i.IN1[3]
INP2[0] => MUX4x4:mux_generate:0:mux_i.IN2[0]
INP2[1] => MUX4x4:mux_generate:0:mux_i.IN2[1]
INP2[2] => MUX4x4:mux_generate:0:mux_i.IN2[2]
INP2[3] => MUX4x4:mux_generate:0:mux_i.IN2[3]
INP2[4] => MUX4x4:mux_generate:1:mux_i.IN2[0]
INP2[5] => MUX4x4:mux_generate:1:mux_i.IN2[1]
INP2[6] => MUX4x4:mux_generate:1:mux_i.IN2[2]
INP2[7] => MUX4x4:mux_generate:1:mux_i.IN2[3]
INP2[8] => MUX4x4:mux_generate:2:mux_i.IN2[0]
INP2[9] => MUX4x4:mux_generate:2:mux_i.IN2[1]
INP2[10] => MUX4x4:mux_generate:2:mux_i.IN2[2]
INP2[11] => MUX4x4:mux_generate:2:mux_i.IN2[3]
INP2[12] => MUX4x4:mux_generate:3:mux_i.IN2[0]
INP2[13] => MUX4x4:mux_generate:3:mux_i.IN2[1]
INP2[14] => MUX4x4:mux_generate:3:mux_i.IN2[2]
INP2[15] => MUX4x4:mux_generate:3:mux_i.IN2[3]
INP3[0] => MUX4x4:mux_generate:0:mux_i.IN3[0]
INP3[1] => MUX4x4:mux_generate:0:mux_i.IN3[1]
INP3[2] => MUX4x4:mux_generate:0:mux_i.IN3[2]
INP3[3] => MUX4x4:mux_generate:0:mux_i.IN3[3]
INP3[4] => MUX4x4:mux_generate:1:mux_i.IN3[0]
INP3[5] => MUX4x4:mux_generate:1:mux_i.IN3[1]
INP3[6] => MUX4x4:mux_generate:1:mux_i.IN3[2]
INP3[7] => MUX4x4:mux_generate:1:mux_i.IN3[3]
INP3[8] => MUX4x4:mux_generate:2:mux_i.IN3[0]
INP3[9] => MUX4x4:mux_generate:2:mux_i.IN3[1]
INP3[10] => MUX4x4:mux_generate:2:mux_i.IN3[2]
INP3[11] => MUX4x4:mux_generate:2:mux_i.IN3[3]
INP3[12] => MUX4x4:mux_generate:3:mux_i.IN3[0]
INP3[13] => MUX4x4:mux_generate:3:mux_i.IN3[1]
INP3[14] => MUX4x4:mux_generate:3:mux_i.IN3[2]
INP3[15] => MUX4x4:mux_generate:3:mux_i.IN3[3]
INP4[0] => MUX4x4:mux_generate:0:mux_i.IN4[0]
INP4[1] => MUX4x4:mux_generate:0:mux_i.IN4[1]
INP4[2] => MUX4x4:mux_generate:0:mux_i.IN4[2]
INP4[3] => MUX4x4:mux_generate:0:mux_i.IN4[3]
INP4[4] => MUX4x4:mux_generate:1:mux_i.IN4[0]
INP4[5] => MUX4x4:mux_generate:1:mux_i.IN4[1]
INP4[6] => MUX4x4:mux_generate:1:mux_i.IN4[2]
INP4[7] => MUX4x4:mux_generate:1:mux_i.IN4[3]
INP4[8] => MUX4x4:mux_generate:2:mux_i.IN4[0]
INP4[9] => MUX4x4:mux_generate:2:mux_i.IN4[1]
INP4[10] => MUX4x4:mux_generate:2:mux_i.IN4[2]
INP4[11] => MUX4x4:mux_generate:2:mux_i.IN4[3]
INP4[12] => MUX4x4:mux_generate:3:mux_i.IN4[0]
INP4[13] => MUX4x4:mux_generate:3:mux_i.IN4[1]
INP4[14] => MUX4x4:mux_generate:3:mux_i.IN4[2]
INP4[15] => MUX4x4:mux_generate:3:mux_i.IN4[3]
CON[0] => MUX4x4:mux_generate:0:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:1:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:2:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:3:mux_i.CONTROL[0]
CON[1] => MUX4x4:mux_generate:0:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:1:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:2:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:3:mux_i.CONTROL[1]
OUT16B[0] <= MUX4x4:mux_generate:0:mux_i.OUT4B[0]
OUT16B[1] <= MUX4x4:mux_generate:0:mux_i.OUT4B[1]
OUT16B[2] <= MUX4x4:mux_generate:0:mux_i.OUT4B[2]
OUT16B[3] <= MUX4x4:mux_generate:0:mux_i.OUT4B[3]
OUT16B[4] <= MUX4x4:mux_generate:1:mux_i.OUT4B[0]
OUT16B[5] <= MUX4x4:mux_generate:1:mux_i.OUT4B[1]
OUT16B[6] <= MUX4x4:mux_generate:1:mux_i.OUT4B[2]
OUT16B[7] <= MUX4x4:mux_generate:1:mux_i.OUT4B[3]
OUT16B[8] <= MUX4x4:mux_generate:2:mux_i.OUT4B[0]
OUT16B[9] <= MUX4x4:mux_generate:2:mux_i.OUT4B[1]
OUT16B[10] <= MUX4x4:mux_generate:2:mux_i.OUT4B[2]
OUT16B[11] <= MUX4x4:mux_generate:2:mux_i.OUT4B[3]
OUT16B[12] <= MUX4x4:mux_generate:3:mux_i.OUT4B[0]
OUT16B[13] <= MUX4x4:mux_generate:3:mux_i.OUT4B[1]
OUT16B[14] <= MUX4x4:mux_generate:3:mux_i.OUT4B[2]
OUT16B[15] <= MUX4x4:mux_generate:3:mux_i.OUT4B[3]


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_3|MUX4X4:\mux_generate:0:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_3|MUX4X4:\mux_generate:1:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_3|MUX4X4:\mux_generate:2:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_1|MUX4X16:mux_3|MUX4X4:\mux_generate:3:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_2
I1[0] => MUX4x16:mux_2.INP1[0]
I1[1] => MUX4x16:mux_2.INP1[1]
I1[2] => MUX4x16:mux_2.INP1[2]
I1[3] => MUX4x16:mux_2.INP1[3]
I1[4] => MUX4x16:mux_2.INP1[4]
I1[5] => MUX4x16:mux_2.INP1[5]
I1[6] => MUX4x16:mux_2.INP1[6]
I1[7] => MUX4x16:mux_2.INP1[7]
I1[8] => MUX4x16:mux_2.INP1[8]
I1[9] => MUX4x16:mux_2.INP1[9]
I1[10] => MUX4x16:mux_2.INP1[10]
I1[11] => MUX4x16:mux_2.INP1[11]
I1[12] => MUX4x16:mux_2.INP1[12]
I1[13] => MUX4x16:mux_2.INP1[13]
I1[14] => MUX4x16:mux_2.INP1[14]
I1[15] => MUX4x16:mux_2.INP1[15]
I2[0] => MUX4x16:mux_2.INP2[0]
I2[1] => MUX4x16:mux_2.INP2[1]
I2[2] => MUX4x16:mux_2.INP2[2]
I2[3] => MUX4x16:mux_2.INP2[3]
I2[4] => MUX4x16:mux_2.INP2[4]
I2[5] => MUX4x16:mux_2.INP2[5]
I2[6] => MUX4x16:mux_2.INP2[6]
I2[7] => MUX4x16:mux_2.INP2[7]
I2[8] => MUX4x16:mux_2.INP2[8]
I2[9] => MUX4x16:mux_2.INP2[9]
I2[10] => MUX4x16:mux_2.INP2[10]
I2[11] => MUX4x16:mux_2.INP2[11]
I2[12] => MUX4x16:mux_2.INP2[12]
I2[13] => MUX4x16:mux_2.INP2[13]
I2[14] => MUX4x16:mux_2.INP2[14]
I2[15] => MUX4x16:mux_2.INP2[15]
I3[0] => MUX4x16:mux_2.INP3[0]
I3[1] => MUX4x16:mux_2.INP3[1]
I3[2] => MUX4x16:mux_2.INP3[2]
I3[3] => MUX4x16:mux_2.INP3[3]
I3[4] => MUX4x16:mux_2.INP3[4]
I3[5] => MUX4x16:mux_2.INP3[5]
I3[6] => MUX4x16:mux_2.INP3[6]
I3[7] => MUX4x16:mux_2.INP3[7]
I3[8] => MUX4x16:mux_2.INP3[8]
I3[9] => MUX4x16:mux_2.INP3[9]
I3[10] => MUX4x16:mux_2.INP3[10]
I3[11] => MUX4x16:mux_2.INP3[11]
I3[12] => MUX4x16:mux_2.INP3[12]
I3[13] => MUX4x16:mux_2.INP3[13]
I3[14] => MUX4x16:mux_2.INP3[14]
I3[15] => MUX4x16:mux_2.INP3[15]
I4[0] => MUX4x16:mux_2.INP4[0]
I4[1] => MUX4x16:mux_2.INP4[1]
I4[2] => MUX4x16:mux_2.INP4[2]
I4[3] => MUX4x16:mux_2.INP4[3]
I4[4] => MUX4x16:mux_2.INP4[4]
I4[5] => MUX4x16:mux_2.INP4[5]
I4[6] => MUX4x16:mux_2.INP4[6]
I4[7] => MUX4x16:mux_2.INP4[7]
I4[8] => MUX4x16:mux_2.INP4[8]
I4[9] => MUX4x16:mux_2.INP4[9]
I4[10] => MUX4x16:mux_2.INP4[10]
I4[11] => MUX4x16:mux_2.INP4[11]
I4[12] => MUX4x16:mux_2.INP4[12]
I4[13] => MUX4x16:mux_2.INP4[13]
I4[14] => MUX4x16:mux_2.INP4[14]
I4[15] => MUX4x16:mux_2.INP4[15]
I5[0] => MUX4x16:mux_3.INP1[0]
I5[1] => MUX4x16:mux_3.INP1[1]
I5[2] => MUX4x16:mux_3.INP1[2]
I5[3] => MUX4x16:mux_3.INP1[3]
I5[4] => MUX4x16:mux_3.INP1[4]
I5[5] => MUX4x16:mux_3.INP1[5]
I5[6] => MUX4x16:mux_3.INP1[6]
I5[7] => MUX4x16:mux_3.INP1[7]
I5[8] => MUX4x16:mux_3.INP1[8]
I5[9] => MUX4x16:mux_3.INP1[9]
I5[10] => MUX4x16:mux_3.INP1[10]
I5[11] => MUX4x16:mux_3.INP1[11]
I5[12] => MUX4x16:mux_3.INP1[12]
I5[13] => MUX4x16:mux_3.INP1[13]
I5[14] => MUX4x16:mux_3.INP1[14]
I5[15] => MUX4x16:mux_3.INP1[15]
I6[0] => MUX4x16:mux_3.INP2[0]
I6[1] => MUX4x16:mux_3.INP2[1]
I6[2] => MUX4x16:mux_3.INP2[2]
I6[3] => MUX4x16:mux_3.INP2[3]
I6[4] => MUX4x16:mux_3.INP2[4]
I6[5] => MUX4x16:mux_3.INP2[5]
I6[6] => MUX4x16:mux_3.INP2[6]
I6[7] => MUX4x16:mux_3.INP2[7]
I6[8] => MUX4x16:mux_3.INP2[8]
I6[9] => MUX4x16:mux_3.INP2[9]
I6[10] => MUX4x16:mux_3.INP2[10]
I6[11] => MUX4x16:mux_3.INP2[11]
I6[12] => MUX4x16:mux_3.INP2[12]
I6[13] => MUX4x16:mux_3.INP2[13]
I6[14] => MUX4x16:mux_3.INP2[14]
I6[15] => MUX4x16:mux_3.INP2[15]
I7[0] => MUX4x16:mux_3.INP3[0]
I7[1] => MUX4x16:mux_3.INP3[1]
I7[2] => MUX4x16:mux_3.INP3[2]
I7[3] => MUX4x16:mux_3.INP3[3]
I7[4] => MUX4x16:mux_3.INP3[4]
I7[5] => MUX4x16:mux_3.INP3[5]
I7[6] => MUX4x16:mux_3.INP3[6]
I7[7] => MUX4x16:mux_3.INP3[7]
I7[8] => MUX4x16:mux_3.INP3[8]
I7[9] => MUX4x16:mux_3.INP3[9]
I7[10] => MUX4x16:mux_3.INP3[10]
I7[11] => MUX4x16:mux_3.INP3[11]
I7[12] => MUX4x16:mux_3.INP3[12]
I7[13] => MUX4x16:mux_3.INP3[13]
I7[14] => MUX4x16:mux_3.INP3[14]
I7[15] => MUX4x16:mux_3.INP3[15]
I8[0] => MUX4x16:mux_3.INP4[0]
I8[1] => MUX4x16:mux_3.INP4[1]
I8[2] => MUX4x16:mux_3.INP4[2]
I8[3] => MUX4x16:mux_3.INP4[3]
I8[4] => MUX4x16:mux_3.INP4[4]
I8[5] => MUX4x16:mux_3.INP4[5]
I8[6] => MUX4x16:mux_3.INP4[6]
I8[7] => MUX4x16:mux_3.INP4[7]
I8[8] => MUX4x16:mux_3.INP4[8]
I8[9] => MUX4x16:mux_3.INP4[9]
I8[10] => MUX4x16:mux_3.INP4[10]
I8[11] => MUX4x16:mux_3.INP4[11]
I8[12] => MUX4x16:mux_3.INP4[12]
I8[13] => MUX4x16:mux_3.INP4[13]
I8[14] => MUX4x16:mux_3.INP4[14]
I8[15] => MUX4x16:mux_3.INP4[15]
CONT[0] => MUX4x16:mux_2.CON[0]
CONT[0] => MUX4x16:mux_3.CON[0]
CONT[1] => MUX4x16:mux_2.CON[1]
CONT[1] => MUX4x16:mux_3.CON[1]
CONT[2] => MUX4x16:mux_1.CON[0]
f[0] <= MUX4x16:mux_1.OUT16B[0]
f[1] <= MUX4x16:mux_1.OUT16B[1]
f[2] <= MUX4x16:mux_1.OUT16B[2]
f[3] <= MUX4x16:mux_1.OUT16B[3]
f[4] <= MUX4x16:mux_1.OUT16B[4]
f[5] <= MUX4x16:mux_1.OUT16B[5]
f[6] <= MUX4x16:mux_1.OUT16B[6]
f[7] <= MUX4x16:mux_1.OUT16B[7]
f[8] <= MUX4x16:mux_1.OUT16B[8]
f[9] <= MUX4x16:mux_1.OUT16B[9]
f[10] <= MUX4x16:mux_1.OUT16B[10]
f[11] <= MUX4x16:mux_1.OUT16B[11]
f[12] <= MUX4x16:mux_1.OUT16B[12]
f[13] <= MUX4x16:mux_1.OUT16B[13]
f[14] <= MUX4x16:mux_1.OUT16B[14]
f[15] <= MUX4x16:mux_1.OUT16B[15]


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_1
INP1[0] => MUX4x4:mux_generate:0:mux_i.IN1[0]
INP1[1] => MUX4x4:mux_generate:0:mux_i.IN1[1]
INP1[2] => MUX4x4:mux_generate:0:mux_i.IN1[2]
INP1[3] => MUX4x4:mux_generate:0:mux_i.IN1[3]
INP1[4] => MUX4x4:mux_generate:1:mux_i.IN1[0]
INP1[5] => MUX4x4:mux_generate:1:mux_i.IN1[1]
INP1[6] => MUX4x4:mux_generate:1:mux_i.IN1[2]
INP1[7] => MUX4x4:mux_generate:1:mux_i.IN1[3]
INP1[8] => MUX4x4:mux_generate:2:mux_i.IN1[0]
INP1[9] => MUX4x4:mux_generate:2:mux_i.IN1[1]
INP1[10] => MUX4x4:mux_generate:2:mux_i.IN1[2]
INP1[11] => MUX4x4:mux_generate:2:mux_i.IN1[3]
INP1[12] => MUX4x4:mux_generate:3:mux_i.IN1[0]
INP1[13] => MUX4x4:mux_generate:3:mux_i.IN1[1]
INP1[14] => MUX4x4:mux_generate:3:mux_i.IN1[2]
INP1[15] => MUX4x4:mux_generate:3:mux_i.IN1[3]
INP2[0] => MUX4x4:mux_generate:0:mux_i.IN2[0]
INP2[1] => MUX4x4:mux_generate:0:mux_i.IN2[1]
INP2[2] => MUX4x4:mux_generate:0:mux_i.IN2[2]
INP2[3] => MUX4x4:mux_generate:0:mux_i.IN2[3]
INP2[4] => MUX4x4:mux_generate:1:mux_i.IN2[0]
INP2[5] => MUX4x4:mux_generate:1:mux_i.IN2[1]
INP2[6] => MUX4x4:mux_generate:1:mux_i.IN2[2]
INP2[7] => MUX4x4:mux_generate:1:mux_i.IN2[3]
INP2[8] => MUX4x4:mux_generate:2:mux_i.IN2[0]
INP2[9] => MUX4x4:mux_generate:2:mux_i.IN2[1]
INP2[10] => MUX4x4:mux_generate:2:mux_i.IN2[2]
INP2[11] => MUX4x4:mux_generate:2:mux_i.IN2[3]
INP2[12] => MUX4x4:mux_generate:3:mux_i.IN2[0]
INP2[13] => MUX4x4:mux_generate:3:mux_i.IN2[1]
INP2[14] => MUX4x4:mux_generate:3:mux_i.IN2[2]
INP2[15] => MUX4x4:mux_generate:3:mux_i.IN2[3]
INP3[0] => MUX4x4:mux_generate:0:mux_i.IN3[0]
INP3[1] => MUX4x4:mux_generate:0:mux_i.IN3[1]
INP3[2] => MUX4x4:mux_generate:0:mux_i.IN3[2]
INP3[3] => MUX4x4:mux_generate:0:mux_i.IN3[3]
INP3[4] => MUX4x4:mux_generate:1:mux_i.IN3[0]
INP3[5] => MUX4x4:mux_generate:1:mux_i.IN3[1]
INP3[6] => MUX4x4:mux_generate:1:mux_i.IN3[2]
INP3[7] => MUX4x4:mux_generate:1:mux_i.IN3[3]
INP3[8] => MUX4x4:mux_generate:2:mux_i.IN3[0]
INP3[9] => MUX4x4:mux_generate:2:mux_i.IN3[1]
INP3[10] => MUX4x4:mux_generate:2:mux_i.IN3[2]
INP3[11] => MUX4x4:mux_generate:2:mux_i.IN3[3]
INP3[12] => MUX4x4:mux_generate:3:mux_i.IN3[0]
INP3[13] => MUX4x4:mux_generate:3:mux_i.IN3[1]
INP3[14] => MUX4x4:mux_generate:3:mux_i.IN3[2]
INP3[15] => MUX4x4:mux_generate:3:mux_i.IN3[3]
INP4[0] => MUX4x4:mux_generate:0:mux_i.IN4[0]
INP4[1] => MUX4x4:mux_generate:0:mux_i.IN4[1]
INP4[2] => MUX4x4:mux_generate:0:mux_i.IN4[2]
INP4[3] => MUX4x4:mux_generate:0:mux_i.IN4[3]
INP4[4] => MUX4x4:mux_generate:1:mux_i.IN4[0]
INP4[5] => MUX4x4:mux_generate:1:mux_i.IN4[1]
INP4[6] => MUX4x4:mux_generate:1:mux_i.IN4[2]
INP4[7] => MUX4x4:mux_generate:1:mux_i.IN4[3]
INP4[8] => MUX4x4:mux_generate:2:mux_i.IN4[0]
INP4[9] => MUX4x4:mux_generate:2:mux_i.IN4[1]
INP4[10] => MUX4x4:mux_generate:2:mux_i.IN4[2]
INP4[11] => MUX4x4:mux_generate:2:mux_i.IN4[3]
INP4[12] => MUX4x4:mux_generate:3:mux_i.IN4[0]
INP4[13] => MUX4x4:mux_generate:3:mux_i.IN4[1]
INP4[14] => MUX4x4:mux_generate:3:mux_i.IN4[2]
INP4[15] => MUX4x4:mux_generate:3:mux_i.IN4[3]
CON[0] => MUX4x4:mux_generate:0:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:1:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:2:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:3:mux_i.CONTROL[0]
CON[1] => MUX4x4:mux_generate:0:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:1:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:2:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:3:mux_i.CONTROL[1]
OUT16B[0] <= MUX4x4:mux_generate:0:mux_i.OUT4B[0]
OUT16B[1] <= MUX4x4:mux_generate:0:mux_i.OUT4B[1]
OUT16B[2] <= MUX4x4:mux_generate:0:mux_i.OUT4B[2]
OUT16B[3] <= MUX4x4:mux_generate:0:mux_i.OUT4B[3]
OUT16B[4] <= MUX4x4:mux_generate:1:mux_i.OUT4B[0]
OUT16B[5] <= MUX4x4:mux_generate:1:mux_i.OUT4B[1]
OUT16B[6] <= MUX4x4:mux_generate:1:mux_i.OUT4B[2]
OUT16B[7] <= MUX4x4:mux_generate:1:mux_i.OUT4B[3]
OUT16B[8] <= MUX4x4:mux_generate:2:mux_i.OUT4B[0]
OUT16B[9] <= MUX4x4:mux_generate:2:mux_i.OUT4B[1]
OUT16B[10] <= MUX4x4:mux_generate:2:mux_i.OUT4B[2]
OUT16B[11] <= MUX4x4:mux_generate:2:mux_i.OUT4B[3]
OUT16B[12] <= MUX4x4:mux_generate:3:mux_i.OUT4B[0]
OUT16B[13] <= MUX4x4:mux_generate:3:mux_i.OUT4B[1]
OUT16B[14] <= MUX4x4:mux_generate:3:mux_i.OUT4B[2]
OUT16B[15] <= MUX4x4:mux_generate:3:mux_i.OUT4B[3]


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_1|MUX4X4:\mux_generate:0:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_1|MUX4X4:\mux_generate:1:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_1|MUX4X4:\mux_generate:2:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_1|MUX4X4:\mux_generate:3:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_2
INP1[0] => MUX4x4:mux_generate:0:mux_i.IN1[0]
INP1[1] => MUX4x4:mux_generate:0:mux_i.IN1[1]
INP1[2] => MUX4x4:mux_generate:0:mux_i.IN1[2]
INP1[3] => MUX4x4:mux_generate:0:mux_i.IN1[3]
INP1[4] => MUX4x4:mux_generate:1:mux_i.IN1[0]
INP1[5] => MUX4x4:mux_generate:1:mux_i.IN1[1]
INP1[6] => MUX4x4:mux_generate:1:mux_i.IN1[2]
INP1[7] => MUX4x4:mux_generate:1:mux_i.IN1[3]
INP1[8] => MUX4x4:mux_generate:2:mux_i.IN1[0]
INP1[9] => MUX4x4:mux_generate:2:mux_i.IN1[1]
INP1[10] => MUX4x4:mux_generate:2:mux_i.IN1[2]
INP1[11] => MUX4x4:mux_generate:2:mux_i.IN1[3]
INP1[12] => MUX4x4:mux_generate:3:mux_i.IN1[0]
INP1[13] => MUX4x4:mux_generate:3:mux_i.IN1[1]
INP1[14] => MUX4x4:mux_generate:3:mux_i.IN1[2]
INP1[15] => MUX4x4:mux_generate:3:mux_i.IN1[3]
INP2[0] => MUX4x4:mux_generate:0:mux_i.IN2[0]
INP2[1] => MUX4x4:mux_generate:0:mux_i.IN2[1]
INP2[2] => MUX4x4:mux_generate:0:mux_i.IN2[2]
INP2[3] => MUX4x4:mux_generate:0:mux_i.IN2[3]
INP2[4] => MUX4x4:mux_generate:1:mux_i.IN2[0]
INP2[5] => MUX4x4:mux_generate:1:mux_i.IN2[1]
INP2[6] => MUX4x4:mux_generate:1:mux_i.IN2[2]
INP2[7] => MUX4x4:mux_generate:1:mux_i.IN2[3]
INP2[8] => MUX4x4:mux_generate:2:mux_i.IN2[0]
INP2[9] => MUX4x4:mux_generate:2:mux_i.IN2[1]
INP2[10] => MUX4x4:mux_generate:2:mux_i.IN2[2]
INP2[11] => MUX4x4:mux_generate:2:mux_i.IN2[3]
INP2[12] => MUX4x4:mux_generate:3:mux_i.IN2[0]
INP2[13] => MUX4x4:mux_generate:3:mux_i.IN2[1]
INP2[14] => MUX4x4:mux_generate:3:mux_i.IN2[2]
INP2[15] => MUX4x4:mux_generate:3:mux_i.IN2[3]
INP3[0] => MUX4x4:mux_generate:0:mux_i.IN3[0]
INP3[1] => MUX4x4:mux_generate:0:mux_i.IN3[1]
INP3[2] => MUX4x4:mux_generate:0:mux_i.IN3[2]
INP3[3] => MUX4x4:mux_generate:0:mux_i.IN3[3]
INP3[4] => MUX4x4:mux_generate:1:mux_i.IN3[0]
INP3[5] => MUX4x4:mux_generate:1:mux_i.IN3[1]
INP3[6] => MUX4x4:mux_generate:1:mux_i.IN3[2]
INP3[7] => MUX4x4:mux_generate:1:mux_i.IN3[3]
INP3[8] => MUX4x4:mux_generate:2:mux_i.IN3[0]
INP3[9] => MUX4x4:mux_generate:2:mux_i.IN3[1]
INP3[10] => MUX4x4:mux_generate:2:mux_i.IN3[2]
INP3[11] => MUX4x4:mux_generate:2:mux_i.IN3[3]
INP3[12] => MUX4x4:mux_generate:3:mux_i.IN3[0]
INP3[13] => MUX4x4:mux_generate:3:mux_i.IN3[1]
INP3[14] => MUX4x4:mux_generate:3:mux_i.IN3[2]
INP3[15] => MUX4x4:mux_generate:3:mux_i.IN3[3]
INP4[0] => MUX4x4:mux_generate:0:mux_i.IN4[0]
INP4[1] => MUX4x4:mux_generate:0:mux_i.IN4[1]
INP4[2] => MUX4x4:mux_generate:0:mux_i.IN4[2]
INP4[3] => MUX4x4:mux_generate:0:mux_i.IN4[3]
INP4[4] => MUX4x4:mux_generate:1:mux_i.IN4[0]
INP4[5] => MUX4x4:mux_generate:1:mux_i.IN4[1]
INP4[6] => MUX4x4:mux_generate:1:mux_i.IN4[2]
INP4[7] => MUX4x4:mux_generate:1:mux_i.IN4[3]
INP4[8] => MUX4x4:mux_generate:2:mux_i.IN4[0]
INP4[9] => MUX4x4:mux_generate:2:mux_i.IN4[1]
INP4[10] => MUX4x4:mux_generate:2:mux_i.IN4[2]
INP4[11] => MUX4x4:mux_generate:2:mux_i.IN4[3]
INP4[12] => MUX4x4:mux_generate:3:mux_i.IN4[0]
INP4[13] => MUX4x4:mux_generate:3:mux_i.IN4[1]
INP4[14] => MUX4x4:mux_generate:3:mux_i.IN4[2]
INP4[15] => MUX4x4:mux_generate:3:mux_i.IN4[3]
CON[0] => MUX4x4:mux_generate:0:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:1:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:2:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:3:mux_i.CONTROL[0]
CON[1] => MUX4x4:mux_generate:0:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:1:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:2:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:3:mux_i.CONTROL[1]
OUT16B[0] <= MUX4x4:mux_generate:0:mux_i.OUT4B[0]
OUT16B[1] <= MUX4x4:mux_generate:0:mux_i.OUT4B[1]
OUT16B[2] <= MUX4x4:mux_generate:0:mux_i.OUT4B[2]
OUT16B[3] <= MUX4x4:mux_generate:0:mux_i.OUT4B[3]
OUT16B[4] <= MUX4x4:mux_generate:1:mux_i.OUT4B[0]
OUT16B[5] <= MUX4x4:mux_generate:1:mux_i.OUT4B[1]
OUT16B[6] <= MUX4x4:mux_generate:1:mux_i.OUT4B[2]
OUT16B[7] <= MUX4x4:mux_generate:1:mux_i.OUT4B[3]
OUT16B[8] <= MUX4x4:mux_generate:2:mux_i.OUT4B[0]
OUT16B[9] <= MUX4x4:mux_generate:2:mux_i.OUT4B[1]
OUT16B[10] <= MUX4x4:mux_generate:2:mux_i.OUT4B[2]
OUT16B[11] <= MUX4x4:mux_generate:2:mux_i.OUT4B[3]
OUT16B[12] <= MUX4x4:mux_generate:3:mux_i.OUT4B[0]
OUT16B[13] <= MUX4x4:mux_generate:3:mux_i.OUT4B[1]
OUT16B[14] <= MUX4x4:mux_generate:3:mux_i.OUT4B[2]
OUT16B[15] <= MUX4x4:mux_generate:3:mux_i.OUT4B[3]


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_2|MUX4X4:\mux_generate:0:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_2|MUX4X4:\mux_generate:1:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_2|MUX4X4:\mux_generate:2:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_2|MUX4X4:\mux_generate:3:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_3
INP1[0] => MUX4x4:mux_generate:0:mux_i.IN1[0]
INP1[1] => MUX4x4:mux_generate:0:mux_i.IN1[1]
INP1[2] => MUX4x4:mux_generate:0:mux_i.IN1[2]
INP1[3] => MUX4x4:mux_generate:0:mux_i.IN1[3]
INP1[4] => MUX4x4:mux_generate:1:mux_i.IN1[0]
INP1[5] => MUX4x4:mux_generate:1:mux_i.IN1[1]
INP1[6] => MUX4x4:mux_generate:1:mux_i.IN1[2]
INP1[7] => MUX4x4:mux_generate:1:mux_i.IN1[3]
INP1[8] => MUX4x4:mux_generate:2:mux_i.IN1[0]
INP1[9] => MUX4x4:mux_generate:2:mux_i.IN1[1]
INP1[10] => MUX4x4:mux_generate:2:mux_i.IN1[2]
INP1[11] => MUX4x4:mux_generate:2:mux_i.IN1[3]
INP1[12] => MUX4x4:mux_generate:3:mux_i.IN1[0]
INP1[13] => MUX4x4:mux_generate:3:mux_i.IN1[1]
INP1[14] => MUX4x4:mux_generate:3:mux_i.IN1[2]
INP1[15] => MUX4x4:mux_generate:3:mux_i.IN1[3]
INP2[0] => MUX4x4:mux_generate:0:mux_i.IN2[0]
INP2[1] => MUX4x4:mux_generate:0:mux_i.IN2[1]
INP2[2] => MUX4x4:mux_generate:0:mux_i.IN2[2]
INP2[3] => MUX4x4:mux_generate:0:mux_i.IN2[3]
INP2[4] => MUX4x4:mux_generate:1:mux_i.IN2[0]
INP2[5] => MUX4x4:mux_generate:1:mux_i.IN2[1]
INP2[6] => MUX4x4:mux_generate:1:mux_i.IN2[2]
INP2[7] => MUX4x4:mux_generate:1:mux_i.IN2[3]
INP2[8] => MUX4x4:mux_generate:2:mux_i.IN2[0]
INP2[9] => MUX4x4:mux_generate:2:mux_i.IN2[1]
INP2[10] => MUX4x4:mux_generate:2:mux_i.IN2[2]
INP2[11] => MUX4x4:mux_generate:2:mux_i.IN2[3]
INP2[12] => MUX4x4:mux_generate:3:mux_i.IN2[0]
INP2[13] => MUX4x4:mux_generate:3:mux_i.IN2[1]
INP2[14] => MUX4x4:mux_generate:3:mux_i.IN2[2]
INP2[15] => MUX4x4:mux_generate:3:mux_i.IN2[3]
INP3[0] => MUX4x4:mux_generate:0:mux_i.IN3[0]
INP3[1] => MUX4x4:mux_generate:0:mux_i.IN3[1]
INP3[2] => MUX4x4:mux_generate:0:mux_i.IN3[2]
INP3[3] => MUX4x4:mux_generate:0:mux_i.IN3[3]
INP3[4] => MUX4x4:mux_generate:1:mux_i.IN3[0]
INP3[5] => MUX4x4:mux_generate:1:mux_i.IN3[1]
INP3[6] => MUX4x4:mux_generate:1:mux_i.IN3[2]
INP3[7] => MUX4x4:mux_generate:1:mux_i.IN3[3]
INP3[8] => MUX4x4:mux_generate:2:mux_i.IN3[0]
INP3[9] => MUX4x4:mux_generate:2:mux_i.IN3[1]
INP3[10] => MUX4x4:mux_generate:2:mux_i.IN3[2]
INP3[11] => MUX4x4:mux_generate:2:mux_i.IN3[3]
INP3[12] => MUX4x4:mux_generate:3:mux_i.IN3[0]
INP3[13] => MUX4x4:mux_generate:3:mux_i.IN3[1]
INP3[14] => MUX4x4:mux_generate:3:mux_i.IN3[2]
INP3[15] => MUX4x4:mux_generate:3:mux_i.IN3[3]
INP4[0] => MUX4x4:mux_generate:0:mux_i.IN4[0]
INP4[1] => MUX4x4:mux_generate:0:mux_i.IN4[1]
INP4[2] => MUX4x4:mux_generate:0:mux_i.IN4[2]
INP4[3] => MUX4x4:mux_generate:0:mux_i.IN4[3]
INP4[4] => MUX4x4:mux_generate:1:mux_i.IN4[0]
INP4[5] => MUX4x4:mux_generate:1:mux_i.IN4[1]
INP4[6] => MUX4x4:mux_generate:1:mux_i.IN4[2]
INP4[7] => MUX4x4:mux_generate:1:mux_i.IN4[3]
INP4[8] => MUX4x4:mux_generate:2:mux_i.IN4[0]
INP4[9] => MUX4x4:mux_generate:2:mux_i.IN4[1]
INP4[10] => MUX4x4:mux_generate:2:mux_i.IN4[2]
INP4[11] => MUX4x4:mux_generate:2:mux_i.IN4[3]
INP4[12] => MUX4x4:mux_generate:3:mux_i.IN4[0]
INP4[13] => MUX4x4:mux_generate:3:mux_i.IN4[1]
INP4[14] => MUX4x4:mux_generate:3:mux_i.IN4[2]
INP4[15] => MUX4x4:mux_generate:3:mux_i.IN4[3]
CON[0] => MUX4x4:mux_generate:0:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:1:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:2:mux_i.CONTROL[0]
CON[0] => MUX4x4:mux_generate:3:mux_i.CONTROL[0]
CON[1] => MUX4x4:mux_generate:0:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:1:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:2:mux_i.CONTROL[1]
CON[1] => MUX4x4:mux_generate:3:mux_i.CONTROL[1]
OUT16B[0] <= MUX4x4:mux_generate:0:mux_i.OUT4B[0]
OUT16B[1] <= MUX4x4:mux_generate:0:mux_i.OUT4B[1]
OUT16B[2] <= MUX4x4:mux_generate:0:mux_i.OUT4B[2]
OUT16B[3] <= MUX4x4:mux_generate:0:mux_i.OUT4B[3]
OUT16B[4] <= MUX4x4:mux_generate:1:mux_i.OUT4B[0]
OUT16B[5] <= MUX4x4:mux_generate:1:mux_i.OUT4B[1]
OUT16B[6] <= MUX4x4:mux_generate:1:mux_i.OUT4B[2]
OUT16B[7] <= MUX4x4:mux_generate:1:mux_i.OUT4B[3]
OUT16B[8] <= MUX4x4:mux_generate:2:mux_i.OUT4B[0]
OUT16B[9] <= MUX4x4:mux_generate:2:mux_i.OUT4B[1]
OUT16B[10] <= MUX4x4:mux_generate:2:mux_i.OUT4B[2]
OUT16B[11] <= MUX4x4:mux_generate:2:mux_i.OUT4B[3]
OUT16B[12] <= MUX4x4:mux_generate:3:mux_i.OUT4B[0]
OUT16B[13] <= MUX4x4:mux_generate:3:mux_i.OUT4B[1]
OUT16B[14] <= MUX4x4:mux_generate:3:mux_i.OUT4B[2]
OUT16B[15] <= MUX4x4:mux_generate:3:mux_i.OUT4B[3]


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_3|MUX4X4:\mux_generate:0:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_3|MUX4X4:\mux_generate:1:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_3|MUX4X4:\mux_generate:2:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|REG8x16|MUX8X16:mux_2|MUX4X16:mux_3|MUX4X4:\mux_generate:3:mux_i
IN1[0] => Mux3.IN0
IN1[1] => Mux2.IN0
IN1[2] => Mux1.IN0
IN1[3] => Mux0.IN0
IN2[0] => Mux3.IN1
IN2[1] => Mux2.IN1
IN2[2] => Mux1.IN1
IN2[3] => Mux0.IN1
IN3[0] => Mux3.IN2
IN3[1] => Mux2.IN2
IN3[2] => Mux1.IN2
IN3[3] => Mux0.IN2
IN4[0] => Mux3.IN3
IN4[1] => Mux2.IN3
IN4[2] => Mux1.IN3
IN4[3] => Mux0.IN3
CONTROL[0] => Mux0.IN5
CONTROL[0] => Mux1.IN5
CONTROL[0] => Mux2.IN5
CONTROL[0] => Mux3.IN5
CONTROL[1] => Mux0.IN4
CONTROL[1] => Mux1.IN4
CONTROL[1] => Mux2.IN4
CONTROL[1] => Mux3.IN4
OUT4B[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT4B[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


