{"schemaVersion":{"patch":0,"major":0,"minor":3},"sections":[],"kind":"symbol","abstract":[{"type":"text","text":"Inherited from "},{"type":"codeVoice","code":"Equatable.!=(_:_:)"},{"type":"text","text":"."}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral\/!=(_:_:)"},"variants":[{"paths":["\/documentation\/vhdlparsing\/logicliteral\/!=(_:_:)"],"traits":[{"interfaceLanguage":"swift"}]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral\/Equatable-Implementations"]]},"metadata":{"externalID":"s:SQsE2neoiySbx_xtFZ::SYNTHESIZED::s:11VHDLParsing12LogicLiteralO","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"title":"!=(_:_:)","modules":[{"relatedModules":["Swift"],"name":"VHDLParsing"}],"role":"symbol","symbolKind":"op","roleHeading":"Operator","extendedModule":"Swift"},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"internalParam","text":"lhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"internalParam","text":"rhs"},{"kind":"text","text":": "},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}]}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral/Equatable-Implementations":{"title":"Equatable Implementations","type":"topic","kind":"article","abstract":[],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral\/Equatable-Implementations","role":"collectionGroup","url":"\/documentation\/vhdlparsing\/logicliteral\/equatable-implementations"},"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral/!=(_:_:)":{"role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"text":") -> ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"type":"topic","kind":"symbol","title":"!=(_:_:)","url":"\/documentation\/vhdlparsing\/logicliteral\/!=(_:_:)","abstract":[],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral\/!=(_:_:)"},"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral":{"title":"LogicLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"LogicLiteral","kind":"identifier"}],"abstract":[{"text":"The possible values for a single bit logic value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"LogicLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/logicliteral","type":"topic"}}}