`begin_keywords "1364-2001"
module Q_FCLK ( fClk, level );
output wire  fClk ;
input wire  level ;
endmodule
`end_keywords
/**portGenericDumpBegin fClk level portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
