
uart.sram.elf:     file format elf32-littlearm


Disassembly of section .text:

20000000 <_start>:
20000000:	4802      	ldr	r0, [pc, #8]	; (2000000c <stacktop>)
20000002:	4685      	mov	sp, r0
20000004:	f000 f862 	bl	200000cc <notmain>
20000008:	e7fe      	b.n	20000008 <_start+0x8>
2000000a:	46c0      	nop			; (mov r8, r8)

2000000c <stacktop>:
2000000c:	20001000 	andcs	r1, r0, r0

20000010 <PUT32>:
20000010:	6001      	str	r1, [r0, #0]
20000012:	4770      	bx	lr

20000014 <GET32>:
20000014:	6800      	ldr	r0, [r0, #0]
20000016:	4770      	bx	lr

20000018 <set_system_clock_to_25Mhz>:
20000018:	2380      	movs	r3, #128	; 0x80
2000001a:	4a07      	ldr	r2, [pc, #28]	; (20000038 <set_system_clock_to_25Mhz+0x20>)
2000001c:	025b      	lsls	r3, r3, #9
2000001e:	6811      	ldr	r1, [r2, #0]
20000020:	430b      	orrs	r3, r1
20000022:	2180      	movs	r1, #128	; 0x80
20000024:	6013      	str	r3, [r2, #0]
20000026:	0289      	lsls	r1, r1, #10
20000028:	6813      	ldr	r3, [r2, #0]
2000002a:	420b      	tst	r3, r1
2000002c:	d0fc      	beq.n	20000028 <set_system_clock_to_25Mhz+0x10>
2000002e:	2101      	movs	r1, #1
20000030:	6853      	ldr	r3, [r2, #4]
20000032:	430b      	orrs	r3, r1
20000034:	6053      	str	r3, [r2, #4]
20000036:	4770      	bx	lr
20000038:	40021000 	andmi	r1, r2, r0

2000003c <set_system_clock_to_8Mhz>:
2000003c:	2380      	movs	r3, #128	; 0x80
2000003e:	4a07      	ldr	r2, [pc, #28]	; (2000005c <set_system_clock_to_8Mhz+0x20>)
20000040:	025b      	lsls	r3, r3, #9
20000042:	6811      	ldr	r1, [r2, #0]
20000044:	430b      	orrs	r3, r1
20000046:	2180      	movs	r1, #128	; 0x80
20000048:	6013      	str	r3, [r2, #0]
2000004a:	0289      	lsls	r1, r1, #10
2000004c:	6813      	ldr	r3, [r2, #0]
2000004e:	420b      	tst	r3, r1
20000050:	d0fc      	beq.n	2000004c <set_system_clock_to_8Mhz+0x10>
20000052:	2101      	movs	r1, #1
20000054:	6853      	ldr	r3, [r2, #4]
20000056:	430b      	orrs	r3, r1
20000058:	6053      	str	r3, [r2, #4]
2000005a:	4770      	bx	lr
2000005c:	40021000 	andmi	r1, r2, r0

20000060 <Aset_system_clock_to_72Mhz>:
20000060:	2212      	movs	r2, #18
20000062:	4b18      	ldr	r3, [pc, #96]	; (200000c4 <Aset_system_clock_to_72Mhz+0x64>)
20000064:	601a      	str	r2, [r3, #0]
20000066:	2280      	movs	r2, #128	; 0x80
20000068:	4b17      	ldr	r3, [pc, #92]	; (200000c8 <Aset_system_clock_to_72Mhz+0x68>)
2000006a:	0252      	lsls	r2, r2, #9
2000006c:	6819      	ldr	r1, [r3, #0]
2000006e:	430a      	orrs	r2, r1
20000070:	2180      	movs	r1, #128	; 0x80
20000072:	601a      	str	r2, [r3, #0]
20000074:	0289      	lsls	r1, r1, #10
20000076:	681a      	ldr	r2, [r3, #0]
20000078:	420a      	tst	r2, r1
2000007a:	d0fc      	beq.n	20000076 <Aset_system_clock_to_72Mhz+0x16>
2000007c:	22e0      	movs	r2, #224	; 0xe0
2000007e:	6859      	ldr	r1, [r3, #4]
20000080:	0352      	lsls	r2, r2, #13
20000082:	430a      	orrs	r2, r1
20000084:	605a      	str	r2, [r3, #4]
20000086:	2280      	movs	r2, #128	; 0x80
20000088:	6859      	ldr	r1, [r3, #4]
2000008a:	0252      	lsls	r2, r2, #9
2000008c:	430a      	orrs	r2, r1
2000008e:	605a      	str	r2, [r3, #4]
20000090:	2280      	movs	r2, #128	; 0x80
20000092:	6859      	ldr	r1, [r3, #4]
20000094:	0192      	lsls	r2, r2, #6
20000096:	430a      	orrs	r2, r1
20000098:	605a      	str	r2, [r3, #4]
2000009a:	2280      	movs	r2, #128	; 0x80
2000009c:	6859      	ldr	r1, [r3, #4]
2000009e:	00d2      	lsls	r2, r2, #3
200000a0:	430a      	orrs	r2, r1
200000a2:	605a      	str	r2, [r3, #4]
200000a4:	2280      	movs	r2, #128	; 0x80
200000a6:	6819      	ldr	r1, [r3, #0]
200000a8:	0452      	lsls	r2, r2, #17
200000aa:	430a      	orrs	r2, r1
200000ac:	2180      	movs	r1, #128	; 0x80
200000ae:	601a      	str	r2, [r3, #0]
200000b0:	4a05      	ldr	r2, [pc, #20]	; (200000c8 <Aset_system_clock_to_72Mhz+0x68>)
200000b2:	0489      	lsls	r1, r1, #18
200000b4:	6813      	ldr	r3, [r2, #0]
200000b6:	420b      	tst	r3, r1
200000b8:	d0fc      	beq.n	200000b4 <Aset_system_clock_to_72Mhz+0x54>
200000ba:	2102      	movs	r1, #2
200000bc:	6853      	ldr	r3, [r2, #4]
200000be:	430b      	orrs	r3, r1
200000c0:	6053      	str	r3, [r2, #4]
200000c2:	4770      	bx	lr
200000c4:	40022000 	andmi	r2, r2, r0
200000c8:	40021000 	andmi	r1, r2, r0

200000cc <notmain>:
200000cc:	2212      	movs	r2, #18
200000ce:	4b34      	ldr	r3, [pc, #208]	; (200001a0 <notmain+0xd4>)
200000d0:	b510      	push	{r4, lr}
200000d2:	601a      	str	r2, [r3, #0]
200000d4:	2280      	movs	r2, #128	; 0x80
200000d6:	4b33      	ldr	r3, [pc, #204]	; (200001a4 <notmain+0xd8>)
200000d8:	0252      	lsls	r2, r2, #9
200000da:	6819      	ldr	r1, [r3, #0]
200000dc:	430a      	orrs	r2, r1
200000de:	2180      	movs	r1, #128	; 0x80
200000e0:	601a      	str	r2, [r3, #0]
200000e2:	0289      	lsls	r1, r1, #10
200000e4:	681a      	ldr	r2, [r3, #0]
200000e6:	420a      	tst	r2, r1
200000e8:	d0fc      	beq.n	200000e4 <notmain+0x18>
200000ea:	22e0      	movs	r2, #224	; 0xe0
200000ec:	6859      	ldr	r1, [r3, #4]
200000ee:	0352      	lsls	r2, r2, #13
200000f0:	430a      	orrs	r2, r1
200000f2:	605a      	str	r2, [r3, #4]
200000f4:	2280      	movs	r2, #128	; 0x80
200000f6:	6859      	ldr	r1, [r3, #4]
200000f8:	0252      	lsls	r2, r2, #9
200000fa:	430a      	orrs	r2, r1
200000fc:	605a      	str	r2, [r3, #4]
200000fe:	2280      	movs	r2, #128	; 0x80
20000100:	6859      	ldr	r1, [r3, #4]
20000102:	0192      	lsls	r2, r2, #6
20000104:	430a      	orrs	r2, r1
20000106:	605a      	str	r2, [r3, #4]
20000108:	2280      	movs	r2, #128	; 0x80
2000010a:	6859      	ldr	r1, [r3, #4]
2000010c:	00d2      	lsls	r2, r2, #3
2000010e:	430a      	orrs	r2, r1
20000110:	605a      	str	r2, [r3, #4]
20000112:	2280      	movs	r2, #128	; 0x80
20000114:	6819      	ldr	r1, [r3, #0]
20000116:	0452      	lsls	r2, r2, #17
20000118:	430a      	orrs	r2, r1
2000011a:	2180      	movs	r1, #128	; 0x80
2000011c:	601a      	str	r2, [r3, #0]
2000011e:	4a21      	ldr	r2, [pc, #132]	; (200001a4 <notmain+0xd8>)
20000120:	0489      	lsls	r1, r1, #18
20000122:	6813      	ldr	r3, [r2, #0]
20000124:	420b      	tst	r3, r1
20000126:	d0fc      	beq.n	20000122 <notmain+0x56>
20000128:	2102      	movs	r1, #2
2000012a:	2004      	movs	r0, #4
2000012c:	6853      	ldr	r3, [r2, #4]
2000012e:	4c1e      	ldr	r4, [pc, #120]	; (200001a8 <notmain+0xdc>)
20000130:	430b      	orrs	r3, r1
20000132:	6053      	str	r3, [r2, #4]
20000134:	6993      	ldr	r3, [r2, #24]
20000136:	3901      	subs	r1, #1
20000138:	430b      	orrs	r3, r1
2000013a:	6193      	str	r3, [r2, #24]
2000013c:	6993      	ldr	r3, [r2, #24]
2000013e:	4303      	orrs	r3, r0
20000140:	6193      	str	r3, [r2, #24]
20000142:	2380      	movs	r3, #128	; 0x80
20000144:	6991      	ldr	r1, [r2, #24]
20000146:	01db      	lsls	r3, r3, #7
20000148:	430b      	orrs	r3, r1
2000014a:	6193      	str	r3, [r2, #24]
2000014c:	4b17      	ldr	r3, [pc, #92]	; (200001ac <notmain+0xe0>)
2000014e:	4918      	ldr	r1, [pc, #96]	; (200001b0 <notmain+0xe4>)
20000150:	685a      	ldr	r2, [r3, #4]
20000152:	400a      	ands	r2, r1
20000154:	605a      	str	r2, [r3, #4]
20000156:	22bb      	movs	r2, #187	; 0xbb
20000158:	6859      	ldr	r1, [r3, #4]
2000015a:	0112      	lsls	r2, r2, #4
2000015c:	430a      	orrs	r2, r1
2000015e:	2180      	movs	r1, #128	; 0x80
20000160:	605a      	str	r2, [r3, #4]
20000162:	4a14      	ldr	r2, [pc, #80]	; (200001b4 <notmain+0xe8>)
20000164:	0189      	lsls	r1, r1, #6
20000166:	68d3      	ldr	r3, [r2, #12]
20000168:	4319      	orrs	r1, r3
2000016a:	60d1      	str	r1, [r2, #12]
2000016c:	68d3      	ldr	r3, [r2, #12]
2000016e:	60d3      	str	r3, [r2, #12]
20000170:	6913      	ldr	r3, [r2, #16]
20000172:	6113      	str	r3, [r2, #16]
20000174:	4b10      	ldr	r3, [pc, #64]	; (200001b8 <notmain+0xec>)
20000176:	6093      	str	r3, [r2, #8]
20000178:	2308      	movs	r3, #8
2000017a:	68d1      	ldr	r1, [r2, #12]
2000017c:	4319      	orrs	r1, r3
2000017e:	60d1      	str	r1, [r2, #12]
20000180:	68d3      	ldr	r3, [r2, #12]
20000182:	2140      	movs	r1, #64	; 0x40
20000184:	4303      	orrs	r3, r0
20000186:	2080      	movs	r0, #128	; 0x80
20000188:	60d3      	str	r3, [r2, #12]
2000018a:	0500      	lsls	r0, r0, #20
2000018c:	8803      	ldrh	r3, [r0, #0]
2000018e:	6053      	str	r3, [r2, #4]
20000190:	6813      	ldr	r3, [r2, #0]
20000192:	4219      	tst	r1, r3
20000194:	d0fc      	beq.n	20000190 <notmain+0xc4>
20000196:	3001      	adds	r0, #1
20000198:	42a0      	cmp	r0, r4
2000019a:	d1f7      	bne.n	2000018c <notmain+0xc0>
2000019c:	2000      	movs	r0, #0
2000019e:	bd10      	pop	{r4, pc}
200001a0:	40022000 	andmi	r2, r2, r0
200001a4:	40021000 	andmi	r1, r2, r0
200001a8:	0803e801 	stmdaeq	r3, {r0, fp, sp, lr, pc}
200001ac:	40010800 	andmi	r0, r1, r0, lsl #16
200001b0:	fffff00f 			; <UNDEFINED> instruction: 0xfffff00f
200001b4:	40013800 	andmi	r3, r1, r0, lsl #16
200001b8:	00000271 	andeq	r0, r0, r1, ror r2

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600304d 	streq	r3, [r0], -sp, asr #32
  1c:	094d070c 	stmdbeq	sp, {r2, r3, r8, r9, sl}^
  20:	14041201 	strne	r1, [r4], #-513	; 0xfffffdff
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <_start-0x1ffb9fc4>
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x1ef2f2dc>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	2e30313a 	mrccs	1, 1, r3, cr0, cr10, {1}
   c:	30322d33 	eorscc	r2, r2, r3, lsr sp
  10:	302e3132 	eorcc	r3, lr, r2, lsr r1
  14:	29342d37 	ldmdbcs	r4!, {r0, r1, r2, r4, r5, r8, sl, fp, sp}
  18:	2e303120 	rsfcssp	f3, f0, f0
  1c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  20:	31323032 	teqcc	r2, r2, lsr r0
  24:	31323630 	teqcc	r2, r0, lsr r6
  28:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  2c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  30:	Address 0x0000000000000030 is out of bounds.

