Information: Updating design information... (UID-85)
Warning: Design 's38584' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s38584
Version: U-2022.12
Date   : Thu Nov  9 11:41:08 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: g35 (input port clocked by CK)
  Endpoint: g28030 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s38584             tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g35 (in)                                 0.00       5.50 f
  U5043/Y (INVX20)                         0.56       6.06 r
  U5557/Y (BUFX12)                         0.77       6.84 r
  U5429/Y (INVX12)                         0.67       7.50 f
  U8611/Y (OAI21XL)                        0.60       8.10 r
  U8612/Y (OAI21XL)                        0.50       8.60 f
  U8613/Y (NOR2X1)                         0.45       9.05 r
  U8615/Y (NAND2X1)                        0.36       9.41 f
  U9036/Y (OAI22X1)                        0.85      10.26 r
  g28030 (out)                             0.00      10.26 r
  data arrival time                                  10.26

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                 -10.26
  -----------------------------------------------------------
  slack (VIOLATED)                                   -4.86


1
