Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Oct 18 12:48:58 2022
| Host         : martin-MS-7996 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.380        0.000                      0                  111        0.122        0.000                      0                  111        1.845        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
adc_clk                                  {0.000 4.000}        8.000           125.000         
  clk_fb                                 {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x                         {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p                         {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x                         {0.000 2.000}        4.000           250.000         
system_wrapper_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0            {0.000 4.000}        8.000           125.000         
  clk_out2_system_clk_wiz_0_0            {0.000 8.000}        16.000          62.500          
  clkfbout_system_clk_wiz_0_0            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
  pll_dac_clk_1x                                                                                                                                                                           5.845        0.000                       0                    18  
  pll_dac_clk_2p                                                                                                                                                                           1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                                           1.845        0.000                       0                     3  
system_wrapper_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                  3.380        0.000                      0                   68        0.219        0.000                      0                   68        3.500        0.000                       0                    36  
  clk_out2_system_clk_wiz_0_0                 13.381        0.000                      0                   43        0.122        0.000                      0                   43        7.020        0.000                       0                    33  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                              5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_system_clk_wiz_0_0  clk_out1_system_clk_wiz_0_0        4.079        0.000                      0                   34        0.199        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   bufg_dac_clk_1x/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y79    oddr_dac_dat[5]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y66    oddr_dac_dat[6]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y65    oddr_dac_dat[7]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y64    oddr_dac_dat[8]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y63    oddr_dac_dat[9]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y58    oddr_dac_rst/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y57    oddr_dac_sel/C
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  system_wrapper_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_wrapper_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_wrapper_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.952ns (23.239%)  route 3.145ns (76.761%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.729    -2.135    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.456    -1.679 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/Q
                         net (fo=2, routed)           0.867    -0.812    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2_0[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124    -0.688 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_6/O
                         net (fo=2, routed)           0.649    -0.039    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[10]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     0.085 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5/O
                         net (fo=1, routed)           0.428     0.513    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.637 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2/O
                         net (fo=2, routed)           0.491     1.129    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[18]
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.709     1.962    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[1]/C
                         clock pessimism              0.554     5.840    
                         clock uncertainty           -0.069     5.771    
    SLICE_X2Y0           FDRE (Setup_fdre_C_R)       -0.429     5.342    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.342    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.952ns (23.239%)  route 3.145ns (76.761%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.729    -2.135    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.456    -1.679 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/Q
                         net (fo=2, routed)           0.867    -0.812    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2_0[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124    -0.688 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_6/O
                         net (fo=2, routed)           0.649    -0.039    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[10]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     0.085 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5/O
                         net (fo=1, routed)           0.428     0.513    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.637 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2/O
                         net (fo=2, routed)           0.491     1.129    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[18]
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.709     1.962    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]/C
                         clock pessimism              0.554     5.840    
                         clock uncertainty           -0.069     5.771    
    SLICE_X2Y0           FDRE (Setup_fdre_C_R)       -0.429     5.342    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.342    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.952ns (23.239%)  route 3.145ns (76.761%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.729    -2.135    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.456    -1.679 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/Q
                         net (fo=2, routed)           0.867    -0.812    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2_0[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124    -0.688 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_6/O
                         net (fo=2, routed)           0.649    -0.039    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[10]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     0.085 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5/O
                         net (fo=1, routed)           0.428     0.513    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.637 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2/O
                         net (fo=2, routed)           0.491     1.129    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[18]
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.709     1.962    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]/C
                         clock pessimism              0.554     5.840    
                         clock uncertainty           -0.069     5.771    
    SLICE_X2Y0           FDRE (Setup_fdre_C_R)       -0.429     5.342    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.342    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.952ns (23.239%)  route 3.145ns (76.761%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.729    -2.135    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.456    -1.679 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/Q
                         net (fo=2, routed)           0.867    -0.812    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2_0[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124    -0.688 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_6/O
                         net (fo=2, routed)           0.649    -0.039    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[10]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     0.085 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5/O
                         net (fo=1, routed)           0.428     0.513    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.637 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2/O
                         net (fo=2, routed)           0.491     1.129    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[18]
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.709     1.962    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[4]/C
                         clock pessimism              0.554     5.840    
                         clock uncertainty           -0.069     5.771    
    SLICE_X2Y0           FDRE (Setup_fdre_C_R)       -0.429     5.342    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.342    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.952ns (23.257%)  route 3.141ns (76.743%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.729    -2.135    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.456    -1.679 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/Q
                         net (fo=2, routed)           0.867    -0.812    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2_0[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124    -0.688 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_6/O
                         net (fo=2, routed)           0.649    -0.039    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[10]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     0.085 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5/O
                         net (fo=1, routed)           0.428     0.513    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.637 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2/O
                         net (fo=2, routed)           0.491     1.129    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[18]
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.706     1.958    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[5]/C
                         clock pessimism              0.554     5.840    
                         clock uncertainty           -0.069     5.771    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.429     5.342    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.342    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.952ns (23.257%)  route 3.141ns (76.743%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.729    -2.135    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.456    -1.679 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/Q
                         net (fo=2, routed)           0.867    -0.812    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2_0[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124    -0.688 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_6/O
                         net (fo=2, routed)           0.649    -0.039    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[10]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     0.085 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5/O
                         net (fo=1, routed)           0.428     0.513    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.637 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2/O
                         net (fo=2, routed)           0.491     1.129    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[18]
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.706     1.958    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[6]/C
                         clock pessimism              0.554     5.840    
                         clock uncertainty           -0.069     5.771    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.429     5.342    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.342    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.952ns (23.257%)  route 3.141ns (76.743%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.729    -2.135    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.456    -1.679 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/Q
                         net (fo=2, routed)           0.867    -0.812    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2_0[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124    -0.688 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_6/O
                         net (fo=2, routed)           0.649    -0.039    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[10]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     0.085 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5/O
                         net (fo=1, routed)           0.428     0.513    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.637 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2/O
                         net (fo=2, routed)           0.491     1.129    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[18]
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.706     1.958    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]/C
                         clock pessimism              0.554     5.840    
                         clock uncertainty           -0.069     5.771    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.429     5.342    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.342    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.952ns (23.257%)  route 3.141ns (76.743%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.729    -2.135    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.456    -1.679 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/Q
                         net (fo=2, routed)           0.867    -0.812    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2_0[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124    -0.688 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_6/O
                         net (fo=2, routed)           0.649    -0.039    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[10]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     0.085 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5/O
                         net (fo=1, routed)           0.428     0.513    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.637 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2/O
                         net (fo=2, routed)           0.491     1.129    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[18]
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.706     1.958    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[8]/C
                         clock pessimism              0.554     5.840    
                         clock uncertainty           -0.069     5.771    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.429     5.342    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.342    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.952ns (23.406%)  route 3.115ns (76.594%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 5.284 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.729    -2.135    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.456    -1.679 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/Q
                         net (fo=2, routed)           0.867    -0.812    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2_0[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124    -0.688 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_6/O
                         net (fo=2, routed)           0.649    -0.039    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[10]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     0.085 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5/O
                         net (fo=1, routed)           0.428     0.513    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.637 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2/O
                         net (fo=2, routed)           0.491     1.129    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[18]
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.680     1.932    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.550     5.284    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[29]/C
                         clock pessimism              0.554     5.838    
                         clock uncertainty           -0.069     5.769    
    SLICE_X2Y7           FDRE (Setup_fdre_C_R)       -0.429     5.340    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  3.407    

Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.952ns (23.406%)  route 3.115ns (76.594%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 5.284 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.729    -2.135    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.456    -1.679 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/Q
                         net (fo=2, routed)           0.867    -0.812    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2_0[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124    -0.688 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_6/O
                         net (fo=2, routed)           0.649    -0.039    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[10]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     0.085 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5/O
                         net (fo=1, routed)           0.428     0.513    system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.637 r  system_wrapper_i/acquire_top_0/inst/U_cnt/trig_out_INST_0_i_2/O
                         net (fo=2, routed)           0.491     1.129    system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt_reg[18]
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.680     1.932    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.550     5.284    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[30]/C
                         clock pessimism              0.554     5.838    
                         clock uncertainty           -0.069     5.769    
    SLICE_X2Y7           FDRE (Setup_fdre_C_R)       -0.429     5.340    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  3.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.882%)  route 0.141ns (43.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.584    -0.740    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[31]/Q
                         net (fo=5, routed)           0.141    -0.458    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg_4[2]
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.045    -0.413 r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_i_1/O
                         net (fo=1, routed)           0.000    -0.413    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/m_axi_aclk
    SLICE_X3Y6           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg/C
                         clock pessimism              0.437    -0.723    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.091    -0.632    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.251ns (68.884%)  route 0.113ns (31.116%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.586    -0.738    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.597 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.483    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg_n_0_[2]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.373 r  system_wrapper_i/acquire_top_0/inst/dec_cnt0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.373    system_wrapper_i/acquire_top_0/inst/p_1_in[2]
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -1.159    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]/C
                         clock pessimism              0.421    -0.738    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.105    -0.633    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.618%)  route 0.115ns (31.382%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.586    -0.738    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.597 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.482    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg_n_0_[3]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.371 r  system_wrapper_i/acquire_top_0/inst/dec_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.371    system_wrapper_i/acquire_top_0/inst/p_1_in[3]
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -1.159    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]/C
                         clock pessimism              0.421    -0.738    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.105    -0.633    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.739    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y5           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.598 f  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.429    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg_n_0_[0]
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.045    -0.384 r  system_wrapper_i/acquire_top_0/inst/dec_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.384    system_wrapper_i/acquire_top_0/inst/dec_cnt[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y5           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]/C
                         clock pessimism              0.421    -0.739    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.091    -0.648    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.586    -0.738    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.597 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]/Q
                         net (fo=2, routed)           0.133    -0.464    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg_n_0_[7]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.353 r  system_wrapper_i/acquire_top_0/inst/dec_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.353    system_wrapper_i/acquire_top_0/inst/p_1_in[7]
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -1.159    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]/C
                         clock pessimism              0.421    -0.738    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.105    -0.633    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.586    -0.738    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.597 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[11]/Q
                         net (fo=3, routed)           0.134    -0.463    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg_n_0_[11]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.352 r  system_wrapper_i/acquire_top_0/inst/dec_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.352    system_wrapper_i/acquire_top_0/inst/p_1_in[11]
    SLICE_X2Y2           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -1.159    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[11]/C
                         clock pessimism              0.421    -0.738    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.105    -0.633    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.630%)  route 0.144ns (36.370%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.739    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y3           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[15]/Q
                         net (fo=3, routed)           0.144    -0.454    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg_n_0_[15]
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.343 r  system_wrapper_i/acquire_top_0/inst/dec_cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.343    system_wrapper_i/acquire_top_0/inst/p_1_in[15]
    SLICE_X2Y3           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y3           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[15]/C
                         clock pessimism              0.421    -0.739    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.105    -0.634    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.739    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[19]/Q
                         net (fo=3, routed)           0.144    -0.453    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg_n_0_[19]
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.342 r  system_wrapper_i/acquire_top_0/inst/dec_cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.342    system_wrapper_i/acquire_top_0/inst/p_1_in[19]
    SLICE_X2Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[19]/C
                         clock pessimism              0.421    -0.739    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.105    -0.634    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.584    -0.740    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[31]/Q
                         net (fo=5, routed)           0.146    -0.453    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg_n_0_[31]
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.342 r  system_wrapper_i/acquire_top_0/inst/dec_cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.000    -0.342    system_wrapper_i/acquire_top_0/inst/p_1_in[31]
    SLICE_X2Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -1.161    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[31]/C
                         clock pessimism              0.421    -0.740    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.105    -0.635    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/processing_system7/inst/PS7_i/SAXIHP0AWVALID
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.086%)  route 0.313ns (68.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.037ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.739    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/m_axi_aclk
    SLICE_X3Y6           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg/Q
                         net (fo=5, routed)           0.313    -0.285    system_wrapper_i/processing_system7/inst/S_AXI_HP0_AWVALID
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/SAXIHP0AWVALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.976    -1.037    system_wrapper_i/processing_system7/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism              0.456    -0.580    
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP0ACLK_SAXIHP0AWVALID)
                                                      0.000    -0.580    system_wrapper_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    system_wrapper_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y6       system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y6       system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/wvalid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y5       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y2       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y2       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y2       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y3       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y3       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y6       system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y6       system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/wvalid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y5       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y2       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y2       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y2       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y3       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y3       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y3       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y3       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y6       system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y6       system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y6       system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/wvalid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y6       system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/wvalid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y5       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y5       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y2       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y2       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y2       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y2       system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.381ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_system_clk_wiz_0_0 rise@16.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.580ns (29.693%)  route 1.373ns (70.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 13.281 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.727    -2.137    system_wrapper_i/proc_sys_reset/U0/SEQ/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456    -1.681 f  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.812    -0.869    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.124    -0.745 r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.561    -0.184    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.547    13.281    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.517    13.798    
                         clock uncertainty           -0.077    13.721    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.524    13.197    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                 13.381    

Slack (MET) :             13.381ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_system_clk_wiz_0_0 rise@16.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.580ns (29.693%)  route 1.373ns (70.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 13.281 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.727    -2.137    system_wrapper_i/proc_sys_reset/U0/SEQ/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456    -1.681 f  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.812    -0.869    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.124    -0.745 r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.561    -0.184    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.547    13.281    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.517    13.798    
                         clock uncertainty           -0.077    13.721    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.524    13.197    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                 13.381    

Slack (MET) :             13.381ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_system_clk_wiz_0_0 rise@16.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.580ns (29.693%)  route 1.373ns (70.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 13.281 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.727    -2.137    system_wrapper_i/proc_sys_reset/U0/SEQ/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456    -1.681 f  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.812    -0.869    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.124    -0.745 r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.561    -0.184    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.547    13.281    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.517    13.798    
                         clock uncertainty           -0.077    13.721    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.524    13.197    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                 13.381    

Slack (MET) :             13.381ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_system_clk_wiz_0_0 rise@16.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.580ns (29.693%)  route 1.373ns (70.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 13.281 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.727    -2.137    system_wrapper_i/proc_sys_reset/U0/SEQ/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456    -1.681 f  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.812    -0.869    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.124    -0.745 r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.561    -0.184    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.547    13.281    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.517    13.798    
                         clock uncertainty           -0.077    13.721    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.524    13.197    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                 13.381    

Slack (MET) :             13.381ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_system_clk_wiz_0_0 rise@16.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.580ns (29.693%)  route 1.373ns (70.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 13.281 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.727    -2.137    system_wrapper_i/proc_sys_reset/U0/SEQ/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456    -1.681 f  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.812    -0.869    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.124    -0.745 r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.561    -0.184    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.547    13.281    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.517    13.798    
                         clock uncertainty           -0.077    13.721    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.524    13.197    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                 13.381    

Slack (MET) :             13.381ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_system_clk_wiz_0_0 rise@16.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.580ns (29.693%)  route 1.373ns (70.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 13.281 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.727    -2.137    system_wrapper_i/proc_sys_reset/U0/SEQ/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456    -1.681 f  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.812    -0.869    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.124    -0.745 r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.561    -0.184    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.547    13.281    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.517    13.798    
                         clock uncertainty           -0.077    13.721    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.524    13.197    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                 13.381    

Slack (MET) :             13.681ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_system_clk_wiz_0_0 rise@16.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.752ns (77.853%)  route 0.498ns (22.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 13.285 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.136ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.728    -2.136    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y4           SRL16E                                       r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628    -0.508 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.498    -0.010    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/Q
    SLICE_X5Y4           LUT3 (Prop_lut3_I2_O)        0.124     0.114 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.114    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int0__0
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    13.285    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.557    13.842    
                         clock uncertainty           -0.077    13.765    
    SLICE_X5Y4           FDRE (Setup_fdre_C_D)        0.031    13.796    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         13.796    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                 13.681    

Slack (MET) :             13.803ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_system_clk_wiz_0_0 rise@16.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.456ns (27.384%)  route 1.209ns (72.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 13.284 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.136ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.728    -2.136    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456    -1.680 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.209    -0.471    system_wrapper_i/proc_sys_reset/U0/SEQ/lpf_int
    SLICE_X3Y7           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.550    13.284    system_wrapper_i/proc_sys_reset/U0/SEQ/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.554    13.838    
                         clock uncertainty           -0.077    13.761    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    13.332    system_wrapper_i/proc_sys_reset/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         13.332    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                 13.803    

Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_system_clk_wiz_0_0 rise@16.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.456ns (29.259%)  route 1.102ns (70.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 13.280 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.136ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.728    -2.136    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456    -1.680 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.102    -0.578    system_wrapper_i/proc_sys_reset/U0/SEQ/lpf_int
    SLICE_X1Y7           FDSE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.546    13.280    system_wrapper_i/proc_sys_reset/U0/SEQ/slowest_sync_clk
    SLICE_X1Y7           FDSE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/Core_reg/C
                         clock pessimism              0.517    13.797    
                         clock uncertainty           -0.077    13.720    
    SLICE_X1Y7           FDSE (Setup_fdse_C_S)       -0.429    13.291    system_wrapper_i/proc_sys_reset/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         13.291    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                 13.868    

Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_system_clk_wiz_0_0 rise@16.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.456ns (29.259%)  route 1.102ns (70.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 13.280 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.136ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.728    -2.136    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456    -1.680 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.102    -0.578    system_wrapper_i/proc_sys_reset/U0/SEQ/lpf_int
    SLICE_X1Y7           FDSE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.546    13.280    system_wrapper_i/proc_sys_reset/U0/SEQ/slowest_sync_clk
    SLICE_X1Y7           FDSE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.517    13.797    
                         clock uncertainty           -0.077    13.720    
    SLICE_X1Y7           FDSE (Setup_fdse_C_S)       -0.429    13.291    system_wrapper_i/proc_sys_reset/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         13.291    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                 13.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.585    -0.739    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.542    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X5Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.853    -1.160    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.421    -0.739    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.075    -0.664    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.585    -0.739    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.519    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X4Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.853    -1.160    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.421    -0.739    
    SLICE_X4Y5           FDRE (Hold_fdre_C_D)         0.060    -0.679    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.741    system_wrapper_i/proc_sys_reset/U0/SEQ/slowest_sync_clk
    SLICE_X0Y5           FDSE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDSE (Prop_fdse_C_Q)         0.164    -0.577 f  system_wrapper_i/proc_sys_reset/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.082    -0.495    system_wrapper_i/proc_sys_reset/U0/SEQ/Bsr_out
    SLICE_X1Y5           LUT1 (Prop_lut1_I0_O)        0.045    -0.450 r  system_wrapper_i/proc_sys_reset/U0/SEQ/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1/O
                         net (fo=1, routed)           0.000    -0.450    system_wrapper_i/proc_sys_reset/U0/SEQ_n_3
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -1.162    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                         clock pessimism              0.434    -0.728    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.091    -0.637    system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.585    -0.739    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.114    -0.484    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr
    SLICE_X5Y4           LUT5 (Prop_lut5_I0_O)        0.045    -0.439 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.439    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.853    -1.160    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.421    -0.739    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.091    -0.648    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.247ns (71.202%)  route 0.100ns (28.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.741    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.148    -0.593 r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/Q
                         net (fo=4, routed)           0.100    -0.493    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/Q[4]
    SLICE_X0Y6           LUT6 (Prop_lut6_I4_O)        0.099    -0.394 r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.394    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -1.162    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.421    -0.741    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.121    -0.620    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.585    -0.739    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.128    -0.611 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.491    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X5Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.853    -1.160    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.421    -0.739    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.017    -0.722    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.210ns (58.988%)  route 0.146ns (41.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.741    system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.577 r  system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.146    -0.431    system_wrapper_i/proc_sys_reset/U0/SEQ/seq_cnt[3]
    SLICE_X1Y6           LUT4 (Prop_lut4_I2_O)        0.046    -0.385 r  system_wrapper_i/proc_sys_reset/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.385    system_wrapper_i/proc_sys_reset/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -1.162    system_wrapper_i/proc_sys_reset/U0/SEQ/slowest_sync_clk
    SLICE_X1Y6           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.434    -0.728    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.107    -0.621    system_wrapper_i/proc_sys_reset/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.585    -0.739    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.128    -0.611 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.480    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/p_2_in
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.853    -1.160    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.421    -0.739    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.017    -0.722    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.585    -0.739    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.128    -0.611 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.477    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/p_1_in
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.853    -1.160    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.421    -0.739    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.017    -0.722    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.625%)  route 0.173ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.585    -0.739    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.173    -0.402    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/p_0_in
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.853    -1.160    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y4           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.437    -0.723    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.072    -0.651    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y4    system_wrapper_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X1Y5       system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X5Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X5Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X5Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X5Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X4Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X4Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X4Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X4Y4       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X4Y4       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y5       system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.000       7.500      SLICE_X1Y7       system_wrapper_i/proc_sys_reset/U0/SEQ/Core_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y6       system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y6       system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y6       system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y6       system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y6       system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y6       system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X4Y4       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X4Y4       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y5       system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X5Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X5Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X5Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X5Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X4Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X4Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X4Y5       system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5    system_wrapper_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.704ns (23.835%)  route 2.250ns (76.165%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.723    -2.141    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456    -1.685 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.817    -0.868    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124    -0.744 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.723    -0.020    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.124     0.104 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.709     0.813    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[1]/C
                         clock pessimism              0.232     5.518    
                         clock uncertainty           -0.197     5.320    
    SLICE_X2Y0           FDRE (Setup_fdre_C_R)       -0.429     4.891    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.704ns (23.835%)  route 2.250ns (76.165%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.723    -2.141    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456    -1.685 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.817    -0.868    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124    -0.744 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.723    -0.020    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.124     0.104 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.709     0.813    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]/C
                         clock pessimism              0.232     5.518    
                         clock uncertainty           -0.197     5.320    
    SLICE_X2Y0           FDRE (Setup_fdre_C_R)       -0.429     4.891    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.704ns (23.835%)  route 2.250ns (76.165%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.723    -2.141    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456    -1.685 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.817    -0.868    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124    -0.744 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.723    -0.020    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.124     0.104 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.709     0.813    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]/C
                         clock pessimism              0.232     5.518    
                         clock uncertainty           -0.197     5.320    
    SLICE_X2Y0           FDRE (Setup_fdre_C_R)       -0.429     4.891    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.704ns (23.835%)  route 2.250ns (76.165%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.723    -2.141    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456    -1.685 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.817    -0.868    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124    -0.744 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.723    -0.020    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.124     0.104 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.709     0.813    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[4]/C
                         clock pessimism              0.232     5.518    
                         clock uncertainty           -0.197     5.320    
    SLICE_X2Y0           FDRE (Setup_fdre_C_R)       -0.429     4.891    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.704ns (23.861%)  route 2.246ns (76.139%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.723    -2.141    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456    -1.685 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.817    -0.868    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124    -0.744 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.723    -0.020    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.124     0.104 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.706     0.809    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[5]/C
                         clock pessimism              0.232     5.518    
                         clock uncertainty           -0.197     5.320    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.429     4.891    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.704ns (23.861%)  route 2.246ns (76.139%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.723    -2.141    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456    -1.685 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.817    -0.868    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124    -0.744 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.723    -0.020    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.124     0.104 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.706     0.809    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[6]/C
                         clock pessimism              0.232     5.518    
                         clock uncertainty           -0.197     5.320    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.429     4.891    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.704ns (23.861%)  route 2.246ns (76.139%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.723    -2.141    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456    -1.685 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.817    -0.868    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124    -0.744 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.723    -0.020    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.124     0.104 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.706     0.809    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]/C
                         clock pessimism              0.232     5.518    
                         clock uncertainty           -0.197     5.320    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.429     4.891    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.704ns (23.861%)  route 2.246ns (76.139%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 5.286 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.723    -2.141    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456    -1.685 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.817    -0.868    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124    -0.744 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.723    -0.020    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.124     0.104 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.706     0.809    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.552     5.286    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[8]/C
                         clock pessimism              0.232     5.518    
                         clock uncertainty           -0.197     5.320    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.429     4.891    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.704ns (24.074%)  route 2.220ns (75.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 5.284 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.723    -2.141    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456    -1.685 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.817    -0.868    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124    -0.744 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.723    -0.020    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.124     0.104 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.680     0.783    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.550     5.284    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[29]/C
                         clock pessimism              0.232     5.516    
                         clock uncertainty           -0.197     5.318    
    SLICE_X2Y7           FDRE (Setup_fdre_C_R)       -0.429     4.889    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          4.889    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_0 rise@8.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.704ns (24.074%)  route 2.220ns (75.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 5.284 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.723    -2.141    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456    -1.685 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.817    -0.868    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124    -0.744 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.723    -0.020    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.124     0.104 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.680     0.783    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.550     5.284    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[30]/C
                         clock pessimism              0.232     5.516    
                         clock uncertainty           -0.197     5.318    
    SLICE_X2Y7           FDRE (Setup_fdre_C_R)       -0.429     4.889    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          4.889    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  4.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.069%)  route 0.620ns (76.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.741    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.600 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.620     0.020    system_wrapper_i/acquire_top_0/inst/rst_n
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045     0.065 r  system_wrapper_i/acquire_top_0/inst/dec_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.065    system_wrapper_i/acquire_top_0/inst/dec_cnt[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y5           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.091    -0.133    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.231ns (24.778%)  route 0.701ns (75.222%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.741    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.600 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.284    -0.315    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.045    -0.270 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248    -0.022    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045     0.023 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.169     0.191    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[17]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X2Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.242    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.231ns (24.778%)  route 0.701ns (75.222%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.741    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.600 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.284    -0.315    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.045    -0.270 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248    -0.022    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045     0.023 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.169     0.191    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[18]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X2Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.242    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.231ns (24.778%)  route 0.701ns (75.222%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.741    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.600 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.284    -0.315    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.045    -0.270 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248    -0.022    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045     0.023 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.169     0.191    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[19]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X2Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.242    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.231ns (24.778%)  route 0.701ns (75.222%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.741    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.600 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.284    -0.315    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.045    -0.270 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248    -0.022    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045     0.023 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.169     0.191    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[20]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X2Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.242    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/wvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.186ns (17.988%)  route 0.848ns (82.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.741    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.600 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.562    -0.038    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/m_axi_aresetn
    SLICE_X3Y6           LUT5 (Prop_lut5_I2_O)        0.045     0.007 r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/wvalid_i_1/O
                         net (fo=1, routed)           0.286     0.293    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/wvalid_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/wvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/m_axi_aclk
    SLICE_X3Y6           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/wvalid_reg/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.075    -0.149    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/wvalid_reg
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.231ns (23.731%)  route 0.742ns (76.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.741    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.600 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.284    -0.315    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.045    -0.270 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248    -0.022    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045     0.023 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.210     0.233    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y6           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y6           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[25]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X2Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.242    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.231ns (23.731%)  route 0.742ns (76.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.741    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.600 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.284    -0.315    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.045    -0.270 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248    -0.022    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045     0.023 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.210     0.233    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y6           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y6           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[26]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X2Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.242    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.231ns (23.731%)  route 0.742ns (76.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.741    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.600 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.284    -0.315    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.045    -0.270 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248    -0.022    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045     0.023 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.210     0.233    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y6           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y6           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[27]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X2Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.242    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.231ns (23.731%)  route 0.742ns (76.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.741    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.600 f  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=4, routed)           0.284    -0.315    system_wrapper_i/acquire_top_0/inst/U_cnt/rst_n
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.045    -0.270 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3/O
                         net (fo=1, routed)           0.248    -0.022    system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045     0.023 r  system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2/O
                         net (fo=31, routed)          0.210     0.233    system_wrapper_i/acquire_top_0/inst/dec_cnt[6]
    SLICE_X2Y6           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -1.160    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X2Y6           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[28]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X2Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.242    system_wrapper_i/acquire_top_0/inst/dec_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.475    





