{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494320013477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494320013493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 15:53:33 2017 " "Processing started: Tue May 09 15:53:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494320013493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320013493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assignment_2 -c Assignment_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assignment_2 -c Assignment_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320013493 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1494320013884 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CONTROL.v(23) " "Verilog HDL warning at ALU_CONTROL.v(23): extended using \"x\" or \"z\"" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/ALU_CONTROL.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CONTROL.v(61) " "Verilog HDL warning at ALU_CONTROL.v(61): extended using \"x\" or \"z\"" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/ALU_CONTROL.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CONTROL.v(63) " "Verilog HDL warning at ALU_CONTROL.v(63): extended using \"x\" or \"z\"" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/ALU_CONTROL.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONTROL " "Found entity 1: ALU_CONTROL" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/ALU_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(121) " "Verilog HDL warning at ALU.v(121): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/ALU.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(126) " "Verilog HDL warning at ALU.v(126): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/ALU.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(136) " "Verilog HDL warning at ALU.v(136): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/ALU.v" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(166) " "Verilog HDL warning at ALU.v(166): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/ALU.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_RAM " "Found entity 1: IMEM_RAM" {  } { { "IMEM_RAM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMEM.v(20) " "Verilog HDL warning at DMEM.v(20): extended using \"x\" or \"z\"" {  } { { "DMEM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/DMEM.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494320028453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CONTROL.v(146) " "Verilog HDL warning at CONTROL.v(146): extended using \"x\" or \"z\"" {  } { { "CONTROL.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/CONTROL.v" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1494320028453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_EXTEND " "Found entity 1: SIGN_EXTEND" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/SIGN_EXTEND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_2 " "Found entity 1: SHIFT_LEFT_2" {  } { { "SHIFT_LEFT_2.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/SHIFT_LEFT_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_JUMP " "Found entity 1: ADDER_JUMP" {  } { { "ADDER_JUMP.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/ADDER_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_IF_ID " "Found entity 1: REG_IF_ID" {  } { { "REG_IF_ID.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/REG_IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028453 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "REG_ID_EXE REG_ID_EXE.v(25) " "Verilog Module Declaration warning at REG_ID_EXE.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"REG_ID_EXE\"" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494320028453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_id_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_id_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_ID_EXE " "Found entity 1: REG_ID_EXE" {  } { { "REG_ID_EXE.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/REG_ID_EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_exe_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_exe_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_EXE_MEM " "Found entity 1: REG_EXE_MEM" {  } { { "REG_EXE_MEM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/REG_EXE_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_MEM_WB " "Found entity 1: REG_MEM_WB" {  } { { "REG_MEM_WB.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/REG_MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_handle.v 1 1 " "Found 1 design units, including 1 entities, in source file exception_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXCEPTION_HANDLE " "Found entity 1: EXCEPTION_HANDLE" {  } { { "EXCEPTION_HANDLE.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/EXCEPTION_HANDLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM " "Found entity 1: SYSTEM" {  } { { "SYSTEM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/SYSTEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_BRAM " "Found entity 1: IMEM_BRAM" {  } { { "IMEM_BRAM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_system.v 1 1 " "Found 1 design units, including 1 entities, in source file t_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_SYSTEM " "Found entity 1: t_SYSTEM" {  } { { "t_SYSTEM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/t_SYSTEM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_imem.v 1 1 " "Found 1 design units, including 1 entities, in source file t_imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_IMEM " "Found entity 1: t_IMEM" {  } { { "t_IMEM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/t_IMEM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494320028468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYS_clock SYSTEM.v(77) " "Verilog HDL Implicit Net warning at SYSTEM.v(77): created implicit net for \"SYS_clock\"" {  } { { "SYSTEM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/SYSTEM.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494320028468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_inst_address_mem SYSTEM.v(173) " "Verilog HDL Implicit Net warning at SYSTEM.v(173): created implicit net for \"w_inst_address_mem\"" {  } { { "SYSTEM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/SYSTEM.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494320028468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_control_wb_out SYSTEM.v(187) " "Verilog HDL Implicit Net warning at SYSTEM.v(187): created implicit net for \"w_control_wb_out\"" {  } { { "SYSTEM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/SYSTEM.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494320028468 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "PC_out PC.v(14) " "Verilog HDL Procedural Assignment error at PC.v(14): object \"PC_out\" on left-hand side of assignment must have a variable data type" {  } { { "PC.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/PC.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1494320028468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SYSTEM.v(133) " "Verilog HDL Instantiation warning at SYSTEM.v(133): instance has no name" {  } { { "SYSTEM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/SYSTEM.v" 133 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1494320028468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SYSTEM.v(158) " "Verilog HDL Instantiation warning at SYSTEM.v(158): instance has no name" {  } { { "SYSTEM.v" "" { Text "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/SYSTEM.v" 158 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1494320028468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/output_files/Assignment_2.map.smsg " "Generated suppressed messages file C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/output_files/Assignment_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028500 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "872 " "Peak virtual memory: 872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494320028593 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 09 15:53:48 2017 " "Processing ended: Tue May 09 15:53:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494320028593 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494320028593 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494320028593 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320028593 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494320029265 ""}
