ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Feb 26, 2022 at 23:32:40 CST
ncverilog
	tb.sv
	geofence.v
	+access+r
Recompiling... reason: file './geofence.v' is newer than expected.
	expected: Sat Feb 26 23:31:15 2022
	actual:   Sat Feb 26 23:32:37 2022
file: geofence.v
	module worklib.geofence:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: ....................
		x[0] <= 10'd0; x[1] <= 10'd0; x[2] <= 10'd0; x[3] <= 10'd0; x[4] <= 10'd0; x[5] <= 10'd0; x[6] <= 10'd0;
		                                                                                          |
ncelab: *W,BNDMEM (./geofence.v,88|92): Memory index out of declared bounds.
		y[0] <= 10'd0; y[1] <= 10'd0; y[2] <= 10'd0; y[3] <= 10'd0; y[4] <= 10'd0; y[5] <= 10'd0; y[6] <= 10'd0;
		                                                                                          |
ncelab: *W,BNDMEM (./geofence.v,89|92): Memory index out of declared bounds.
 Done
	Generating native compiled code:
		worklib.geofence:v <0x240c1d26>
			streams:  19, words: 10485
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               28      28
		Scalar wires:             4       -
		Vectored wires:          10       -
		Always blocks:           11      11
		Initial blocks:           8       8
		Cont. assignments:        7       8
		Pseudo assignments:       3       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'geofence.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
----------------------
-- Simulation Start --
----------------------
Scenario1(in):     X     Y
        Object:   220,  320
           AP1:   103,  340
           AP2:   755,  510
           AP3:   103,   50
           AP4:   982,  280
           AP5:   298,  560
           AP6:   710,   50
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
Simulation complete via $finish(1) at time 30000015 NS + 0
./tb.sv:65         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Feb 26, 2022 at 23:32:46 CST  (total: 00:00:06)
