// Seed: 2871732575
module module_0 (
    input logic id_0,
    input logic id_1
);
  always @(posedge id_1) id_2 <= 1;
  logic id_3;
  logic id_4;
  type_10(
      ~id_1, id_3 & 1, !id_2, id_3, 1'b0, 1
  );
  logic id_5;
  type_12 id_6 (
      .id_0(""),
      .id_1(1),
      .id_2((1 + id_0) - 'd0)
  );
endmodule
