TimeQuest Timing Analyzer report for i2c
Wed Oct 29 23:45:25 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Output Enable Times
 20. Minimum Output Enable Times
 21. Output Disable Times
 22. Minimum Output Disable Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'clock'
 31. Slow 1200mV 0C Model Hold: 'clock'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'clock'
 48. Fast 1200mV 0C Model Hold: 'clock'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Output Enable Times
 55. Minimum Output Enable Times
 56. Output Disable Times
 57. Minimum Output Disable Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Slow Corner Signal Integrity Metrics
 67. Fast Corner Signal Integrity Metrics
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; i2c                                                               ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C120F780C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 175.07 MHz ; 175.07 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -4.712 ; -53.430            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.410 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -37.695                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.712 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.814     ; 2.896      ;
; -4.627 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.814     ; 2.811      ;
; -4.568 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.814     ; 2.752      ;
; -4.490 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.814     ; 2.674      ;
; -4.444 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.814     ; 2.628      ;
; -4.358 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.814     ; 2.542      ;
; -4.321 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.644     ; 3.675      ;
; -4.301 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.814     ; 2.485      ;
; -4.236 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.644     ; 3.590      ;
; -4.232 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.450     ; 2.780      ;
; -4.214 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.814     ; 2.398      ;
; -4.186 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.450     ; 2.734      ;
; -4.177 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.644     ; 3.531      ;
; -4.099 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.644     ; 3.453      ;
; -4.090 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.450     ; 2.638      ;
; -4.058 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.450     ; 2.606      ;
; -4.053 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.644     ; 3.407      ;
; -3.967 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.644     ; 3.321      ;
; -3.958 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.450     ; 2.506      ;
; -3.938 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.450     ; 2.486      ;
; -3.910 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.644     ; 3.264      ;
; -3.823 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.644     ; 3.177      ;
; -3.821 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.450     ; 2.369      ;
; -3.509 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.077     ; 3.430      ;
; -3.503 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.077     ; 3.424      ;
; -3.470 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.077     ; 3.391      ;
; -3.416 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.077     ; 3.337      ;
; -3.367 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.077     ; 3.288      ;
; -3.361 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.077     ; 3.282      ;
; -3.342 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.077     ; 3.263      ;
; -3.288 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.077     ; 3.209      ;
; -3.235 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.077     ; 3.156      ;
; -3.229 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.077     ; 3.150      ;
; -3.222 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.077     ; 3.143      ;
; -3.168 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.077     ; 3.089      ;
; -3.098 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.077     ; 3.019      ;
; -3.092 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.077     ; 3.013      ;
; -2.585 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.077     ; 2.506      ;
; -2.583 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.077     ; 2.504      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.392      ;
; -2.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.392      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.307      ;
; -2.390 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.307      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.297      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.297      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.297      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.297      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.297      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.297      ;
; -2.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.297      ;
; -2.331 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.248      ;
; -2.331 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.248      ;
; -2.331 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.248      ;
; -2.331 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.248      ;
; -2.331 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.248      ;
; -2.331 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.248      ;
; -2.331 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.248      ;
; -2.331 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.248      ;
; -2.324 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.241      ;
; -2.324 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.241      ;
; -2.324 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.241      ;
; -2.324 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.241      ;
; -2.324 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.241      ;
; -2.324 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.241      ;
; -2.324 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.241      ;
; -2.253 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.170      ;
; -2.253 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.170      ;
; -2.253 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.170      ;
; -2.253 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.170      ;
; -2.253 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.170      ;
; -2.253 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.170      ;
; -2.253 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.170      ;
; -2.253 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.170      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.155      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.155      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.155      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.155      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.155      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.155      ;
; -2.238 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.155      ;
; -2.227 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.077     ; 2.148      ;
; -2.207 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.124      ;
; -2.207 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.124      ;
; -2.207 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.124      ;
; -2.207 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.124      ;
; -2.207 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.124      ;
; -2.207 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.124      ;
; -2.207 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.124      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.410 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 0.000        ; 1.487      ; 2.083      ;
; 0.427 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 1.487      ; 2.100      ;
; 0.430 ; i2c:maquina|fstate.ROW                                                                         ; i2c:maquina|fstate.ACK_Estado                                                                  ; clock        ; clock       ; 0.000        ; 0.082      ; 0.698      ;
; 0.434 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.702      ;
; 0.434 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.702      ;
; 0.436 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.704      ;
; 0.440 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.591 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 1.284      ; 2.061      ;
; 0.605 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.873      ;
; 0.607 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.875      ;
; 0.608 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.876      ;
; 0.640 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.908      ;
; 0.643 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.910      ;
; 0.645 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.914      ;
; 0.653 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.920      ;
; 0.657 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.924      ;
; 0.659 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.927      ;
; 0.675 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.942      ;
; 0.676 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.943      ;
; 0.797 ; i2c:maquina|fstate.Oscioso                                                                     ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 0.082      ; 1.065      ;
; 0.959 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.227      ;
; 0.971 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.238      ;
; 0.972 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.241      ;
; 0.978 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.245      ;
; 0.979 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.246      ;
; 0.983 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.250      ;
; 0.984 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.251      ;
; 0.986 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.256      ;
; 0.991 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.259      ;
; 1.080 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.347      ;
; 1.081 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.348      ;
; 1.081 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.348      ;
; 1.085 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.352      ;
; 1.086 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.353      ;
; 1.086 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.353      ;
; 1.092 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.359      ;
; 1.095 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.362      ;
; 1.100 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.367      ;
; 1.105 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.372      ;
; 1.109 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.376      ;
; 1.110 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.377      ;
; 1.112 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.379      ;
; 1.113 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.381      ;
; 1.115 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.382      ;
; 1.118 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.385      ;
; 1.206 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.473      ;
; 1.207 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.474      ;
; 1.211 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.478      ;
; 1.221 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.488      ;
; 1.226 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.493      ;
; 1.235 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.502      ;
; 1.236 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.503      ;
; 1.239 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.506      ;
; 1.240 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.507      ;
; 1.241 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.508      ;
; 1.347 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.614      ;
; 1.362 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.629      ;
; 1.715 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.982      ;
; 1.718 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 0.000        ; -0.809     ; 1.095      ;
; 1.838 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.105      ;
; 1.838 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.105      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.144      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.144      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.144      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.144      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.144      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.144      ;
; 1.877 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.144      ;
; 1.900 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.167      ;
; 1.900 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.167      ;
; 1.900 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.167      ;
; 1.908 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.175      ;
; 1.908 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.175      ;
; 1.908 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.175      ;
; 1.912 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.179      ;
; 1.912 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.179      ;
; 1.912 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.179      ;
; 1.912 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.179      ;
; 1.912 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.179      ;
; 1.975 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 0.000        ; -0.809     ; 1.352      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.187  ; 0.375        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; 0.208  ; 0.396        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; maquina|fstate.Guardar_Dato|clk                                                                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10|datac                                                                                   ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10|combout                                                                                 ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; maquina|fstate.Guardar_dir|clk                                                                 ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst9|datad                                                                                    ;
; 0.381  ; 0.601        ; 0.220          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10~clkctrl|inclk[0]                                                                        ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10~clkctrl|outclk                                                                          ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst9~clkctrl|inclk[0]                                                                         ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst9~clkctrl|outclk                                                                           ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                                                  ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 2.654 ; 2.953 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; SDA       ; clock      ; 0.209 ; -0.071 ; Rise       ; clock           ;
+-----------+------------+-------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Prueba    ; clock      ; 6.601 ; 6.578 ; Rise       ; clock           ;
; SDA       ; clock      ; 6.601 ; 6.578 ; Rise       ; clock           ;
; cout1     ; clock      ; 5.035 ; 5.066 ; Rise       ; clock           ;
; cout2     ; clock      ; 5.481 ; 5.517 ; Rise       ; clock           ;
; cout3     ; clock      ; 8.719 ; 8.826 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.247 ; 4.309 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Prueba    ; clock      ; 6.449 ; 6.426 ; Rise       ; clock           ;
; SDA       ; clock      ; 6.449 ; 6.426 ; Rise       ; clock           ;
; cout1     ; clock      ; 4.946 ; 4.975 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.197 ; 4.260 ; Rise       ; clock           ;
; cout3     ; clock      ; 7.671 ; 7.813 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.197 ; 4.260 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 6.739 ; 6.739 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 6.229 ; 6.259 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; clock      ; 6.608     ; 6.726     ; Rise       ; clock           ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; clock      ; 6.216     ; 6.216     ; Rise       ; clock           ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 195.2 MHz ; 195.2 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -4.123 ; -46.133           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.387 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -37.695                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.123 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.532     ; 2.590      ;
; -4.049 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.532     ; 2.516      ;
; -3.995 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.532     ; 2.462      ;
; -3.927 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.532     ; 2.394      ;
; -3.885 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.532     ; 2.352      ;
; -3.812 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.532     ; 2.279      ;
; -3.778 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.508     ; 3.269      ;
; -3.774 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.508     ; 3.265      ;
; -3.757 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.532     ; 2.224      ;
; -3.693 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.185     ; 2.507      ;
; -3.683 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.532     ; 2.150      ;
; -3.664 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.508     ; 3.155      ;
; -3.650 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.508     ; 3.141      ;
; -3.628 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.185     ; 2.442      ;
; -3.568 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.185     ; 2.382      ;
; -3.548 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.508     ; 3.039      ;
; -3.540 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.508     ; 3.031      ;
; -3.516 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.185     ; 2.330      ;
; -3.454 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.185     ; 2.268      ;
; -3.417 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.508     ; 2.908      ;
; -3.412 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.185     ; 2.226      ;
; -3.412 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.508     ; 2.903      ;
; -3.333 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.185     ; 2.147      ;
; -3.118 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.980     ; 3.137      ;
; -3.111 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.980     ; 3.130      ;
; -2.998 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.980     ; 3.017      ;
; -2.993 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.980     ; 3.012      ;
; -2.986 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.980     ; 3.005      ;
; -2.957 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.980     ; 2.976      ;
; -2.886 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.980     ; 2.905      ;
; -2.879 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.980     ; 2.898      ;
; -2.872 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.980     ; 2.891      ;
; -2.846 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.980     ; 2.865      ;
; -2.782 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.980     ; 2.801      ;
; -2.758 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.980     ; 2.777      ;
; -2.751 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.980     ; 2.770      ;
; -2.743 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.980     ; 2.762      ;
; -2.279 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.979     ; 2.299      ;
; -2.278 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.979     ; 2.298      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.052      ;
; -2.126 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.052      ;
; -2.059 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.985      ;
; -2.059 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.985      ;
; -2.059 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.985      ;
; -2.059 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.985      ;
; -2.059 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.985      ;
; -2.059 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.985      ;
; -2.059 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.985      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.978      ;
; -2.052 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.978      ;
; -1.998 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.924      ;
; -1.998 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.924      ;
; -1.998 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.924      ;
; -1.998 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.924      ;
; -1.998 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.924      ;
; -1.998 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.924      ;
; -1.998 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.924      ;
; -1.998 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.924      ;
; -1.986 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.912      ;
; -1.986 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.912      ;
; -1.986 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.912      ;
; -1.986 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.912      ;
; -1.986 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.912      ;
; -1.986 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.912      ;
; -1.986 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.912      ;
; -1.944 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.979     ; 1.964      ;
; -1.934 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.860      ;
; -1.934 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.860      ;
; -1.934 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.860      ;
; -1.934 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.860      ;
; -1.934 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.860      ;
; -1.934 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.860      ;
; -1.934 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.860      ;
; -1.930 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.856      ;
; -1.930 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.856      ;
; -1.930 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.856      ;
; -1.930 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.856      ;
; -1.930 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.856      ;
; -1.930 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.856      ;
; -1.930 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.856      ;
; -1.930 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.856      ;
; -1.924 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.979     ; 1.944      ;
; -1.888 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.814      ;
; -1.888 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.814      ;
; -1.888 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.814      ;
; -1.888 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.814      ;
; -1.888 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.814      ;
; -1.888 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.814      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.397 ; i2c:maquina|fstate.ROW                                                                         ; i2c:maquina|fstate.ACK_Estado                                                                  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.641      ;
; 0.401 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.645      ;
; 0.404 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.647      ;
; 0.409 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 0.000        ; 1.306      ; 1.886      ;
; 0.422 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 1.306      ; 1.899      ;
; 0.544 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 1.125      ; 1.840      ;
; 0.554 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.797      ;
; 0.558 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.801      ;
; 0.558 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.801      ;
; 0.583 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.827      ;
; 0.584 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.828      ;
; 0.587 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.831      ;
; 0.589 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.835      ;
; 0.598 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.842      ;
; 0.600 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.844      ;
; 0.602 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.846      ;
; 0.604 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.848      ;
; 0.616 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.860      ;
; 0.616 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.860      ;
; 0.726 ; i2c:maquina|fstate.Oscioso                                                                     ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.970      ;
; 0.869 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.113      ;
; 0.876 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.120      ;
; 0.876 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.120      ;
; 0.877 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.121      ;
; 0.878 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.123      ;
; 0.884 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.129      ;
; 0.885 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.129      ;
; 0.887 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.134      ;
; 0.892 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.136      ;
; 0.896 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.140      ;
; 0.896 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.140      ;
; 0.903 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.147      ;
; 0.968 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.212      ;
; 0.975 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.219      ;
; 0.975 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.219      ;
; 0.979 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.223      ;
; 0.983 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.227      ;
; 0.986 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.230      ;
; 0.986 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.230      ;
; 0.986 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.230      ;
; 0.987 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.231      ;
; 0.995 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.239      ;
; 0.995 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.239      ;
; 0.997 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.241      ;
; 0.998 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.242      ;
; 1.002 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.246      ;
; 1.002 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.246      ;
; 1.006 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.250      ;
; 1.006 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.250      ;
; 1.013 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.257      ;
; 1.078 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.322      ;
; 1.085 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.329      ;
; 1.089 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.333      ;
; 1.096 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.340      ;
; 1.105 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.349      ;
; 1.105 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.349      ;
; 1.107 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.351      ;
; 1.112 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.356      ;
; 1.116 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.360      ;
; 1.116 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.360      ;
; 1.206 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.450      ;
; 1.215 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.459      ;
; 1.567 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 0.000        ; -0.743     ; 0.995      ;
; 1.579 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.823      ;
; 1.689 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.933      ;
; 1.689 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.933      ;
; 1.718 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.962      ;
; 1.718 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.962      ;
; 1.718 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.962      ;
; 1.718 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.962      ;
; 1.718 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.962      ;
; 1.718 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.962      ;
; 1.718 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.962      ;
; 1.719 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.963      ;
; 1.719 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.963      ;
; 1.719 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.963      ;
; 1.736 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.980      ;
; 1.736 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.980      ;
; 1.736 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.980      ;
; 1.738 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.982      ;
; 1.738 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.982      ;
; 1.738 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.982      ;
; 1.738 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.982      ;
; 1.738 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.982      ;
; 1.798 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 0.000        ; -0.743     ; 1.226      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.161  ; 0.347        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; 0.197  ; 0.383        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; 0.225  ; 0.411        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ;
; 0.225  ; 0.411        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ;
; 0.225  ; 0.411        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ;
; 0.225  ; 0.411        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ;
; 0.225  ; 0.411        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ;
; 0.225  ; 0.411        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ;
; 0.225  ; 0.411        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ;
; 0.225  ; 0.411        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; 0.307  ; 0.307        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; maquina|fstate.Guardar_Dato|clk                                                                ;
; 0.311  ; 0.311        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10|datac                                                                                   ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10|combout                                                                                 ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; maquina|fstate.Guardar_dir|clk                                                                 ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst9|datad                                                                                    ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10~clkctrl|inclk[0]                                                                        ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10~clkctrl|outclk                                                                          ;
; 0.369  ; 0.587        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ;
; 0.369  ; 0.587        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ;
; 0.369  ; 0.587        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ;
; 0.369  ; 0.587        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ;
; 0.369  ; 0.587        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ;
; 0.369  ; 0.587        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ;
; 0.369  ; 0.587        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ;
; 0.369  ; 0.587        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst9~clkctrl|inclk[0]                                                                         ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst9~clkctrl|outclk                                                                           ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst9|combout                                                                                  ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 2.293 ; 2.502 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 0.250 ; 0.068 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Prueba    ; clock      ; 6.258 ; 6.188 ; Rise       ; clock           ;
; SDA       ; clock      ; 6.258 ; 6.188 ; Rise       ; clock           ;
; cout1     ; clock      ; 4.865 ; 4.873 ; Rise       ; clock           ;
; cout2     ; clock      ; 5.272 ; 5.263 ; Rise       ; clock           ;
; cout3     ; clock      ; 8.149 ; 8.278 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.142 ; 4.193 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Prueba    ; clock      ; 6.121 ; 6.053 ; Rise       ; clock           ;
; SDA       ; clock      ; 6.121 ; 6.053 ; Rise       ; clock           ;
; cout1     ; clock      ; 4.784 ; 4.791 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.098 ; 4.150 ; Rise       ; clock           ;
; cout3     ; clock      ; 7.203 ; 7.363 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.098 ; 4.150 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 6.100 ; 6.099 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 5.735 ; 5.735 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; clock      ; 6.040     ; 6.040     ; Rise       ; clock           ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; clock      ; 5.677     ; 5.782     ; Rise       ; clock           ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -1.885 ; -16.052           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.005 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -31.960                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.885 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.472     ; 1.400      ;
; -1.837 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.472     ; 1.352      ;
; -1.811 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.472     ; 1.326      ;
; -1.769 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.472     ; 1.284      ;
; -1.744 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.472     ; 1.259      ;
; -1.701 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.472     ; 1.216      ;
; -1.671 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.472     ; 1.186      ;
; -1.649 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.313     ; 1.323      ;
; -1.629 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.313     ; 1.303      ;
; -1.627 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.472     ; 1.142      ;
; -1.603 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.785     ; 1.805      ;
; -1.584 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.313     ; 1.258      ;
; -1.555 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.785     ; 1.757      ;
; -1.554 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.313     ; 1.228      ;
; -1.529 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.785     ; 1.731      ;
; -1.522 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.313     ; 1.196      ;
; -1.487 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.785     ; 1.689      ;
; -1.486 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.313     ; 1.160      ;
; -1.462 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.785     ; 1.664      ;
; -1.419 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.313     ; 1.093      ;
; -1.419 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.785     ; 1.621      ;
; -1.389 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.785     ; 1.591      ;
; -1.345 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.785     ; 1.547      ;
; -1.197 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.519     ; 1.665      ;
; -1.169 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.519     ; 1.637      ;
; -1.158 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.519     ; 1.626      ;
; -1.132 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.519     ; 1.600      ;
; -1.130 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.519     ; 1.598      ;
; -1.104 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.519     ; 1.572      ;
; -1.084 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.519     ; 1.552      ;
; -1.070 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.519     ; 1.538      ;
; -1.056 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.519     ; 1.524      ;
; -1.042 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.519     ; 1.510      ;
; -1.018 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.519     ; 1.486      ;
; -0.990 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.519     ; 1.458      ;
; -0.948 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.519     ; 1.416      ;
; -0.920 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.519     ; 1.388      ;
; -0.693 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.518     ; 1.162      ;
; -0.692 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.518     ; 1.161      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.626      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.578      ;
; -0.610 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.555      ;
; -0.610 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.555      ;
; -0.610 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.555      ;
; -0.610 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.555      ;
; -0.610 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.555      ;
; -0.610 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.555      ;
; -0.610 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.555      ;
; -0.607 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.552      ;
; -0.607 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.552      ;
; -0.607 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.552      ;
; -0.607 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.552      ;
; -0.607 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.552      ;
; -0.607 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.552      ;
; -0.607 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.552      ;
; -0.607 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.552      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.535      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.535      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.535      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.535      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.535      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.535      ;
; -0.590 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.535      ;
; -0.565 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.510      ;
; -0.565 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.510      ;
; -0.565 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.510      ;
; -0.565 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.510      ;
; -0.565 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.510      ;
; -0.565 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.510      ;
; -0.565 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.510      ;
; -0.565 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.510      ;
; -0.559 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.518     ; 1.028      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.490      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.490      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.490      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.490      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.490      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.490      ;
; -0.545 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.490      ;
; -0.543 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.518     ; 1.012      ;
; -0.540 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.485      ;
; -0.540 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.485      ;
; -0.540 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.485      ;
; -0.540 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.485      ;
; -0.540 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.485      ;
; -0.540 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.485      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.005 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 0.000        ; 0.856      ; 0.945      ;
; 0.010 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 0.856      ; 0.950      ;
; 0.094 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 0.749      ; 0.927      ;
; 0.190 ; i2c:maquina|fstate.ROW                                                                         ; i2c:maquina|fstate.ACK_Estado                                                                  ; clock        ; clock       ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.319      ;
; 0.201 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.265 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.391      ;
; 0.268 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.394      ;
; 0.291 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.420      ;
; 0.299 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.427      ;
; 0.308 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.434      ;
; 0.308 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.434      ;
; 0.372 ; i2c:maquina|fstate.Oscioso                                                                     ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.498      ;
; 0.440 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.567      ;
; 0.448 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.575      ;
; 0.451 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.578      ;
; 0.455 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.581      ;
; 0.457 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.588      ;
; 0.503 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.629      ;
; 0.504 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.630      ;
; 0.504 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.630      ;
; 0.506 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.632      ;
; 0.507 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.633      ;
; 0.507 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.633      ;
; 0.511 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.637      ;
; 0.514 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.640      ;
; 0.518 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.644      ;
; 0.521 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.647      ;
; 0.523 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.649      ;
; 0.523 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.649      ;
; 0.524 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.653      ;
; 0.569 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.695      ;
; 0.570 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.696      ;
; 0.572 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.698      ;
; 0.577 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.703      ;
; 0.580 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.706      ;
; 0.589 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.715      ;
; 0.589 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.715      ;
; 0.590 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.716      ;
; 0.592 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.718      ;
; 0.592 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.718      ;
; 0.643 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.769      ;
; 0.655 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.781      ;
; 0.780 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.906      ;
; 0.806 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 0.000        ; -0.376     ; 0.514      ;
; 0.838 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.964      ;
; 0.838 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.964      ;
; 0.863 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.989      ;
; 0.881 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.007      ;
; 0.881 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.007      ;
; 0.881 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.007      ;
; 0.882 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.008      ;
; 0.882 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.008      ;
; 0.882 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.008      ;
; 0.890 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.016      ;
; 0.890 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.016      ;
; 0.890 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.016      ;
; 0.890 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.016      ;
; 0.890 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.016      ;
; 0.925 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 0.000        ; -0.376     ; 0.633      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[0] ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[1] ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[2] ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[3] ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[4] ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[5] ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[6] ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_6hj:auto_generated|counter_reg_bit[7] ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[0] ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[1] ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[2] ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[3] ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[4] ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[5] ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_4hj:auto_generated|counter_reg_bit[6] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; -0.048 ; 0.136        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.111  ; 0.111        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10~clkctrl|inclk[0]                                                                        ;
; 0.111  ; 0.111        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10~clkctrl|outclk                                                                          ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst9~clkctrl|inclk[0]                                                                         ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst9~clkctrl|outclk                                                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; maquina|fstate.ACK_Estado|clk                                                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; maquina|fstate.Oscioso|clk                                                                     ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; maquina|fstate.ROW|clk                                                                         ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; maquina|fstate.Guardar_dir|clk                                                                 ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst9|datad                                                                                    ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10|combout                                                                                 ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; maquina|fstate.Guardar_Dato|clk                                                                ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10|datac                                                                                   ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst9|combout                                                                                  ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                                                                    ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                                                  ;
; 0.646  ; 0.862        ; 0.216          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 1.344 ; 1.891 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; SDA       ; clock      ; 0.169 ; -0.386 ; Rise       ; clock           ;
+-----------+------------+-------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Prueba    ; clock      ; 3.531 ; 3.623 ; Rise       ; clock           ;
; SDA       ; clock      ; 3.531 ; 3.623 ; Rise       ; clock           ;
; cout1     ; clock      ; 2.667 ; 2.761 ; Rise       ; clock           ;
; cout2     ; clock      ; 2.849 ; 2.958 ; Rise       ; clock           ;
; cout3     ; clock      ; 4.643 ; 4.596 ; Rise       ; clock           ;
; cout2     ; clock      ; 2.258 ; 2.687 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Prueba    ; clock      ; 3.452 ; 3.542 ; Rise       ; clock           ;
; SDA       ; clock      ; 3.452 ; 3.542 ; Rise       ; clock           ;
; cout1     ; clock      ; 2.622 ; 2.714 ; Rise       ; clock           ;
; cout2     ; clock      ; 2.235 ; 2.663 ; Rise       ; clock           ;
; cout3     ; clock      ; 4.140 ; 4.106 ; Rise       ; clock           ;
; cout2     ; clock      ; 2.235 ; 2.663 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 4.349 ; 4.345 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 3.427 ; 3.427 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; clock      ; 4.408     ; 4.408     ; Rise       ; clock           ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; clock      ; 3.483     ; 3.541     ; Rise       ; clock           ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.712  ; 0.005 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -4.712  ; 0.005 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -53.43  ; 0.0   ; 0.0      ; 0.0     ; -37.695             ;
;  clock           ; -53.430 ; 0.000 ; N/A      ; N/A     ; -37.695             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 2.654 ; 2.953 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 0.250 ; 0.068 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Prueba    ; clock      ; 6.601 ; 6.578 ; Rise       ; clock           ;
; SDA       ; clock      ; 6.601 ; 6.578 ; Rise       ; clock           ;
; cout1     ; clock      ; 5.035 ; 5.066 ; Rise       ; clock           ;
; cout2     ; clock      ; 5.481 ; 5.517 ; Rise       ; clock           ;
; cout3     ; clock      ; 8.719 ; 8.826 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.247 ; 4.309 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Prueba    ; clock      ; 3.452 ; 3.542 ; Rise       ; clock           ;
; SDA       ; clock      ; 3.452 ; 3.542 ; Rise       ; clock           ;
; cout1     ; clock      ; 2.622 ; 2.714 ; Rise       ; clock           ;
; cout2     ; clock      ; 2.235 ; 2.663 ; Rise       ; clock           ;
; cout3     ; clock      ; 4.140 ; 4.106 ; Rise       ; clock           ;
; cout2     ; clock      ; 2.235 ; 2.663 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Prueba        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cout1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cout2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cout3         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Prueba        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; cout1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; cout2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; cout3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-07 V                   ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-07 V                  ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-07 V                    ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-10 s                   ; 7.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-07 V                   ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-10 s                  ; 7.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Prueba        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; cout1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; cout2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; cout3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 393      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 393      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 29 23:45:22 2025
Info: Command: quartus_sta i2c -c i2c
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'i2c.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.712
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.712       -53.430 clock 
Info (332146): Worst-case hold slack is 0.410
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.410         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -37.695 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.123
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.123       -46.133 clock 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.387         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -37.695 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.885
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.885       -16.052 clock 
Info (332146): Worst-case hold slack is 0.005
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.005         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -31.960 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4662 megabytes
    Info: Processing ended: Wed Oct 29 23:45:25 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


