<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='video_dithering.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: video_dithering
    <br/>
    Created: Jun 10, 2012
    <br/>
    Updated: Jun 29, 2013
    <br/>
    SVN Updated: Jun 29, 2013
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Video controller
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The core supplies post-processing for a video signal.
     <br/>
     It reduces the color width while dithering the image to keep the impression of more colors than really exist.
     <br/>
     This reduces banding effects and enhances the quality for the viewer.
     <br/>
     The used method is "Sierra Lite".
     <br/>
     The core is configurable (at compile/synthesis time) in:
     <br/>
     - resolution
     <br/>
     - input color width
     <br/>
     - output color width
     <br/>
     It uses very few ressources.
     <br/>
     Common Full HD Dithering (1920*1080 @ 60hz @ 6 bit from 8 bit source)
     <br/>
     used with many LCD Displays possible on cyclone 2:
     <br/>
     - 120 LE
     <br/>
     - 8kbit Memory (2 M4K Blocks)
     <br/>
     - timing met (~125 Mhz required, ~140 Mhz possible)
     <br/>
     Tested in simulation:
     <br/>
     bmp read -&gt; processing -&gt; written back to bmp
     <br/>
     Tested on hardware using Altera/Terasic DE1:
     <br/>
     - Cyclone 2
     <br/>
     - 640 * 480 @ 60hz
     <br/>
     - Reduction from 8 bit per color to 3 bit per color
    </p>
   </div>
   <div id="d_How to use">
    <h2>
     
     
     How to use
    </h2>
    <p id="p_How to use">
     Simulation
     <br/>
     ----------
     <br/>
     1. Compile both files, containing dither entity and testbench.
     <br/>
     2. Run all
     <br/>
     3. Testbench will stop automatically when the whole image is processed
     <br/>
     4. View Output.bmp for result
     <br/>
     Note: for some reason MS Paint doesn't like the output.bmp
     <br/>
     Just use another programm, e.g. FireFox, IrfanView, MS VisualStudio...
     <br/>
     you should also try:
     <br/>
     - exchange the image in input.bmp
     <br/>
     - change reduced bits per pixel
     <br/>
     <br/>
     Implementation
     <br/>
     --------------
     <br/>
     - The core needs an image stream with 1 pixel(RGB) each clock.
     <br/>
     - You can disable the core if the stream is stopped for some reason.(e.g. VGA offscreen)
     <br/>
     - The core needs the x position of the current sample.
     <br/>
     - You should NOT input the same x position twice in a row
     <br/>
     - Always increase x with each clock cycle or turn the core off.
     <br/>
     - y change is automatically recognized
     <br/>
     - x must increase
     <br/>
     - y can increase or decrease, result may look slightly different but is same quality
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
