 ** Message System Log
 ** Database: 
 ** Date:   Mon Jul 13 10:49:27 2015


****************
Macro Parameters
****************

Name                            : LVDS_CLK_IN
Family                          : PA3
Output Format                   : VHDL
Type                            : Input Buffers
Variation                       : Special
Width                           : 1
Technology                      : LVDS

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      0  Total:  38400   (0.00%)
    IO (W/ clocks)             Used:      2  Total:    147   (1.36%)
    Differential IO            Used:      1  Total:     65   (1.54%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      2   (0.00%)
    RAM/FIFO                   Used:      0  Total:     60   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote VHDL netlist to D:/0_all_libero_project/CERN_LHCb/COMET_TEST/smartgen\LVDS_CLK_IN\LVDS_CLK_IN.vhd.

 ** Log Ended:   Mon Jul 13 10:49:27 2015

