Section info
	value		UM62256
	compatibles	62256
	date		2014-12-18
	version		002
	status		experimental
	author		MBL / Blunk electronic
	memory_type	RAM
	manufacturer	UMC
	write_protect	no
	misc		CE pin commented out, decoding managed by MMU
EndSection


Section port_pin_map NDIP28
	SubSection data
		-- port pin(s)
    		vector inout D[7:0] 19 18 17 16 15 13 12 11
		--Option  serial 8 lsb first --last
		--Option  parallel lsb right --last
		--Option  weak1
	EndSubSection

	SubSection address
		-- port pin(s)
		vector input A[14:0] 1 26 2 23 21 24 25 3 4 5 6 7 8 9 10
		option start_address 1000
		--Option  serial 8 lsb first
		--Option  parallel lsb right
	EndSubSection

	--SubSection address_data
		-- port pin(s)
		--AD[15:0]	10 9 8 7 6 5 4 3 25 24 21 23 2 26 1
		--SDA		4
		--Option  serial 8 lsb first
		--Option  parallel lsb right
	--EndSubSection

	SubSection control
		-- port pin(s)
		--port input CE	20 -- MANAGED BY ADDRESS DECODING LOGIC --MBL
		port input OE 	22
		port input WE 	27
		--SCL	5
	EndSubSection
EndSection

------------------------------------------------------------------------------

Section prog
	SubSection init
		-- step port value
		step 1	ADDR	drive 0000 |	DATA drive FF	|	CTRL drive 11
		step 2	ADDR	drive 0000 |	DATA drive FF	|	CTRL drive 11

		--2	D	D[55h] |	A	DX	|	WE	DH	|	OE	DH	|	CE 	DL
	EndSubSection

	SubSection write
		--Option wordcount 1
		--Option 
		-- step port value
		step 1	ADDR	drive ATG	|	DATA drive ATG	|	CTRL drive 10
		step 2	ADDR	drive ATG	|	DATA drive ATG	|	CTRL drive 11
	EndSubSection

--	SubSection idle
--		-- step port value
--		step 1	ADDR	drive 0000	|	DATA drive Z	|	CTRL drive 11
--	EndSubSection

	SubSection read
		-- step port value
		step 1	ADDR	drive ATG	|	DATA drive Z	|	CTRL drive 01
		step 2	ADDR	drive ATG	|	DATA expect ATG	|	CTRL drive 01
	EndSubSection

	SubSection disable
		-- step port value
		step 1	ADDR	drive 0000 |	DATA drive FF	|	CTRL drive 11
	EndSubSection
	
EndSection
