// Seed: 2571931059
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output wor id_2,
    input uwire id_3,
    input wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    input wor id_7
);
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd14
) (
    input  wire id_0,
    output tri0 id_1
);
  wire _id_3;
  localparam id_4 = (1 == 1);
  and primCall (id_1, id_0, id_6, id_7, id_5, id_4, id_8);
  logic [id_3 : -1] id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
