module ID_EX(
    input clk,
    input rst,
    // Data from Registers/PC
    input [15:0] reg_data1_in,
    input [15:0] reg_data2_in,
    input [15:0] imm_in,
    // Control Signals from Control Unit
    input reg_write_in,
    input mem_to_reg_in,
    input mem_read_in,
    input mem_write_in,
    input [1:0] alu_op_in,
    input alu_src_in,

    output reg [15:0] reg_data1_out,
    output reg [15:0] reg_data2_out,
    output reg [15:0] imm_out,
    output reg reg_write_out,
    output reg mem_to_reg_out,
    output reg mem_read_out,
    output reg mem_write_out,
    output reg [1:0] alu_op_out,
    output reg alu_src_out
);
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            reg_data1_out <= 0; reg_data2_out <= 0; imm_out <= 0;
            reg_write_out <= 0; mem_to_reg_out <= 0;
            mem_read_out <= 0; mem_write_out <= 0;
            alu_op_out <= 0; alu_src_out <= 0;
        end else begin
            reg_data1_out <= reg_data1_in;
            reg_data2_out <= reg_data2_in;
            imm_out <= imm_in;
            reg_write_out <= reg_write_in;
            mem_to_reg_out <= mem_to_reg_in;
            mem_read_out <= mem_read_in;
            mem_write_out <= mem_write_in;
            alu_op_out <= alu_op_in;
            alu_src_out <= alu_src_in;
        end
    end
endmodule