# -------------------------------------------------------------------------- #
#
# Copyright (C) 2025  Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Altera and sold by Altera or its authorized distributors.  Please
# refer to the Altera Software License Subscription Agreements 
# on the Quartus Prime software download page.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
# Date created = 16:34:38  August 21, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY Main2ahoraespersonal
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:34:38  AUGUST 21, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "24.1std.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ns" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH tb_prog_ram -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME RegisterBank_Sim -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id RegisterBank_Sim
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME tb_registerbank -section_id RegisterBank_Sim
set_global_assignment -name EDA_TEST_BENCH_NAME tb_prog_ram -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id tb_prog_ram
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME tb_prog_ram -section_id tb_prog_ram
set_global_assignment -name EDA_TEST_BENCH_NAME tb_ifu_with_mem -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id tb_ifu_with_mem
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME tb_ifu_with_mem -section_id tb_ifu_with_mem
set_global_assignment -name EDA_TEST_BENCH_FILE tb_registerbank.v -section_id RegisterBank_Sim
set_global_assignment -name EDA_TEST_BENCH_FILE tb_prog_ram.v -section_id tb_prog_ram
set_global_assignment -name EDA_TEST_BENCH_FILE tb_ifu_with_mem.v -section_id tb_ifu_with_mem
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name BDF_FILE Register.bdf
set_global_assignment -name BDF_FILE W.bdf
set_global_assignment -name BDF_FILE S3S4_RE.bdf
set_global_assignment -name BDF_FILE latch_decode.bdf
set_global_assignment -name VERILOG_FILE ../src/pipeline_control.v
set_global_assignment -name VERILOG_FILE ../src/latch_s4_s5.v
set_global_assignment -name VERILOG_FILE ../src/latch_s3_s4.v
set_global_assignment -name VERILOG_FILE ../src/latch_if_id.v
set_global_assignment -name VERILOG_FILE ../src/latch_id_s3.v
set_global_assignment -name VERILOG_FILE ../src/mux3_2_32.v
set_global_assignment -name BDF_FILE IFU.bdf
set_global_assignment -name VERILOG_FILE ../src/Address_Builder.v
set_global_assignment -name VERILOG_FILE ../src/OperandBuilder.v
set_global_assignment -name VERILOG_FILE ../src/decoder.v
set_global_assignment -name VERILOG_FILE ../tb/tb_registerbank.v
set_global_assignment -name VERILOG_FILE ../tb/tb_prog_ram.v
set_global_assignment -name VERILOG_FILE ../tb/tb_ifu_with_mem.v
set_global_assignment -name VERILOG_FILE ../src/reg32.v
set_global_assignment -name VERILOG_FILE ../src/prog_ram_bb.v
set_global_assignment -name VERILOG_FILE ../src/mux2_1_32.v
set_global_assignment -name VERILOG_FILE ../src/alu.v
set_global_assignment -name VERILOG_FILE ../src/adder4.v
set_global_assignment -name BDF_FILE uc_top.bdf
set_global_assignment -name QIP_FILE prog_ram.qip
set_global_assignment -name VERILOG_FILE ../src/RegisterBank.v
set_global_assignment -name MIF_FILE ../mem/prog_ram_test.mif
set_global_assignment -name BDF_FILE Main.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform1.vwf
set_global_assignment -name QIP_FILE memo_ram.qip
set_global_assignment -name BDF_FILE test1.bdf
set_global_assignment -name VERILOG_FILE ../src/logicload.v
set_global_assignment -name VERILOG_FILE ../src/regwrite_ctrl.v
set_global_assignment -name QIP_FILE data_ram.qip
set_global_assignment -name QIP_FILE data_ram32.qip
set_global_assignment -name VERILOG_FILE ../src/loadstore_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/AddrSelect1.v
set_global_assignment -name VERILOG_FILE ../src/RsSelect.v
set_global_assignment -name VERILOG_FILE ../src/AddrSelect.v
set_global_assignment -name VERILOG_FILE ../src/DataSelect.v
set_global_assignment -name VERILOG_FILE ../src/logicstore.v
set_global_assignment -name VERILOG_FILE resta_dos.v
set_global_assignment -name BDF_FILE Main2ahoraespersonal.bdf
set_global_assignment -name QIP_FILE PLL.qip
set_global_assignment -name QIP_FILE PLL2.qip
set_global_assignment -name VERILOG_FILE PLL22.v
set_global_assignment -name VERILOG_FILE FMiche.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform2.vwf
set_global_assignment -name VERILOG_FILE ../src/reg32_enable.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform3.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform_Miche.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform4.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform5.vwf
set_global_assignment -name VERILOG_FILE ../src/register_2c_7b.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top