A Verilog project to detect a binary bit sequence from an input, using Finite State Machine theory and implementations. The input is binary "0" and "1", and the desired sequence is "10010110".
![schem](https://user-images.githubusercontent.com/24211198/166395364-b34f7c49-0e87-49e4-9120-10c54ae62ff2.JPG)
*Implemented schematic of Verilog code as extracted from Xilinx Vivado*
