$date
	Mon Jan 10 19:00:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_dualedge $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_dualedge $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_dualedge $end
$scope module U0 $end
$var wire 1 # D $end
$upscope $end
$upscope $end
$scope module tb_dualedge $end
$scope module U0 $end
$var wire 1 $ Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
0"
0!
$end
#5
0$
1!
#10
0!
#15
1!
#20
1"
0!
#25
1#
1!
#30
1$
0!
#35
1!
#40
0#
0!
#45
0$
1!
#50
0!
#55
1!
#60
0!
#65
1#
1!
#70
1$
0!
#75
1!
#80
0!
#85
1!
