#pragma once

/*
 * PS4Delta : PS4 emulation and research project
 *
 * GCN (Sea Islands / GFX7, the PS4 Liverpool ISA) instruction decoder. Decodes
 * the variable-length 32-bit instruction stream into a flat instruction list
 * (`Program`) that the resource tracker and the SPIR-V translator consume.
 *
 * Instruction-family constants and operand field layouts:
 * https://docs.amd.com/v/u/en-US/sea-islands-instruction-set-architecture_0
 * https://github.com/torvalds/linux/blob/master/drivers/gpu/drm/amd/include/asic_reg/gca/gfx_7_2_enum.h
 */

#include <cstdint>
#include <memory>
#include <vector>

namespace gpu::gcn {

enum class IsaMode : uint8_t { kBase, kNeo };

// Instruction encoding families (top-bit dispatch). Determines operand layout
// and whether a 32-bit literal/inline constant dword follows.
enum class Enc : uint8_t {
  kUnknown,
  kSop1,
  kSop2,
  kSopk,
  kSopc,
  kSopp,  // scalar ALU
  kSmrd,  // scalar memory (loads V#/T# tables)
  kVop1,
  kVop2,
  kVop3,
  kVop3p,
  kVopc,    // vector ALU
  kVintrp,  // interpolation
  kDs,      // LDS/GDS
  kMubuf,
  kMtbuf,  // buffer load/store (vertex fetch via V#)
  kMimg,   // image sample/load/store (uses T#/S#)
  kExp,    // export (PS color / VS position out)
  kFlat,   // RDNA flat/global/scratch memory
};

enum class InstExtension : uint8_t {
  kNone,
  kLiteral,
  kSdwa,
  kDpp,
  kDpp8,
  kDpp8Fi,
};

struct Inst {
  IsaMode isa = IsaMode::kBase;
  Enc enc = Enc::kUnknown;
  uint32_t opcode = 0;   // encoding-relative opcode
  uint32_t raw[5] = {};  // largest base encoding: RDNA MIMG with NSA=3
  uint32_t size = 1;     // length in dwords (incl. literal)
  uint32_t pc = 0;       // dword offset within the program
  bool has_literal = false;
  uint32_t literal = 0;
  InstExtension extension = InstExtension::kNone;
};

// A decoded shader: the flat instruction list in program order.
using Program = std::vector<Inst>;

// Where an SMRD scalar load takes its offset from, and in what units. The
// three forms do NOT share units, and reading a descriptor table at the wrong
// stride resolves a T#/V# out of whatever else the buffer holds:
//   IMM=1               OFFSET is an 8-bit DWORD offset.
//   IMM=0, OFFSET=0xFF  a trailing 32-bit literal, also a DWORD offset (the
//                       Sea Islands wide-offset form; LLVM encodes it through
//                       the same byte>>2 conversion as the 8-bit field).
//                       CHALLENGED AND LEFT ALONE 2026-08-05. The ISA prose
//                       for IMM=0 ("the index of an SGPR soffset", and soffset
//                       is a BYTE offset) reads as though the literal were
//                       bytes; implementing that and measuring found NO
//                       difference -- SotC reports 64 unresolved bindings
//                       either way in its in-game state -- so the metric does
//                       not discriminate and the dword reading stays as the
//                       validated status quo (it took the MENU's misses 64->0).
//                       If you revisit this, find a case that separates them
//                       first; the texmiss count alone will not.
//   IMM=0 otherwise     OFFSET names an SGPR holding a BYTE offset.
struct SmrdOffset {
  uint32_t dwords = 0;    // resolved offset, when it is not in an SGPR
  uint32_t sgpr = 0;      // SGPR index carrying a byte offset
  bool in_sgpr = false;   // read `sgpr` instead of `dwords`
};

inline SmrdOffset DecodeSmrdOffset(const Inst& inst) {
  const uint32_t w = inst.raw[0], field = w & 0xFF;
  SmrdOffset o;
  if ((w >> 8) & 1)
    o.dwords = field;
  else if (field == 0xFF && inst.has_literal)
    o.dwords = inst.literal;
  else {
    o.in_sgpr = true;
    o.sgpr = field;
  }
  return o;
}

// Decode a GCN program. `code` points at the bytecode (guest, host-readable),
// `max_dwords` bounds the scan (use CodeLength() / the BinaryInfo length).
// s_endpgm is a basic-block terminator, not an end-of-stream marker: with
// stop_at_endpgm=false the whole program is decoded so blocks reached only
// after an early-out s_endpgm are still lifted. stop_at_endpgm=true stops at
// the first s_endpgm for callers without a reliable length bound.
IsaMode DefaultIsaMode();
void SetDefaultIsaMode(IsaMode mode);

Program Decode(const uint32_t* code,
               uint32_t max_dwords,
               bool stop_at_endpgm = true,
               IsaMode mode = DefaultIsaMode());

// Recover the real GCN code length (in dwords) from the trailing Gnm
// ShaderBinaryInfo ("OrbShdr") footer that the Orbis toolchain appends after
// the bytecode. Returns 0 if no footer is found within `max_dwords`.
uint32_t CodeLength(const uint32_t* code, uint32_t max_dwords);

// Decode a shader bounded by its real code length (from the OrbShdr footer) so
// an early-out s_endpgm does not truncate the stream. Falls back to the
// stop-at-first-endpgm scan when no footer is present (e.g. a driver-generated
// sub-shader), which never over-reads into the footer/padding.
Program DecodeShader(const uint32_t* code,
                     uint32_t max_dwords,
                     IsaMode mode = DefaultIsaMode());

// Mark instructions reachable from the entry block. Shader binaries may
// contain footer padding after an early s_endpgm; decoded dead data must not
// influence translation or resource planning.
std::vector<uint8_t> ComputeReachability(const Program& program);

// Shared, cached DecodeShader for per-draw analysis (resource tracking runs on
// every draw; decoding 4K dwords each time is measurable). The cache key is the
// guest address; entries revalidate against a hash of the code so an in-place
// shader rewrite is picked up. Returns a shared_ptr so entries stay valid even
// if the cache evicts. Not thread-safe: callers already serialize on the
// command-processor lock.
std::shared_ptr<const Program> CachedProgram(uint64_t addr,
                                             uint32_t max_dwords);

// Content hash of the shader at `addr`, covering its instructions only: the
// footer-bounded body, or, for a shader the guest generates at runtime and has
// no footer, up to its terminator. Lets a cache key name the CODE rather than
// the address it happens to sit at, which matters for shaders a title emits
// into scratch memory per draw. Cached per address per generation, as
// CachedProgram is.
uint64_t CachedCodeHash(uint64_t addr, uint32_t max_dwords);

// Does this program transfer to a fetch shader (s_swappc_b64)? The fetch
// pointer convention parks the target in s[0:1], but s[0:1] holds SOMETHING in
// every VS -- SotC keeps its per-draw shader-resource-table pointer there --
// so the only ground truth for "s0:s1 is a fetch shader" is the call itself.
// Treating the pointee as code without this check hashed live constant data
// into the recompile-cache key (a fresh key nearly every draw, 95% of all
// misses) and let ParseFetch read phantom vertex attributes out of it.
bool CallsFetchShader(const Program& program);

// Advance the CachedProgram revalidation generation (call once per frame, from
// the command processor's end-of-frame). Entries revalidate their code hash at
// most once per generation; repeat lookups within a frame are pure map hits.
// Shader uploads happen between frames, so a same-address rewrite is still
// picked up on the next frame's first use.
void NextProgramCacheGeneration();

// Mnemonics and full disassembly live in gcn_disasm.h.

}  // namespace gpu::gcn
