verilog xil_defaultlib --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/ec67/hdl" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/5bb9/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/70fd/hdl" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/f90c/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/6180/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/a08d/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/0a8d/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/0000/hdl/verilog" \
"../../../bd/VISION/ip/VISION_processing_system7_0_0/sim/VISION_processing_system7_0_0.v" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/sim/bd_a547.v" \

sv xil_defaultlib --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/ec67/hdl" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/5bb9/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/70fd/hdl" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/f90c/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/6180/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/a08d/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/0a8d/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/0000/hdl/verilog" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_10/sim/bd_a547_s00a2s_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_16/sim/bd_a547_m00s2a_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_23/sim/bd_a547_m01s2a_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_30/sim/bd_a547_m02s2a_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_36/sim/bd_a547_m02e_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_31/sim/bd_a547_m02arn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_32/sim/bd_a547_m02rn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_33/sim/bd_a547_m02awn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_34/sim/bd_a547_m02wn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_35/sim/bd_a547_m02bn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_29/sim/bd_a547_m01e_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_24/sim/bd_a547_m01arn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_25/sim/bd_a547_m01rn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_26/sim/bd_a547_m01awn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_27/sim/bd_a547_m01wn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_28/sim/bd_a547_m01bn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_22/sim/bd_a547_m00e_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_17/sim/bd_a547_m00arn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_18/sim/bd_a547_m00rn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_19/sim/bd_a547_m00awn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_20/sim/bd_a547_m00wn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_21/sim/bd_a547_m00bn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_11/sim/bd_a547_sarn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_12/sim/bd_a547_srn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_13/sim/bd_a547_sawn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_14/sim/bd_a547_swn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_15/sim/bd_a547_sbn_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_7/sim/bd_a547_s00mmu_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_8/sim/bd_a547_s00tr_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_9/sim/bd_a547_s00sic_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_2/sim/bd_a547_arsw_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_3/sim/bd_a547_rsw_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_4/sim/bd_a547_awsw_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_5/sim/bd_a547_wsw_0.sv" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_6/sim/bd_a547_bsw_0.sv" \

verilog xlconstant_v1_1_5 --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/ec67/hdl" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/5bb9/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/70fd/hdl" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/f90c/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/6180/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/a08d/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/0a8d/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/0000/hdl/verilog" \
"../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/ec67/hdl" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/5bb9/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/70fd/hdl" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/f90c/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/6180/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/a08d/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/0a8d/hdl/verilog" --include "../../../../Vision_Project.srcs/sources_1/bd/VISION/ipshared/0000/hdl/verilog" \
"../../../bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_0/sim/bd_a547_one_0.v" \
"../../../bd/VISION/ip/VISION_axi_smc_0/sim/VISION_axi_smc_0.v" \
"../../../bd/VISION/ip/VISION_driver_block_design_0_0/ipshared/65d9/mean_machine_module.v" \
"../../../bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_mean_machine_module_0_0/sim/driver_block_design_mean_machine_module_0_0.v" \
"../../../bd/VISION/ip/VISION_driver_block_design_0_0/ipshared/9a03/sout_module.v" \
"../../../bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_0_0/sim/driver_block_design_sout_module_0_0.v" \
"../../../bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_sout_module_1_0/sim/driver_block_design_sout_module_1_0.v" \
"../../../bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_xlconstant_0_0/sim/driver_block_design_xlconstant_0_0.v" \
"../../../../Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" \
"../../../bd/VISION/ip/VISION_driver_block_design_0_0/src/driver_block_design_interrupt_0_0/sim/driver_block_design_interrupt_0_0.v" \
"../../../bd/VISION/ipshared/e0eb/sim/driver_block_design.v" \
"../../../bd/VISION/ip/VISION_driver_block_design_0_0/sim/VISION_driver_block_design_0_0.v" \
"../../../bd/VISION/ip/VISION_driver_block_design_0_bram_0/sim/VISION_driver_block_design_0_bram_0.v" \
"../../../bd/VISION/ip/VISION_driver_block_design_0_bram_0_0/sim/VISION_driver_block_design_0_bram_0_0.v" \
"../../../bd/VISION/ip/VISION_xbar_0/sim/VISION_xbar_0.v" \
"../../../bd/VISION/sim/VISION.v" \
"../../../bd/VISION/ip/VISION_system_ila_0_0/bd_0/sim/bd_30ff.v" \
"../../../bd/VISION/ip/VISION_system_ila_0_0/bd_0/ip/ip_0/sim/bd_30ff_ila_lib_0.v" \
"../../../bd/VISION/ip/VISION_system_ila_0_0/sim/VISION_system_ila_0_0.v" \
"../../../bd/VISION/ip/VISION_xlslice_0_0/sim/VISION_xlslice_0_0.v" \
"../../../bd/VISION/ip/VISION_auto_pc_0/sim/VISION_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
