{
  "design": {
    "design_info": {
      "boundary_crc": "0xD00E6249FA6C7EE1",
      "device": "xc7z010clg225-1",
      "gen_directory": "../../../../pluto.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "sys_ps7": "",
      "sys_concat_intc": "",
      "sys_rstgen": "",
      "axi_spi": "",
      "GND_1": "",
      "axi_iic_main": "",
      "axi_cpu_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {}
      },
      "axi_ad9361": "",
      "axi_ad9361_dac_dma": "",
      "tx_fir_interpolator": {
        "cdc_sync_active": "",
        "rate_gen": "",
        "fir_interpolation_0": "",
        "logic_and_0": "",
        "out_mux_0": "",
        "fir_interpolation_1": "",
        "logic_and_1": "",
        "out_mux_1": ""
      },
      "VCC_1": "",
      "GND_32": "",
      "interp_slice": "",
      "tx_upack": "",
      "axi_ad9361_adc_dma": "",
      "rx_fir_decimator": {
        "cdc_sync_active": "",
        "fir_decimation_0": "",
        "out_mux_0": "",
        "fir_decimation_1": "",
        "out_mux_1": ""
      },
      "decim_slice": "",
      "cpack": "",
      "logic_or": ""
    },
    "interface_ports": {
      "ddr": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "fixed_io": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "iic_main": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "spi0_csn_2_o": {
        "direction": "O"
      },
      "spi0_csn_1_o": {
        "direction": "O"
      },
      "spi0_csn_0_o": {
        "direction": "O"
      },
      "spi0_csn_i": {
        "direction": "I"
      },
      "spi0_clk_i": {
        "direction": "I"
      },
      "spi0_clk_o": {
        "direction": "O"
      },
      "spi0_sdo_i": {
        "direction": "I"
      },
      "spi0_sdo_o": {
        "direction": "O"
      },
      "spi0_sdi_i": {
        "direction": "I"
      },
      "gpio_i": {
        "direction": "I",
        "left": "16",
        "right": "0"
      },
      "gpio_o": {
        "direction": "O",
        "left": "16",
        "right": "0"
      },
      "gpio_t": {
        "direction": "O",
        "left": "16",
        "right": "0"
      },
      "spi_csn_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "spi_csn_i": {
        "direction": "I"
      },
      "spi_clk_i": {
        "direction": "I"
      },
      "spi_clk_o": {
        "direction": "O"
      },
      "spi_sdo_i": {
        "direction": "I"
      },
      "spi_sdo_o": {
        "direction": "O"
      },
      "spi_sdi_i": {
        "direction": "I"
      },
      "rx_clk_in": {
        "direction": "I"
      },
      "rx_frame_in": {
        "direction": "I"
      },
      "rx_data_in": {
        "direction": "I",
        "left": "11",
        "right": "0"
      },
      "tx_clk_out": {
        "direction": "O"
      },
      "tx_frame_out": {
        "direction": "O"
      },
      "tx_data_out": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "enable": {
        "direction": "O"
      },
      "txnrx": {
        "direction": "O"
      },
      "up_enable": {
        "direction": "I"
      },
      "up_txnrx": {
        "direction": "I"
      }
    },
    "components": {
      "sys_ps7": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "system_sys_ps7_0",
        "xci_path": "ip/system_sys_ps7_0/system_sys_ps7_0.xci",
        "inst_hier_path": "sys_ps7",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "2"
          },
          "PCW_DQS_WIDTH": {
            "value": "2"
          },
          "PCW_DQ_WIDTH": {
            "value": "16"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "1"
          },
          "PCW_EN_SPI0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.0"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.0"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "17"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "17"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "REVERSE"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "32"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#UART 1#UART 1#GPIO#GPIO#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#GPIO#GPIO#Unbonded#Unbonded#USB Reset#GPIO"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#tx#rx#gpio[14]#gpio[15]#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#gpio[48]#gpio[49]#Unbonded#Unbonded#reset#gpio[53]"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg225"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI0_SPI0_IO": {
            "value": "EMIO"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666666"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 12 .. 13"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.241"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.240"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.048"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.050"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 52"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP1"
          },
          "S_AXI_HP2": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP2"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "sys_concat_intc": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_sys_concat_intc_0",
        "xci_path": "ip/system_sys_concat_intc_0/system_sys_concat_intc_0.xci",
        "inst_hier_path": "sys_concat_intc",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          }
        }
      },
      "sys_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_rstgen_0",
        "xci_path": "ip/system_sys_rstgen_0/system_sys_rstgen_0.xci",
        "inst_hier_path": "sys_rstgen",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_spi": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "system_axi_spi_0",
        "xci_path": "ip/system_axi_spi_0/system_axi_spi_0.xci",
        "inst_hier_path": "axi_spi",
        "parameters": {
          "C_NUM_SS_BITS": {
            "value": "1"
          },
          "C_SCK_RATIO": {
            "value": "8"
          },
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "GND_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_GND_1_0",
        "xci_path": "ip/system_GND_1_0/system_GND_1_0.xci",
        "inst_hier_path": "GND_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_iic_main": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "system_axi_iic_main_0",
        "xci_path": "ip/system_axi_iic_main_0/system_axi_iic_main_0.xci",
        "inst_hier_path": "axi_iic_main"
      },
      "axi_cpu_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/system_axi_cpu_interconnect_0/system_axi_cpu_interconnect_0.xci",
        "inst_hier_path": "axi_cpu_interconnect",
        "xci_name": "system_axi_cpu_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_xbar_0",
            "xci_path": "ip/system_xbar_0/system_xbar_0.xci",
            "inst_hier_path": "axi_cpu_interconnect/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_0",
                "xci_path": "ip/system_auto_pc_0/system_auto_pc_0.xci",
                "inst_hier_path": "axi_cpu_interconnect/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_cpu_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_cpu_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "axi_cpu_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_ad9361": {
        "vlnv": "analog.com:user:axi_ad9361:1.0",
        "xci_name": "system_axi_ad9361_0",
        "xci_path": "ip/system_axi_ad9361_0/system_axi_ad9361_0.xci",
        "inst_hier_path": "axi_ad9361",
        "parameters": {
          "ADC_INIT_DELAY": {
            "value": "21"
          },
          "CMOS_OR_LVDS_N": {
            "value": "1"
          },
          "ID": {
            "value": "0"
          },
          "MODE_1R1T": {
            "value": "0"
          }
        }
      },
      "axi_ad9361_dac_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "system_axi_ad9361_dac_dma_0",
        "xci_path": "ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0.xci",
        "inst_hier_path": "axi_ad9361_dac_dma",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "AXI_SLICE_SRC": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "true"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "64"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          }
        },
        "interface_ports": {
          "m_src_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_src_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x1FFFFFFF",
              "width": "29"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_src_axi": {
              "range": "512M",
              "width": "29"
            }
          }
        }
      },
      "tx_fir_interpolator": {
        "ports": {
          "aclk": {
            "direction": "I"
          },
          "active": {
            "direction": "I"
          },
          "out_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "pulse_width": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "load_config": {
            "direction": "I"
          },
          "dac_valid_0": {
            "direction": "I"
          },
          "dac_enable_0": {
            "direction": "I"
          },
          "valid_out_0": {
            "direction": "O"
          },
          "enable_out_0": {
            "direction": "O"
          },
          "data_in_0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_out_0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dac_valid_1": {
            "direction": "I"
          },
          "dac_enable_1": {
            "direction": "I"
          },
          "valid_out_1": {
            "direction": "O"
          },
          "enable_out_1": {
            "direction": "O"
          },
          "data_in_1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_out_1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "cdc_sync_active": {
            "vlnv": "xilinx.com:module_ref:sync_bits:1.0",
            "xci_name": "system_cdc_sync_active_0",
            "xci_path": "ip/system_cdc_sync_active_0/system_cdc_sync_active_0.xci",
            "inst_hier_path": "tx_fir_interpolator/cdc_sync_active",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sync_bits",
              "boundary_crc": "0x0"
            },
            "ports": {
              "in_bits": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "out_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "out_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "out_resetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axi_ad9361_0_l_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "out_bits": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            }
          },
          "rate_gen": {
            "vlnv": "xilinx.com:module_ref:util_pulse_gen:1.0",
            "xci_name": "system_rate_gen_0",
            "xci_path": "ip/system_rate_gen_0/system_rate_gen_0.xci",
            "inst_hier_path": "tx_fir_interpolator/rate_gen",
            "parameters": {
              "PULSE_PERIOD": {
                "value": "7"
              },
              "PULSE_WIDTH": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "util_pulse_gen",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axi_ad9361_0_l_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "pulse_width": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "pulse_period": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "load_config": {
                "direction": "I"
              },
              "pulse": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "pulse_counter": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "fir_interpolation_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_interpolation_0_0",
            "xci_path": "ip/system_fir_interpolation_0_0/system_fir_interpolation_0_0.xci",
            "inst_hier_path": "tx_fir_interpolator/fir_interpolation_0",
            "parameters": {
              "Clock_Frequency": {
                "value": "61.44"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../../../../../../hdl/library/util_fir_int/coefile_int.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "9"
              },
              "Data_Fractional_Bits": {
                "value": "15"
              },
              "Decimation_Rate": {
                "value": "1"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Interpolation"
              },
              "Interpolation_Rate": {
                "value": "8"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Symmetric_Rounding_to_Zero"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "7.68"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "logic_and_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "system_logic_and_0_0",
            "xci_path": "ip/system_logic_and_0_0/system_logic_and_0_0.xci",
            "inst_hier_path": "tx_fir_interpolator/logic_and_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "out_mux_0": {
            "vlnv": "xilinx.com:module_ref:ad_bus_mux:1.0",
            "xci_name": "system_out_mux_0_0",
            "xci_path": "ip/system_out_mux_0_0/system_out_mux_0_0.xci",
            "inst_hier_path": "tx_fir_interpolator/out_mux_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "16"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ad_bus_mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "select_path": {
                "direction": "I"
              },
              "valid_in_0": {
                "direction": "I",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "enable_in_0": {
                "direction": "I"
              },
              "data_in_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_in_1": {
                "direction": "I",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "enable_in_1": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_out": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "enable_out": {
                "direction": "O"
              },
              "data_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "fir_interpolation_1": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_interpolation_1_0",
            "xci_path": "ip/system_fir_interpolation_1_0/system_fir_interpolation_1_0.xci",
            "inst_hier_path": "tx_fir_interpolator/fir_interpolation_1",
            "parameters": {
              "Clock_Frequency": {
                "value": "61.44"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../../../../../../hdl/library/util_fir_int/coefile_int.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "9"
              },
              "Data_Fractional_Bits": {
                "value": "15"
              },
              "Decimation_Rate": {
                "value": "1"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Interpolation"
              },
              "Interpolation_Rate": {
                "value": "8"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Symmetric_Rounding_to_Zero"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "7.68"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "logic_and_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "system_logic_and_1_0",
            "xci_path": "ip/system_logic_and_1_0/system_logic_and_1_0.xci",
            "inst_hier_path": "tx_fir_interpolator/logic_and_1",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "out_mux_1": {
            "vlnv": "xilinx.com:module_ref:ad_bus_mux:1.0",
            "xci_name": "system_out_mux_1_0",
            "xci_path": "ip/system_out_mux_1_0/system_out_mux_1_0.xci",
            "inst_hier_path": "tx_fir_interpolator/out_mux_1",
            "parameters": {
              "DATA_WIDTH": {
                "value": "16"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ad_bus_mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "select_path": {
                "direction": "I"
              },
              "valid_in_0": {
                "direction": "I",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "enable_in_0": {
                "direction": "I"
              },
              "data_in_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_in_1": {
                "direction": "I",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "enable_in_1": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_out": {
                "direction": "O"
              },
              "enable_out": {
                "direction": "O"
              },
              "data_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "cdc_sync_active/out_clk",
              "rate_gen/clk",
              "fir_interpolation_0/aclk",
              "fir_interpolation_1/aclk"
            ]
          },
          "active_1": {
            "ports": [
              "active",
              "cdc_sync_active/in_bits"
            ]
          },
          "cdc_sync_active_out_bits": {
            "ports": [
              "cdc_sync_active/out_bits",
              "rate_gen/rstn",
              "out_mux_0/select_path",
              "out_mux_1/select_path"
            ]
          },
          "dac_enable_0_1": {
            "ports": [
              "dac_enable_0",
              "out_mux_0/enable_in_1",
              "out_mux_0/enable_in_0"
            ]
          },
          "dac_enable_1_1": {
            "ports": [
              "dac_enable_1",
              "out_mux_1/enable_in_1",
              "out_mux_1/enable_in_0"
            ]
          },
          "dac_valid_0_1": {
            "ports": [
              "dac_valid_0",
              "logic_and_0/Op2",
              "out_mux_0/valid_in_0"
            ]
          },
          "dac_valid_1_1": {
            "ports": [
              "dac_valid_1",
              "logic_and_1/Op2",
              "out_mux_1/valid_in_0"
            ]
          },
          "data_in_0_1": {
            "ports": [
              "data_in_0",
              "fir_interpolation_0/s_axis_data_tdata",
              "out_mux_0/data_in_0"
            ]
          },
          "data_in_1_1": {
            "ports": [
              "data_in_1",
              "fir_interpolation_1/s_axis_data_tdata",
              "out_mux_1/data_in_0"
            ]
          },
          "fir_interpolation_0_m_axis_data_tdata": {
            "ports": [
              "fir_interpolation_0/m_axis_data_tdata",
              "out_mux_0/data_in_1"
            ]
          },
          "fir_interpolation_1_m_axis_data_tdata": {
            "ports": [
              "fir_interpolation_1/m_axis_data_tdata",
              "out_mux_1/data_in_1"
            ]
          },
          "load_config_1": {
            "ports": [
              "load_config",
              "rate_gen/load_config"
            ]
          },
          "logic_and_0_Res": {
            "ports": [
              "logic_and_0/Res",
              "fir_interpolation_0/s_axis_data_tvalid"
            ]
          },
          "logic_and_1_Res": {
            "ports": [
              "logic_and_1/Res",
              "fir_interpolation_1/s_axis_data_tvalid"
            ]
          },
          "out_mux_0_data_out": {
            "ports": [
              "out_mux_0/data_out",
              "data_out_0"
            ]
          },
          "out_mux_0_enable_out": {
            "ports": [
              "out_mux_0/enable_out",
              "enable_out_0"
            ]
          },
          "out_mux_0_valid_out": {
            "ports": [
              "out_mux_0/valid_out",
              "valid_out_0"
            ]
          },
          "out_mux_1_data_out": {
            "ports": [
              "out_mux_1/data_out",
              "data_out_1"
            ]
          },
          "out_mux_1_enable_out": {
            "ports": [
              "out_mux_1/enable_out",
              "enable_out_1"
            ]
          },
          "out_mux_1_valid_out": {
            "ports": [
              "out_mux_1/valid_out",
              "valid_out_1"
            ]
          },
          "out_resetn_1": {
            "ports": [
              "out_resetn",
              "cdc_sync_active/out_resetn"
            ]
          },
          "pulse_width_1": {
            "ports": [
              "pulse_width",
              "rate_gen/pulse_width",
              "rate_gen/pulse_period"
            ]
          },
          "rate_gen_pulse": {
            "ports": [
              "rate_gen/pulse",
              "logic_and_0/Op1",
              "out_mux_0/valid_in_1",
              "logic_and_1/Op1",
              "out_mux_1/valid_in_1"
            ]
          }
        }
      },
      "VCC_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_VCC_1_0",
        "xci_path": "ip/system_VCC_1_0/system_VCC_1_0.xci",
        "inst_hier_path": "VCC_1",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "GND_32": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_GND_32_0",
        "xci_path": "ip/system_GND_32_0/system_GND_32_0.xci",
        "inst_hier_path": "GND_32",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "interp_slice": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "system_interp_slice_0",
        "xci_path": "ip/system_interp_slice_0/system_interp_slice_0.xci",
        "inst_hier_path": "interp_slice"
      },
      "tx_upack": {
        "vlnv": "analog.com:user:util_upack2:1.0",
        "xci_name": "system_tx_upack_0",
        "xci_path": "ip/system_tx_upack_0/system_tx_upack_0.xci",
        "inst_hier_path": "tx_upack"
      },
      "axi_ad9361_adc_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "system_axi_ad9361_adc_dma_0",
        "xci_path": "ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0.xci",
        "inst_hier_path": "axi_ad9361_adc_dma",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "AXI_SLICE_SRC": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "64"
          },
          "DMA_TYPE_DEST": {
            "value": "0"
          },
          "DMA_TYPE_SRC": {
            "value": "2"
          },
          "SYNC_TRANSFER_START": {
            "value": "false"
          }
        },
        "interface_ports": {
          "m_dest_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_dest_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x1FFFFFFF",
              "width": "29"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_dest_axi": {
              "range": "512M",
              "width": "29"
            }
          }
        }
      },
      "rx_fir_decimator": {
        "ports": {
          "aclk": {
            "direction": "I"
          },
          "active": {
            "direction": "I"
          },
          "out_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "valid_in_0": {
            "direction": "I"
          },
          "enable_in_0": {
            "direction": "I"
          },
          "valid_out_0": {
            "direction": "O"
          },
          "enable_out_0": {
            "direction": "O"
          },
          "data_in_0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_out_0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "valid_in_1": {
            "direction": "I"
          },
          "enable_in_1": {
            "direction": "I"
          },
          "valid_out_1": {
            "direction": "O"
          },
          "enable_out_1": {
            "direction": "O"
          },
          "data_in_1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_out_1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "cdc_sync_active": {
            "vlnv": "xilinx.com:module_ref:sync_bits:1.0",
            "xci_name": "system_cdc_sync_active_1",
            "xci_path": "ip/system_cdc_sync_active_1/system_cdc_sync_active_1.xci",
            "inst_hier_path": "rx_fir_decimator/cdc_sync_active",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sync_bits",
              "boundary_crc": "0x0"
            },
            "ports": {
              "in_bits": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "out_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "out_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "out_resetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axi_ad9361_0_l_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "out_bits": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            }
          },
          "fir_decimation_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_decimation_0_0",
            "xci_path": "ip/system_fir_decimation_0_0/system_fir_decimation_0_0.xci",
            "inst_hier_path": "rx_fir_decimator/fir_decimation_0",
            "parameters": {
              "Clock_Frequency": {
                "value": "61.44"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../../../../../../hdl/library/util_fir_int/coefile_int.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "9"
              },
              "Data_Fractional_Bits": {
                "value": "15"
              },
              "Decimation_Rate": {
                "value": "8"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Symmetric_Rounding_to_Zero"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "61.44"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "out_mux_0": {
            "vlnv": "xilinx.com:module_ref:ad_bus_mux:1.0",
            "xci_name": "system_out_mux_0_1",
            "xci_path": "ip/system_out_mux_0_1/system_out_mux_0_1.xci",
            "inst_hier_path": "rx_fir_decimator/out_mux_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "16"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ad_bus_mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "select_path": {
                "direction": "I"
              },
              "valid_in_0": {
                "direction": "I"
              },
              "enable_in_0": {
                "direction": "I"
              },
              "data_in_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_in_1": {
                "direction": "I"
              },
              "enable_in_1": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_out": {
                "direction": "O"
              },
              "enable_out": {
                "direction": "O"
              },
              "data_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "fir_decimation_1": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_decimation_1_0",
            "xci_path": "ip/system_fir_decimation_1_0/system_fir_decimation_1_0.xci",
            "inst_hier_path": "rx_fir_decimator/fir_decimation_1",
            "parameters": {
              "Clock_Frequency": {
                "value": "61.44"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../../../../../../hdl/library/util_fir_int/coefile_int.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "9"
              },
              "Data_Fractional_Bits": {
                "value": "15"
              },
              "Decimation_Rate": {
                "value": "8"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Symmetric_Rounding_to_Zero"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "61.44"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "out_mux_1": {
            "vlnv": "xilinx.com:module_ref:ad_bus_mux:1.0",
            "xci_name": "system_out_mux_1_1",
            "xci_path": "ip/system_out_mux_1_1/system_out_mux_1_1.xci",
            "inst_hier_path": "rx_fir_decimator/out_mux_1",
            "parameters": {
              "DATA_WIDTH": {
                "value": "16"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ad_bus_mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "select_path": {
                "direction": "I"
              },
              "valid_in_0": {
                "direction": "I"
              },
              "enable_in_0": {
                "direction": "I"
              },
              "data_in_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_in_1": {
                "direction": "I"
              },
              "enable_in_1": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_out": {
                "direction": "O"
              },
              "enable_out": {
                "direction": "O"
              },
              "data_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "cdc_sync_active/out_clk",
              "fir_decimation_0/aclk",
              "fir_decimation_1/aclk"
            ]
          },
          "active_1": {
            "ports": [
              "active",
              "cdc_sync_active/in_bits"
            ]
          },
          "cdc_sync_active_out_bits": {
            "ports": [
              "cdc_sync_active/out_bits",
              "out_mux_0/select_path",
              "out_mux_1/select_path"
            ]
          },
          "data_in_0_1": {
            "ports": [
              "data_in_0",
              "out_mux_0/data_in_0",
              "fir_decimation_0/s_axis_data_tdata"
            ]
          },
          "data_in_1_1": {
            "ports": [
              "data_in_1",
              "out_mux_1/data_in_0",
              "fir_decimation_1/s_axis_data_tdata"
            ]
          },
          "enable_in_0_1": {
            "ports": [
              "enable_in_0",
              "out_mux_0/enable_in_0",
              "out_mux_0/enable_in_1"
            ]
          },
          "enable_in_1_1": {
            "ports": [
              "enable_in_1",
              "out_mux_1/enable_in_0",
              "out_mux_1/enable_in_1"
            ]
          },
          "fir_decimation_0_m_axis_data_tdata": {
            "ports": [
              "fir_decimation_0/m_axis_data_tdata",
              "out_mux_0/data_in_1"
            ]
          },
          "fir_decimation_0_m_axis_data_tvalid": {
            "ports": [
              "fir_decimation_0/m_axis_data_tvalid",
              "out_mux_0/valid_in_1"
            ]
          },
          "fir_decimation_1_m_axis_data_tdata": {
            "ports": [
              "fir_decimation_1/m_axis_data_tdata",
              "out_mux_1/data_in_1"
            ]
          },
          "fir_decimation_1_m_axis_data_tvalid": {
            "ports": [
              "fir_decimation_1/m_axis_data_tvalid",
              "out_mux_1/valid_in_1"
            ]
          },
          "out_mux_0_data_out": {
            "ports": [
              "out_mux_0/data_out",
              "data_out_0"
            ]
          },
          "out_mux_0_enable_out": {
            "ports": [
              "out_mux_0/enable_out",
              "enable_out_0"
            ]
          },
          "out_mux_0_valid_out": {
            "ports": [
              "out_mux_0/valid_out",
              "valid_out_0"
            ]
          },
          "out_mux_1_data_out": {
            "ports": [
              "out_mux_1/data_out",
              "data_out_1"
            ]
          },
          "out_mux_1_enable_out": {
            "ports": [
              "out_mux_1/enable_out",
              "enable_out_1"
            ]
          },
          "out_mux_1_valid_out": {
            "ports": [
              "out_mux_1/valid_out",
              "valid_out_1"
            ]
          },
          "out_resetn_1": {
            "ports": [
              "out_resetn",
              "cdc_sync_active/out_resetn"
            ]
          },
          "valid_in_0_1": {
            "ports": [
              "valid_in_0",
              "out_mux_0/valid_in_0",
              "fir_decimation_0/s_axis_data_tvalid"
            ]
          },
          "valid_in_1_1": {
            "ports": [
              "valid_in_1",
              "out_mux_1/valid_in_0",
              "fir_decimation_1/s_axis_data_tvalid"
            ]
          }
        }
      },
      "decim_slice": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "system_decim_slice_0",
        "xci_path": "ip/system_decim_slice_0/system_decim_slice_0.xci",
        "inst_hier_path": "decim_slice"
      },
      "cpack": {
        "vlnv": "analog.com:user:util_cpack2:1.0",
        "xci_name": "system_cpack_0",
        "xci_path": "ip/system_cpack_0/system_cpack_0.xci",
        "inst_hier_path": "cpack"
      },
      "logic_or": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "system_logic_or_0",
        "xci_path": "ip/system_logic_or_0/system_logic_or_0.xci",
        "inst_hier_path": "logic_or",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "axi_cpu_interconnect/S00_AXI",
          "sys_ps7/M_AXI_GP0"
        ]
      },
      "axi_ad9361_adc_dma_m_dest_axi": {
        "interface_ports": [
          "axi_ad9361_adc_dma/m_dest_axi",
          "sys_ps7/S_AXI_HP1"
        ]
      },
      "axi_ad9361_dac_dma_m_axis": {
        "interface_ports": [
          "tx_upack/s_axis",
          "axi_ad9361_dac_dma/m_axis"
        ]
      },
      "axi_ad9361_dac_dma_m_src_axi": {
        "interface_ports": [
          "axi_ad9361_dac_dma/m_src_axi",
          "sys_ps7/S_AXI_HP2"
        ]
      },
      "axi_cpu_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M00_AXI",
          "axi_iic_main/S_AXI"
        ]
      },
      "axi_cpu_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M01_AXI",
          "axi_ad9361/s_axi"
        ]
      },
      "axi_cpu_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M02_AXI",
          "axi_ad9361_adc_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M03_AXI",
          "axi_ad9361_dac_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M04_AXI",
          "axi_spi/AXI_LITE"
        ]
      },
      "axi_iic_main_IIC": {
        "interface_ports": [
          "iic_main",
          "axi_iic_main/IIC"
        ]
      },
      "cpack_packed_fifo_wr": {
        "interface_ports": [
          "axi_ad9361_adc_dma/fifo_wr",
          "cpack/packed_fifo_wr"
        ]
      },
      "sys_ps7_DDR": {
        "interface_ports": [
          "ddr",
          "sys_ps7/DDR"
        ]
      },
      "sys_ps7_FIXED_IO": {
        "interface_ports": [
          "fixed_io",
          "sys_ps7/FIXED_IO"
        ]
      }
    },
    "nets": {
      "GND_1_dout": {
        "ports": [
          "GND_1/dout",
          "sys_concat_intc/In14",
          "sys_concat_intc/In10",
          "sys_concat_intc/In9",
          "sys_concat_intc/In8",
          "sys_concat_intc/In7",
          "sys_concat_intc/In6",
          "sys_concat_intc/In5",
          "sys_concat_intc/In4",
          "sys_concat_intc/In3",
          "sys_concat_intc/In2",
          "sys_concat_intc/In1",
          "sys_concat_intc/In0",
          "tx_fir_interpolator/load_config",
          "axi_ad9361/tdd_sync"
        ]
      },
      "GND_32_dout": {
        "ports": [
          "GND_32/dout",
          "tx_fir_interpolator/pulse_width"
        ]
      },
      "VCC_1_dout": {
        "ports": [
          "VCC_1/dout",
          "tx_fir_interpolator/out_resetn",
          "rx_fir_decimator/out_resetn"
        ]
      },
      "active_1": {
        "ports": [
          "decim_slice/Dout",
          "rx_fir_decimator/active"
        ]
      },
      "active_2": {
        "ports": [
          "interp_slice/Dout",
          "tx_fir_interpolator/active"
        ]
      },
      "axi_ad9361_adc_data_i0": {
        "ports": [
          "axi_ad9361/adc_data_i0",
          "rx_fir_decimator/data_in_0"
        ]
      },
      "axi_ad9361_adc_data_i1": {
        "ports": [
          "axi_ad9361/adc_data_i1",
          "cpack/fifo_wr_data_2"
        ]
      },
      "axi_ad9361_adc_data_q0": {
        "ports": [
          "axi_ad9361/adc_data_q0",
          "rx_fir_decimator/data_in_1"
        ]
      },
      "axi_ad9361_adc_data_q1": {
        "ports": [
          "axi_ad9361/adc_data_q1",
          "cpack/fifo_wr_data_3"
        ]
      },
      "axi_ad9361_adc_dma_irq": {
        "ports": [
          "axi_ad9361_adc_dma/irq",
          "sys_concat_intc/In13"
        ]
      },
      "axi_ad9361_adc_enable_i0": {
        "ports": [
          "axi_ad9361/adc_enable_i0",
          "rx_fir_decimator/enable_in_0"
        ]
      },
      "axi_ad9361_adc_enable_i1": {
        "ports": [
          "axi_ad9361/adc_enable_i1",
          "cpack/enable_2"
        ]
      },
      "axi_ad9361_adc_enable_q0": {
        "ports": [
          "axi_ad9361/adc_enable_q0",
          "rx_fir_decimator/enable_in_1"
        ]
      },
      "axi_ad9361_adc_enable_q1": {
        "ports": [
          "axi_ad9361/adc_enable_q1",
          "cpack/enable_3"
        ]
      },
      "axi_ad9361_adc_valid_i0": {
        "ports": [
          "axi_ad9361/adc_valid_i0",
          "rx_fir_decimator/valid_in_0"
        ]
      },
      "axi_ad9361_adc_valid_q0": {
        "ports": [
          "axi_ad9361/adc_valid_q0",
          "rx_fir_decimator/valid_in_1"
        ]
      },
      "axi_ad9361_dac_dma_irq": {
        "ports": [
          "axi_ad9361_dac_dma/irq",
          "sys_concat_intc/In12"
        ]
      },
      "axi_ad9361_dac_enable_i0": {
        "ports": [
          "axi_ad9361/dac_enable_i0",
          "tx_fir_interpolator/dac_enable_0"
        ]
      },
      "axi_ad9361_dac_enable_i1": {
        "ports": [
          "axi_ad9361/dac_enable_i1",
          "tx_upack/enable_2"
        ]
      },
      "axi_ad9361_dac_enable_q0": {
        "ports": [
          "axi_ad9361/dac_enable_q0",
          "tx_fir_interpolator/dac_enable_1"
        ]
      },
      "axi_ad9361_dac_enable_q1": {
        "ports": [
          "axi_ad9361/dac_enable_q1",
          "tx_upack/enable_3"
        ]
      },
      "axi_ad9361_dac_valid_i0": {
        "ports": [
          "axi_ad9361/dac_valid_i0",
          "tx_fir_interpolator/dac_valid_0"
        ]
      },
      "axi_ad9361_dac_valid_i1": {
        "ports": [
          "axi_ad9361/dac_valid_i1",
          "logic_or/Op2"
        ]
      },
      "axi_ad9361_dac_valid_q0": {
        "ports": [
          "axi_ad9361/dac_valid_q0",
          "tx_fir_interpolator/dac_valid_1"
        ]
      },
      "axi_ad9361_enable": {
        "ports": [
          "axi_ad9361/enable",
          "enable"
        ]
      },
      "axi_ad9361_l_clk": {
        "ports": [
          "axi_ad9361/l_clk",
          "axi_ad9361/clk",
          "rx_fir_decimator/aclk",
          "cpack/clk",
          "tx_fir_interpolator/aclk",
          "tx_upack/clk",
          "axi_ad9361_adc_dma/fifo_wr_clk",
          "axi_ad9361_dac_dma/m_axis_aclk"
        ]
      },
      "axi_ad9361_rst": {
        "ports": [
          "axi_ad9361/rst",
          "cpack/reset",
          "tx_upack/reset"
        ]
      },
      "axi_ad9361_tx_clk_out": {
        "ports": [
          "axi_ad9361/tx_clk_out",
          "tx_clk_out"
        ]
      },
      "axi_ad9361_tx_data_out": {
        "ports": [
          "axi_ad9361/tx_data_out",
          "tx_data_out"
        ]
      },
      "axi_ad9361_tx_frame_out": {
        "ports": [
          "axi_ad9361/tx_frame_out",
          "tx_frame_out"
        ]
      },
      "axi_ad9361_txnrx": {
        "ports": [
          "axi_ad9361/txnrx",
          "txnrx"
        ]
      },
      "axi_ad9361_up_adc_gpio_out": {
        "ports": [
          "axi_ad9361/up_adc_gpio_out",
          "decim_slice/Din"
        ]
      },
      "axi_ad9361_up_dac_gpio_out": {
        "ports": [
          "axi_ad9361/up_dac_gpio_out",
          "interp_slice/Din"
        ]
      },
      "axi_iic_main_iic2intc_irpt": {
        "ports": [
          "axi_iic_main/iic2intc_irpt",
          "sys_concat_intc/In15"
        ]
      },
      "axi_spi_io0_o": {
        "ports": [
          "axi_spi/io0_o",
          "spi_sdo_o"
        ]
      },
      "axi_spi_ip2intc_irpt": {
        "ports": [
          "axi_spi/ip2intc_irpt",
          "sys_concat_intc/In11"
        ]
      },
      "axi_spi_sck_o": {
        "ports": [
          "axi_spi/sck_o",
          "spi_clk_o"
        ]
      },
      "axi_spi_ss_o": {
        "ports": [
          "axi_spi/ss_o",
          "spi_csn_o"
        ]
      },
      "cpack_fifo_wr_overflow": {
        "ports": [
          "cpack/fifo_wr_overflow",
          "axi_ad9361/adc_dovf"
        ]
      },
      "gpio_i_1": {
        "ports": [
          "gpio_i",
          "sys_ps7/GPIO_I"
        ]
      },
      "logic_or_Res": {
        "ports": [
          "logic_or/Res",
          "tx_upack/fifo_rd_en"
        ]
      },
      "rx_clk_in_1": {
        "ports": [
          "rx_clk_in",
          "axi_ad9361/rx_clk_in"
        ]
      },
      "rx_data_in_1": {
        "ports": [
          "rx_data_in",
          "axi_ad9361/rx_data_in"
        ]
      },
      "rx_fir_decimator_data_out_0": {
        "ports": [
          "rx_fir_decimator/data_out_0",
          "cpack/fifo_wr_data_0"
        ]
      },
      "rx_fir_decimator_data_out_1": {
        "ports": [
          "rx_fir_decimator/data_out_1",
          "cpack/fifo_wr_data_1"
        ]
      },
      "rx_fir_decimator_enable_out_0": {
        "ports": [
          "rx_fir_decimator/enable_out_0",
          "cpack/enable_0"
        ]
      },
      "rx_fir_decimator_enable_out_1": {
        "ports": [
          "rx_fir_decimator/enable_out_1",
          "cpack/enable_1"
        ]
      },
      "rx_fir_decimator_valid_out_0": {
        "ports": [
          "rx_fir_decimator/valid_out_0",
          "cpack/fifo_wr_en"
        ]
      },
      "rx_frame_in_1": {
        "ports": [
          "rx_frame_in",
          "axi_ad9361/rx_frame_in"
        ]
      },
      "spi0_clk_i_1": {
        "ports": [
          "spi0_clk_i",
          "sys_ps7/SPI0_SCLK_I"
        ]
      },
      "spi0_csn_i_1": {
        "ports": [
          "spi0_csn_i",
          "sys_ps7/SPI0_SS_I"
        ]
      },
      "spi0_sdi_i_1": {
        "ports": [
          "spi0_sdi_i",
          "sys_ps7/SPI0_MISO_I"
        ]
      },
      "spi0_sdo_i_1": {
        "ports": [
          "spi0_sdo_i",
          "sys_ps7/SPI0_MOSI_I"
        ]
      },
      "spi_clk_i_1": {
        "ports": [
          "spi_clk_i",
          "axi_spi/sck_i"
        ]
      },
      "spi_csn_i_1": {
        "ports": [
          "spi_csn_i",
          "axi_spi/ss_i"
        ]
      },
      "spi_sdi_i_1": {
        "ports": [
          "spi_sdi_i",
          "axi_spi/io1_i"
        ]
      },
      "spi_sdo_i_1": {
        "ports": [
          "spi_sdo_i",
          "axi_spi/io0_i"
        ]
      },
      "sys_200m_clk": {
        "ports": [
          "sys_ps7/FCLK_CLK1",
          "axi_ad9361/delay_clk"
        ]
      },
      "sys_concat_intc_dout": {
        "ports": [
          "sys_concat_intc/dout",
          "sys_ps7/IRQ_F2P"
        ]
      },
      "sys_cpu_clk": {
        "ports": [
          "sys_ps7/FCLK_CLK0",
          "sys_rstgen/slowest_sync_clk",
          "axi_spi/ext_spi_clk",
          "axi_cpu_interconnect/ACLK",
          "axi_cpu_interconnect/S00_ACLK",
          "sys_ps7/M_AXI_GP0_ACLK",
          "axi_cpu_interconnect/M00_ACLK",
          "axi_iic_main/s_axi_aclk",
          "axi_cpu_interconnect/M01_ACLK",
          "axi_ad9361/s_axi_aclk",
          "axi_cpu_interconnect/M02_ACLK",
          "axi_ad9361_adc_dma/s_axi_aclk",
          "axi_cpu_interconnect/M03_ACLK",
          "axi_ad9361_dac_dma/s_axi_aclk",
          "axi_cpu_interconnect/M04_ACLK",
          "axi_spi/s_axi_aclk",
          "sys_ps7/S_AXI_HP1_ACLK",
          "sys_ps7/S_AXI_HP2_ACLK",
          "axi_ad9361_dac_dma/m_src_axi_aclk",
          "axi_ad9361_adc_dma/m_dest_axi_aclk"
        ]
      },
      "sys_cpu_reset": {
        "ports": [
          "sys_rstgen/peripheral_reset"
        ]
      },
      "sys_cpu_resetn": {
        "ports": [
          "sys_rstgen/peripheral_aresetn",
          "axi_cpu_interconnect/ARESETN",
          "axi_cpu_interconnect/S00_ARESETN",
          "axi_cpu_interconnect/M00_ARESETN",
          "axi_iic_main/s_axi_aresetn",
          "axi_cpu_interconnect/M01_ARESETN",
          "axi_ad9361/s_axi_aresetn",
          "axi_cpu_interconnect/M02_ARESETN",
          "axi_ad9361_adc_dma/s_axi_aresetn",
          "axi_cpu_interconnect/M03_ARESETN",
          "axi_ad9361_dac_dma/s_axi_aresetn",
          "axi_cpu_interconnect/M04_ARESETN",
          "axi_spi/s_axi_aresetn",
          "axi_ad9361_adc_dma/m_dest_axi_aresetn",
          "axi_ad9361_dac_dma/m_src_axi_aresetn"
        ]
      },
      "sys_ps7_FCLK_RESET0_N": {
        "ports": [
          "sys_ps7/FCLK_RESET0_N",
          "sys_rstgen/ext_reset_in"
        ]
      },
      "sys_ps7_GPIO_O": {
        "ports": [
          "sys_ps7/GPIO_O",
          "gpio_o"
        ]
      },
      "sys_ps7_GPIO_T": {
        "ports": [
          "sys_ps7/GPIO_T",
          "gpio_t"
        ]
      },
      "sys_ps7_SPI0_MOSI_O": {
        "ports": [
          "sys_ps7/SPI0_MOSI_O",
          "spi0_sdo_o"
        ]
      },
      "sys_ps7_SPI0_SCLK_O": {
        "ports": [
          "sys_ps7/SPI0_SCLK_O",
          "spi0_clk_o"
        ]
      },
      "sys_ps7_SPI0_SS1_O": {
        "ports": [
          "sys_ps7/SPI0_SS1_O",
          "spi0_csn_1_o"
        ]
      },
      "sys_ps7_SPI0_SS2_O": {
        "ports": [
          "sys_ps7/SPI0_SS2_O",
          "spi0_csn_2_o"
        ]
      },
      "sys_ps7_SPI0_SS_O": {
        "ports": [
          "sys_ps7/SPI0_SS_O",
          "spi0_csn_0_o"
        ]
      },
      "tx_fir_interpolator_data_out_0": {
        "ports": [
          "tx_fir_interpolator/data_out_0",
          "axi_ad9361/dac_data_i0"
        ]
      },
      "tx_fir_interpolator_data_out_1": {
        "ports": [
          "tx_fir_interpolator/data_out_1",
          "axi_ad9361/dac_data_q0"
        ]
      },
      "tx_fir_interpolator_enable_out_0": {
        "ports": [
          "tx_fir_interpolator/enable_out_0",
          "tx_upack/enable_0"
        ]
      },
      "tx_fir_interpolator_enable_out_1": {
        "ports": [
          "tx_fir_interpolator/enable_out_1",
          "tx_upack/enable_1"
        ]
      },
      "tx_fir_interpolator_valid_out_0": {
        "ports": [
          "tx_fir_interpolator/valid_out_0",
          "logic_or/Op1"
        ]
      },
      "tx_upack_fifo_rd_data_0": {
        "ports": [
          "tx_upack/fifo_rd_data_0",
          "tx_fir_interpolator/data_in_0"
        ]
      },
      "tx_upack_fifo_rd_data_1": {
        "ports": [
          "tx_upack/fifo_rd_data_1",
          "tx_fir_interpolator/data_in_1"
        ]
      },
      "tx_upack_fifo_rd_data_2": {
        "ports": [
          "tx_upack/fifo_rd_data_2",
          "axi_ad9361/dac_data_i1"
        ]
      },
      "tx_upack_fifo_rd_data_3": {
        "ports": [
          "tx_upack/fifo_rd_data_3",
          "axi_ad9361/dac_data_q1"
        ]
      },
      "tx_upack_fifo_rd_underflow": {
        "ports": [
          "tx_upack/fifo_rd_underflow",
          "axi_ad9361/dac_dunf"
        ]
      },
      "up_enable_1": {
        "ports": [
          "up_enable",
          "axi_ad9361/up_enable"
        ]
      },
      "up_txnrx_1": {
        "ports": [
          "up_txnrx",
          "axi_ad9361/up_txnrx"
        ]
      }
    },
    "addressing": {
      "/sys_ps7": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_data_axi_ad9361": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x79020000",
                "range": "64K"
              },
              "SEG_data_axi_ad9361_adc_dma": {
                "address_block": "/axi_ad9361_adc_dma/s_axi/axi_lite",
                "offset": "0x7C400000",
                "range": "4K"
              },
              "SEG_data_axi_ad9361_dac_dma": {
                "address_block": "/axi_ad9361_dac_dma/s_axi/axi_lite",
                "offset": "0x7C420000",
                "range": "4K"
              },
              "SEG_data_axi_iic_main": {
                "address_block": "/axi_iic_main/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "4K"
              },
              "SEG_data_axi_spi": {
                "address_block": "/axi_spi/AXI_LITE/Reg",
                "offset": "0x7C430000",
                "range": "4K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      },
      "/axi_ad9361_dac_dma": {
        "address_spaces": {
          "m_src_axi": {
            "segments": {
              "SEG_sys_ps7_HP2_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_ad9361_adc_dma": {
        "address_spaces": {
          "m_dest_axi": {
            "segments": {
              "SEG_sys_ps7_HP1_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}