
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: cells_cmos.v
Parsing formal SystemVerilog input from `cells_cmos.v' to AST representation.
Generating RTLIL representation for module `\NOT'.
Generating RTLIL representation for module `\NAND'.
Generating RTLIL representation for module `\NOR'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFSR'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: cells_cyclone_v.v
Parsing formal SystemVerilog input from `cells_cyclone_v.v' to AST representation.
Generating RTLIL representation for module `\dffeas'.
Generating RTLIL representation for module `\cyclonev_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:131 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclonev_clkena'.
Generating RTLIL representation for module `\cyclonev_io_ibuf'.
Generating RTLIL representation for module `\cyclonev_io_obuf'.
Generating RTLIL representation for module `\cyclone10lp_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:351 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclone10lp_io_ibuf'.
Generating RTLIL representation for module `\cyclone10lp_io_obuf'.
Generating RTLIL representation for module `\cyclone10lp_clkena'.
Generating RTLIL representation for module `\cyclone10gx_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:570 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclone10gx_io_ibuf'.
Generating RTLIL representation for module `\cyclone10gx_io_obuf'.
Generating RTLIL representation for module `\cyclone10gx_clkena'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: cells_verific.v
Parsing formal SystemVerilog input from `cells_verific.v' to AST representation.
Generating RTLIL representation for module `\VERIFIC_FADD'.
Generating RTLIL representation for module `\VERIFIC_DFFRS'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: cells_xilinx_7.v
Parsing formal SystemVerilog input from `cells_xilinx_7.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (cells_xilinx_7.v:18)
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\FD_1'.
Generating RTLIL representation for module `\FDC_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:148 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:163 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:179 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:195 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:212 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:230 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:248 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDC'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:264 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDDRCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:288 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\FDE_1'.
Generating RTLIL representation for module `\FDE'.
Generating RTLIL representation for module `\FDP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:401 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:416 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:432 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:448 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDR_1'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRS_1'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRS'.
Generating RTLIL representation for module `\FDR'.
Generating RTLIL representation for module `\FDS_1'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDS'.
Generating RTLIL representation for module `\FD'.
Generating RTLIL representation for module `\LD_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:664 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDC_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:677 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:692 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:707 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:722 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:739 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:756 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:773 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDC'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:790 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:805 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:818 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:831 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:846 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:861 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:876 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LD'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:891 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFCF'.
Generating RTLIL representation for module `\BUFE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCTRL'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:958 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFG_LB'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:998 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1001 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1004 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1009 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1042 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1045 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1048 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1053 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFGP'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFIODQS'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1146 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1150 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\BUF'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: cells_yosys.v
Parsing formal SystemVerilog input from `cells_yosys.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: syn_identity.v
Parsing formal SystemVerilog input from `syn_identity.v' to AST representation.
Generating RTLIL representation for module `\top_1'.
Generating RTLIL representation for module `\module75_1'.
Generating RTLIL representation for module `\module9_1'.
Generating RTLIL representation for module `\module55_1'.
Generating RTLIL representation for module `\module18_1'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: syn_vivado.v
Parsing formal SystemVerilog input from `syn_vivado.v' to AST representation.
Generating RTLIL representation for module `\top_2'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: top.v
Parsing formal SystemVerilog input from `top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

9. Executing PREP pass.

9.1. Executing HIERARCHY pass (managing design hierarchy).

9.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:         \OBUF
Used module:         \IBUF
Used module:         \FDRE
Used module:         \CARRY4
Used module:         \LUT4
Used module:         \LUT5
Used module:         \LUT2
Used module:         \LUT6
Used module:         \LUT3
Used module:         \LUT1
Used module:         \BUFG
Used module:         \VCC
Used module:         \GND
Used module:     \top_1
Used module:         \module75_1
Used module:         \module9_1
Used module:             \module55_1
Used module:             \module18_1

9.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Generating RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.3. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.4. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.5. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.6. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.7. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.8. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.9. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.10. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'10010110011010010110100110010110
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'10010110011010010110100110010110'.

9.1.11. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111111111111111111110
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.

9.1.12. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'10010110011010010110100110010110
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'10010110011010010110100110010110'.

9.1.13. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000111111101110
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0000111111101110'.

9.1.14. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0010
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'0010'.

9.1.15. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0010
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0010'.

9.1.16. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1111111111111111111111111111111111111111111111111111111111111110
Generating RTLIL representation for module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.

9.1.17. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01111111
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'01111111'.

9.1.18. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.19. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000001
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000001'.

9.1.20. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111101111
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111101111'.

9.1.21. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.22. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0110
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'0110'.

9.1.23. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Generating RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.24. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.25. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.26. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.27. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1111111111111111111111111111111111111111111111111111111111111110
Found cached RTLIL representation for module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.

9.1.28. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.29. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.30. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.31. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.32. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.33. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.34. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.35. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.36. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.37. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.38. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 16
Generating RTLIL representation for module `$paramod\LUT5\INIT=16'.

9.1.39. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.40. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.41. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1000100000001000111111111111111110001000000010000000000000000000
Generating RTLIL representation for module `$paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6'.

9.1.42. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000010100010111111111111111100000000101000100000000000000000
Generating RTLIL representation for module `$paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6'.

9.1.43. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 35328
Generating RTLIL representation for module `$paramod\LUT5\INIT=35328'.

9.1.44. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.45. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111111111111111111110
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.

9.1.46. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.47. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000000000000000000000000000000000000000000000000001
Generating RTLIL representation for module `$paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6'.

9.1.48. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000000000000000000000000000000000000000000000000010
Generating RTLIL representation for module `$paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6'.

9.1.49. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000001010001111111111111111100000000010100010000000000000000
Generating RTLIL representation for module `$paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6'.

9.1.50. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.51. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.52. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.53. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.54. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.55. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.56. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.57. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.58. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.59. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.60. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.61. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.62. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.63. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.64. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.65. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.66. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.67. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.68. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.69. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000111111110001110100000000000000000000000011100010
Generating RTLIL representation for module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.

9.1.70. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000111111110001110100000000000000000000000011100010
Found cached RTLIL representation for module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.

9.1.71. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000000000010101000100000000000000001111111010101110
Generating RTLIL representation for module `$paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6'.

9.1.72. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000111111110001110100000000000000000000000011100010
Found cached RTLIL representation for module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.

9.1.73. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Generating RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.74. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.75. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 65464
Generating RTLIL representation for module `$paramod\LUT5\INIT=65464'.

9.1.76. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.77. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1111111111111111010001011011101000000000000000000100010110111010
Generating RTLIL representation for module `$paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6'.

9.1.78. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000111111110001110100000000000000000000000011100010
Found cached RTLIL representation for module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.

9.1.79. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000111111110001110100000000000000000000000011100010
Found cached RTLIL representation for module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.

9.1.80. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000111111110001110100000000000000000000000011100010
Found cached RTLIL representation for module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.

9.1.81. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000011110010
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0000000011110010'.

9.1.82. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.83. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.84. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.85. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1000
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'1000'.

9.1.86. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00001000
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'00001000'.

9.1.87. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.88. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.89. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.90. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.91. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111111111111
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0111111111111111'.

9.1.92. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111111111111
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0111111111111111'.

9.1.93. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01000001
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'01000001'.

9.1.94. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'10000001
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'10000001'.

9.1.95. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.96. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01000001
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'01000001'.

9.1.97. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01000001
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'01000001'.

9.1.98. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'10110010
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'10110010'.

9.1.99. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00001110
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'00001110'.

9.1.100. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'11010100
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'11010100'.

9.1.101. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'11010100
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'11010100'.

9.1.102. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.103. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.104. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.105. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.106. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.107. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 1
Generating RTLIL representation for module `$paramod\LUT5\INIT=1'.

9.1.108. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111110111111111111111
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111110111111111111111'.

9.1.109. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32768
Generating RTLIL representation for module `$paramod\LUT5\INIT=32768'.

9.1.110. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.111. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.112. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.113. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.114. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.115. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 2
Generating RTLIL representation for module `$paramod\LUT5\INIT=2'.

9.1.116. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000111111110001110100000000000000000000000011100010
Found cached RTLIL representation for module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.

9.1.117. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000111111110001110100000000000000000000000011100010
Found cached RTLIL representation for module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.

9.1.118. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.119. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.120. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.121. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.122. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.123. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.124. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000111111110001110100000000000000000000000011100010
Found cached RTLIL representation for module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.

9.1.125. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000111111110001110100000000000000000000000011100010
Found cached RTLIL representation for module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.

9.1.126. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000111111110001110100000000000000000000000011100010
Found cached RTLIL representation for module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.

9.1.127. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000111111110001110100000000000000000000000011100010
Found cached RTLIL representation for module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.

9.1.128. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.129. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.130. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.131. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 17728
Found cached RTLIL representation for module `$paramod\LUT5\INIT=17728'.

9.1.132. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.133. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.134. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.135. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.136. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.137. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.138. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.139. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.140. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.141. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.142. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.143. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.144. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.145. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.146. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:         \OBUF
Used module:         \IBUF
Used module:         $paramod\FDRE\INIT=1'0
Used module:         \CARRY4
Used module:         $paramod\LUT4\INIT=16'1111111111111110
Used module:         $paramod\LUT5\INIT=32'10010110011010010110100110010110
Used module:         $paramod\LUT5\INIT=32'11111111111111111111111111111110
Used module:         $paramod\LUT4\INIT=16'0000111111101110
Used module:         $paramod\LUT2\INIT=4'0010
Used module:         $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6
Used module:         $paramod\LUT3\INIT=8'01111111
Used module:         $paramod\LUT4\INIT=16'0000000000000001
Used module:         $paramod\LUT4\INIT=16'1111111111101111
Used module:         $paramod\LUT2\INIT=4'0110
Used module:         $paramod\LUT1\INIT=2'01
Used module:         $paramod\LUT5\INIT=16
Used module:         $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6
Used module:         $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6
Used module:         $paramod\LUT5\INIT=35328
Used module:         $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6
Used module:         $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6
Used module:         $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6
Used module:         $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6
Used module:         $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6
Used module:         $paramod\LUT5\INIT=17728
Used module:         $paramod\LUT5\INIT=65464
Used module:         $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6
Used module:         $paramod\LUT4\INIT=16'0000000011110010
Used module:         $paramod\LUT2\INIT=4'1000
Used module:         $paramod\LUT3\INIT=8'00001000
Used module:         $paramod\LUT2\INIT=4'1110
Used module:         $paramod\LUT4\INIT=16'0111111111111111
Used module:         $paramod\LUT3\INIT=8'01000001
Used module:         $paramod\LUT3\INIT=8'10000001
Used module:         $paramod\LUT3\INIT=8'10110010
Used module:         $paramod\LUT3\INIT=8'00001110
Used module:         $paramod\LUT3\INIT=8'11010100
Used module:         $paramod\LUT5\INIT=1
Used module:         $paramod\LUT5\INIT=32'11111111111111110111111111111111
Used module:         $paramod\LUT5\INIT=32768
Used module:         $paramod\LUT2\INIT=4'0001
Used module:         $paramod\LUT5\INIT=2
Used module:         \BUFG
Used module:         \VCC
Used module:         \GND
Used module:     \top_1
Used module:         \module75_1
Used module:         \module9_1
Used module:             \module55_1
Used module:             \module18_1

9.1.147. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:         \OBUF
Used module:         \IBUF
Used module:         $paramod\FDRE\INIT=1'0
Used module:         \CARRY4
Used module:         $paramod\LUT4\INIT=16'1111111111111110
Used module:         $paramod\LUT5\INIT=32'10010110011010010110100110010110
Used module:         $paramod\LUT5\INIT=32'11111111111111111111111111111110
Used module:         $paramod\LUT4\INIT=16'0000111111101110
Used module:         $paramod\LUT2\INIT=4'0010
Used module:         $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6
Used module:         $paramod\LUT3\INIT=8'01111111
Used module:         $paramod\LUT4\INIT=16'0000000000000001
Used module:         $paramod\LUT4\INIT=16'1111111111101111
Used module:         $paramod\LUT2\INIT=4'0110
Used module:         $paramod\LUT1\INIT=2'01
Used module:         $paramod\LUT5\INIT=16
Used module:         $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6
Used module:         $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6
Used module:         $paramod\LUT5\INIT=35328
Used module:         $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6
Used module:         $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6
Used module:         $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6
Used module:         $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6
Used module:         $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6
Used module:         $paramod\LUT5\INIT=17728
Used module:         $paramod\LUT5\INIT=65464
Used module:         $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6
Used module:         $paramod\LUT4\INIT=16'0000000011110010
Used module:         $paramod\LUT2\INIT=4'1000
Used module:         $paramod\LUT3\INIT=8'00001000
Used module:         $paramod\LUT2\INIT=4'1110
Used module:         $paramod\LUT4\INIT=16'0111111111111111
Used module:         $paramod\LUT3\INIT=8'01000001
Used module:         $paramod\LUT3\INIT=8'10000001
Used module:         $paramod\LUT3\INIT=8'10110010
Used module:         $paramod\LUT3\INIT=8'00001110
Used module:         $paramod\LUT3\INIT=8'11010100
Used module:         $paramod\LUT5\INIT=1
Used module:         $paramod\LUT5\INIT=32'11111111111111110111111111111111
Used module:         $paramod\LUT5\INIT=32768
Used module:         $paramod\LUT2\INIT=4'0001
Used module:         $paramod\LUT5\INIT=2
Used module:         \BUFG
Used module:         \VCC
Used module:         \GND
Used module:     \top_1
Used module:         \module75_1
Used module:         \module9_1
Used module:             \module55_1
Used module:             \module18_1
Removing unused module `\$_DLATCH_P_'.
Removing unused module `\$_DLATCH_N_'.
Removing unused module `\BUF'.
Removing unused module `\BUFT'.
Removing unused module `\BUFMR'.
Removing unused module `\BUFMRCE'.
Removing unused module `\BUFIO'.
Removing unused module `\BUFIODQS'.
Removing unused module `\BUFIO2FB'.
Removing unused module `\BUFH'.
Removing unused module `\BUFHCE'.
Removing unused module `\BUFGP'.
Removing unused module `\BUFGMUX_VIRTEX4'.
Removing unused module `\BUFGMUX'.
Removing unused module `\BUFGMUX_CTRL'.
Removing unused module `\BUFGMUX_1'.
Removing unused module `\BUFG_LB'.
Removing unused module `\BUFGCTRL'.
Removing unused module `\BUFGCE'.
Removing unused module `\BUFGCE_1'.
Removing unused module `\BUFE'.
Removing unused module `\BUFCF'.
Removing unused module `\LD'.
Removing unused module `\LDP'.
Removing unused module `\LDPE'.
Removing unused module `\LDPE_1'.
Removing unused module `\LDP_1'.
Removing unused module `\LDE'.
Removing unused module `\LDE_1'.
Removing unused module `\LDC'.
Removing unused module `\LDCP'.
Removing unused module `\LDCPE'.
Removing unused module `\LDCPE_1'.
Removing unused module `\LDCP_1'.
Removing unused module `\LDCE'.
Removing unused module `\LDCE_1'.
Removing unused module `\LDC_1'.
Removing unused module `\LD_1'.
Removing unused module `\FD'.
Removing unused module `\FDS'.
Removing unused module `\FDSE'.
Removing unused module `\FDSE_1'.
Removing unused module `\FDS_1'.
Removing unused module `\FDR'.
Removing unused module `\FDRS'.
Removing unused module `\FDRSE'.
Removing unused module `\FDRSE_1'.
Removing unused module `\FDRS_1'.
Removing unused module `\FDRE'.
Removing unused module `\FDRE_1'.
Removing unused module `\FDR_1'.
Removing unused module `\FDP'.
Removing unused module `\FDPE'.
Removing unused module `\FDPE_1'.
Removing unused module `\FDP_1'.
Removing unused module `\FDE'.
Removing unused module `\FDE_1'.
Removing unused module `\FDDRRSE'.
Removing unused module `\FDDRCPE'.
Removing unused module `\FDC'.
Removing unused module `\FDCP'.
Removing unused module `\FDCPE'.
Removing unused module `\FDCPE_1'.
Removing unused module `\FDCP_1'.
Removing unused module `\FDCE'.
Removing unused module `\FDCE_1'.
Removing unused module `\FDC_1'.
Removing unused module `\FD_1'.
Removing unused module `\XORCY'.
Removing unused module `\MUXF8'.
Removing unused module `\MUXF7'.
Removing unused module `\MUXCY'.
Removing unused module `\LUT6'.
Removing unused module `\LUT5'.
Removing unused module `\LUT4'.
Removing unused module `\LUT3'.
Removing unused module `\LUT2'.
Removing unused module `\LUT1'.
Removing unused module `\INV'.
Removing unused module `\OBUFT'.
Removing unused module `\VERIFIC_DFFRS'.
Removing unused module `\VERIFIC_FADD'.
Removing unused module `\cyclone10gx_clkena'.
Removing unused module `\cyclone10gx_io_obuf'.
Removing unused module `\cyclone10gx_io_ibuf'.
Removing unused module `\cyclone10gx_lcell_comb'.
Removing unused module `\cyclone10lp_clkena'.
Removing unused module `\cyclone10lp_io_obuf'.
Removing unused module `\cyclone10lp_io_ibuf'.
Removing unused module `\cyclone10lp_lcell_comb'.
Removing unused module `\cyclonev_io_obuf'.
Removing unused module `\cyclonev_io_ibuf'.
Removing unused module `\cyclonev_clkena'.
Removing unused module `\cyclonev_lcell_comb'.
Removing unused module `\dffeas'.
Removing unused module `\DFFSR'.
Removing unused module `\DFF'.
Removing unused module `\NOR'.
Removing unused module `\NAND'.
Removing unused module `\NOT'.
Removed 100 unused modules.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.
Mapping positional arguments of cell top_1.modinst96 (module75_1).
Warning: Resizing cell port top.top_2.y from 91 bits to 87 bits.
Warning: Resizing cell port top.top_1.y from 91 bits to 87 bits.
Warning: Resizing cell port top_2.reg7_reg[3]_i_15.O from 3 bits to 4 bits.
Warning: Resizing cell port top_2.reg7_reg[3]_i_15.CO from 2 bits to 4 bits.
Warning: Resizing cell port top_2.reg7_reg[3]_i_11.O from 2 bits to 4 bits.
Warning: Resizing cell port top_2.reg7_reg[3]_i_11.CO from 1 bits to 4 bits.
Warning: Resizing cell port top_2.reg6_reg[18]_i_8.CO from 3 bits to 4 bits.
Warning: Resizing cell port top_2.reg6_reg[18]_i_1.O from 3 bits to 4 bits.
Warning: Resizing cell port top_2.reg6_reg[18]_i_1.CO from 2 bits to 4 bits.
Warning: Resizing cell port module9_1.modinst67.y from 6 bits to 61 bits.
Warning: Resizing cell port module9_1.modinst67.wire57 from 16 bits to 14 bits.
Warning: Resizing cell port module9_1.modinst49.y from 16 bits to 302 bits.
Warning: Resizing cell port module9_1.modinst49.wire23 from 13 bits to 11 bits.
Warning: Resizing cell port module9_1.modinst49.wire20 from 14 bits to 8 bits.
Warning: Resizing cell port module9_1.modinst49.wire21 from 7 bits to 6 bits.
Warning: Resizing cell port top_1.modinst96.y from 3 bits to 176 bits.
Warning: Resizing cell port top_1.modinst96.wire78 from 21 bits to 4 bits.
Warning: Resizing cell port top_1.modinst96.wire77 from 13 bits to 11 bits.
Warning: Resizing cell port top_1.modinst74.wire14 from 14 bits to 13 bits.
Warning: Resizing cell port top_1.modinst74.wire13 from 21 bits to 14 bits.
Warning: Resizing cell port top_1.modinst74.wire12 from 19 bits to 9 bits.
Warning: Resizing cell port top_1.modinst74.wire11 from 21 bits to 7 bits.
Warning: Resizing cell port top_1.modinst74.wire10 from 21 bits to 14 bits.
Warning: Resizing cell port top_1.modinst74.y from 15 bits to 171 bits.

9.2. Executing PROC pass (convert processes to netlists).

9.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$cells_xilinx_7.v:493$1023 in module $paramod\FDRE\INIT=1'0.
Marked 5 switch rules as full_case in process $proc$syn_identity.v:285$887 in module module18_1.
Marked 3 switch rules as full_case in process $proc$syn_identity.v:74$732 in module module75_1.
Removed a total of 0 dead cases.

9.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:491$1024'.
  Set init value: \q_out = 1'0
Found init rule in `\top.$proc$top.v:13$1021'.
  Set init value: $formal$top.v:13$1015_EN = 1'0
Found init rule in `\module18_1.$proc$syn_identity.v:256$1014'.
  Set init value: \reg26 = 15'000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:255$1013'.
  Set init value: \reg27 = 13'0000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:254$1012'.
  Set init value: \reg28 = 13'0000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:253$1011'.
  Set init value: \reg29 = 11'00000000000
Found init rule in `\module18_1.$proc$syn_identity.v:252$1010'.
  Set init value: \reg30 = 10'0000000000
Found init rule in `\module18_1.$proc$syn_identity.v:251$1009'.
  Set init value: \reg31 = 21'000000000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:250$1008'.
  Set init value: \reg32 = 5'00000
Found init rule in `\module18_1.$proc$syn_identity.v:249$1007'.
  Set init value: \reg33 = 15'000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:248$1006'.
  Set init value: \reg34 = 13'0000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:247$1005'.
  Set init value: \reg35 = 20'00000000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:246$1004'.
  Set init value: \reg36 = 18'000000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:245$1003'.
  Set init value: \reg37 = 19'0000000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:244$1002'.
  Set init value: \reg38 = 8'00000000
Found init rule in `\module18_1.$proc$syn_identity.v:243$1001'.
  Set init value: \reg39 = 7'0000000
Found init rule in `\module18_1.$proc$syn_identity.v:242$1000'.
  Set init value: \reg40 = 8'00000000
Found init rule in `\module18_1.$proc$syn_identity.v:241$999'.
  Set init value: \reg41 = 19'0000000000000000000
Found init rule in `\module9_1.$proc$syn_identity.v:149$857'.
  Set init value: \reg17 = 19'0000000000000000000
Found init rule in `\module9_1.$proc$syn_identity.v:148$856'.
  Set init value: \reg16 = 14'00000000000000
Found init rule in `\module9_1.$proc$syn_identity.v:147$855'.
  Set init value: \reg15 = 13'0000000000000
Found init rule in `\module75_1.$proc$syn_identity.v:54$809'.
  Set init value: \reg82 = 16'0000000000000000
Found init rule in `\module75_1.$proc$syn_identity.v:53$808'.
  Set init value: \reg83 = 22'0000000000000000000000
Found init rule in `\module75_1.$proc$syn_identity.v:52$807'.
  Set init value: \reg84 = 18'000000000000000000
Found init rule in `\module75_1.$proc$syn_identity.v:51$806'.
  Set init value: \reg85 = 21'000000000000000000000
Found init rule in `\module75_1.$proc$syn_identity.v:50$805'.
  Set init value: \reg86 = 3'000
Found init rule in `\module75_1.$proc$syn_identity.v:49$804'.
  Set init value: \reg87 = 11'00000000000
Found init rule in `\module75_1.$proc$syn_identity.v:48$803'.
  Set init value: \reg88 = 21'000000000000000000000
Found init rule in `\module75_1.$proc$syn_identity.v:47$802'.
  Set init value: \reg89 = 5'00000
Found init rule in `\module75_1.$proc$syn_identity.v:46$801'.
  Set init value: \reg90 = 6'000000
Found init rule in `\module75_1.$proc$syn_identity.v:45$800'.
  Set init value: \reg91 = 9'000000000
Found init rule in `\top_1.$proc$syn_identity.v:12$730'.
  Set init value: \reg7 = 12'000000000000
Found init rule in `\top_1.$proc$syn_identity.v:11$729'.
  Set init value: \reg6 = 19'0000000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:10$728'.
  Set init value: \reg5 = 13'0000000000000
Found init rule in `\top_1.$proc$syn_identity.v:9$727'.
  Set init value: \reg4 = 9'000000000

9.2.4. Executing PROC_ARST pass (detect async resets in processes).

9.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:491$1024'.
     1/1: $1\q_out[0:0]
Creating decoders for process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:493$1023'.
     1/1: $0\q_out[0:0]
Creating decoders for process `\top.$proc$top.v:13$1021'.
     1/1: $0$formal$top.v:13$1015_EN[0:0]$1022
Creating decoders for process `\top.$proc$top.v:11$1016'.
     1/2: $0$formal$top.v:13$1015_EN[0:0]$1018
     2/2: $0$formal$top.v:13$1015_CHECK[0:0]$1017
Creating decoders for process `\module18_1.$proc$syn_identity.v:256$1014'.
     1/1: $1\reg26[14:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:255$1013'.
     1/1: $1\reg27[12:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:254$1012'.
     1/1: $1\reg28[12:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:253$1011'.
     1/1: $1\reg29[10:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:252$1010'.
     1/1: $1\reg30[9:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:251$1009'.
     1/1: $1\reg31[20:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:250$1008'.
     1/1: $1\reg32[4:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:249$1007'.
     1/1: $1\reg33[14:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:248$1006'.
     1/1: $1\reg34[12:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:247$1005'.
     1/1: $1\reg35[19:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:246$1004'.
     1/1: $1\reg36[17:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:245$1003'.
     1/1: $1\reg37[18:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:244$1002'.
     1/1: $1\reg38[7:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:243$1001'.
     1/1: $1\reg39[6:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:242$1000'.
     1/1: $1\reg40[7:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:241$999'.
     1/1: $1\reg41[18:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:285$887'.
     1/16: $0\reg27[12:0]
     2/16: $0\reg26[14:0]
     3/16: $0\reg28[12:0]
     4/16: $0\reg29[10:0]
     5/16: $0\reg30[9:0]
     6/16: $0\reg31[20:0]
     7/16: $0\reg32[4:0]
     8/16: $0\reg33[14:0]
     9/16: $0\reg34[12:0]
    10/16: $0\reg35[19:0]
    11/16: $0\reg36[17:0]
    12/16: $0\reg37[18:0]
    13/16: $0\reg38[7:0]
    14/16: $0\reg39[6:0]
    15/16: $0\reg40[7:0]
    16/16: $0\reg41[18:0]
Creating decoders for process `\module9_1.$proc$syn_identity.v:149$857'.
     1/1: $1\reg17[18:0]
Creating decoders for process `\module9_1.$proc$syn_identity.v:148$856'.
     1/1: $1\reg16[13:0]
Creating decoders for process `\module9_1.$proc$syn_identity.v:147$855'.
     1/1: $1\reg15[12:0]
Creating decoders for process `\module9_1.$proc$syn_identity.v:167$810'.
     1/3: $0\reg17[18:0]
     2/3: $0\reg16[13:0]
     3/3: $0\reg15[12:0]
Creating decoders for process `\module75_1.$proc$syn_identity.v:54$809'.
     1/1: $1\reg82[15:0]
Creating decoders for process `\module75_1.$proc$syn_identity.v:53$808'.
     1/1: $1\reg83[21:0]
Creating decoders for process `\module75_1.$proc$syn_identity.v:52$807'.
     1/1: $1\reg84[17:0]
Creating decoders for process `\module75_1.$proc$syn_identity.v:51$806'.
     1/1: $1\reg85[20:0]
Creating decoders for process `\module75_1.$proc$syn_identity.v:50$805'.
     1/1: $1\reg86[2:0]
Creating decoders for process `\module75_1.$proc$syn_identity.v:49$804'.
     1/1: $1\reg87[10:0]
Creating decoders for process `\module75_1.$proc$syn_identity.v:48$803'.
     1/1: $1\reg88[20:0]
Creating decoders for process `\module75_1.$proc$syn_identity.v:47$802'.
     1/1: $1\reg89[4:0]
Creating decoders for process `\module75_1.$proc$syn_identity.v:46$801'.
     1/1: $1\reg90[5:0]
Creating decoders for process `\module75_1.$proc$syn_identity.v:45$800'.
     1/1: $1\reg91[8:0]
Creating decoders for process `\module75_1.$proc$syn_identity.v:74$732'.
     1/10: $0\reg82[15:0]
     2/10: $0\reg83[21:0]
     3/10: $0\reg84[17:0]
     4/10: $0\reg85[20:0]
     5/10: $0\reg86[2:0]
     6/10: $0\reg87[10:0]
     7/10: $0\reg88[20:0]
     8/10: $0\reg89[4:0]
     9/10: $0\reg90[5:0]
    10/10: $0\reg91[8:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:12$730'.
     1/1: $1\reg7[11:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:11$729'.
     1/1: $1\reg6[18:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:10$728'.
     1/1: $1\reg5[12:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:9$727'.
     1/1: $1\reg4[8:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:16$696'.
     1/4: $0\reg7[11:0]
     2/4: $0\reg6[18:0]
     3/4: $0\reg5[12:0]
     4/4: $0\reg4[8:0]

9.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

9.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\FDRE\INIT=1'0.\q_out' using process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:493$1023'.
  created $dff cell `$procdff$1182' with positive edge clock.
Creating register for signal `\top.$formal$top.v:13$1015_CHECK' using process `\top.$proc$top.v:11$1016'.
  created $dff cell `$procdff$1183' with positive edge clock.
Creating register for signal `\top.$formal$top.v:13$1015_EN' using process `\top.$proc$top.v:11$1016'.
  created $dff cell `$procdff$1184' with positive edge clock.
Creating register for signal `\module18_1.\reg41' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1185' with positive edge clock.
Creating register for signal `\module18_1.\reg40' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1186' with positive edge clock.
Creating register for signal `\module18_1.\reg39' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1187' with positive edge clock.
Creating register for signal `\module18_1.\reg38' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1188' with positive edge clock.
Creating register for signal `\module18_1.\reg37' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1189' with positive edge clock.
Creating register for signal `\module18_1.\reg36' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1190' with positive edge clock.
Creating register for signal `\module18_1.\reg35' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1191' with positive edge clock.
Creating register for signal `\module18_1.\reg34' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1192' with positive edge clock.
Creating register for signal `\module18_1.\reg33' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1193' with positive edge clock.
Creating register for signal `\module18_1.\reg32' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1194' with positive edge clock.
Creating register for signal `\module18_1.\reg31' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1195' with positive edge clock.
Creating register for signal `\module18_1.\reg30' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1196' with positive edge clock.
Creating register for signal `\module18_1.\reg29' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1197' with positive edge clock.
Creating register for signal `\module18_1.\reg28' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1198' with positive edge clock.
Creating register for signal `\module18_1.\reg27' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1199' with positive edge clock.
Creating register for signal `\module18_1.\reg26' using process `\module18_1.$proc$syn_identity.v:285$887'.
  created $dff cell `$procdff$1200' with positive edge clock.
Creating register for signal `\module9_1.\reg15' using process `\module9_1.$proc$syn_identity.v:167$810'.
  created $dff cell `$procdff$1201' with positive edge clock.
Creating register for signal `\module9_1.\reg16' using process `\module9_1.$proc$syn_identity.v:167$810'.
  created $dff cell `$procdff$1202' with positive edge clock.
Creating register for signal `\module9_1.\reg17' using process `\module9_1.$proc$syn_identity.v:167$810'.
  created $dff cell `$procdff$1203' with positive edge clock.
Creating register for signal `\module75_1.\reg91' using process `\module75_1.$proc$syn_identity.v:74$732'.
  created $dff cell `$procdff$1204' with positive edge clock.
Creating register for signal `\module75_1.\reg90' using process `\module75_1.$proc$syn_identity.v:74$732'.
  created $dff cell `$procdff$1205' with positive edge clock.
Creating register for signal `\module75_1.\reg89' using process `\module75_1.$proc$syn_identity.v:74$732'.
  created $dff cell `$procdff$1206' with positive edge clock.
Creating register for signal `\module75_1.\reg88' using process `\module75_1.$proc$syn_identity.v:74$732'.
  created $dff cell `$procdff$1207' with positive edge clock.
Creating register for signal `\module75_1.\reg87' using process `\module75_1.$proc$syn_identity.v:74$732'.
  created $dff cell `$procdff$1208' with positive edge clock.
Creating register for signal `\module75_1.\reg86' using process `\module75_1.$proc$syn_identity.v:74$732'.
  created $dff cell `$procdff$1209' with positive edge clock.
Creating register for signal `\module75_1.\reg85' using process `\module75_1.$proc$syn_identity.v:74$732'.
  created $dff cell `$procdff$1210' with positive edge clock.
Creating register for signal `\module75_1.\reg84' using process `\module75_1.$proc$syn_identity.v:74$732'.
  created $dff cell `$procdff$1211' with positive edge clock.
Creating register for signal `\module75_1.\reg83' using process `\module75_1.$proc$syn_identity.v:74$732'.
  created $dff cell `$procdff$1212' with positive edge clock.
Creating register for signal `\module75_1.\reg82' using process `\module75_1.$proc$syn_identity.v:74$732'.
  created $dff cell `$procdff$1213' with positive edge clock.
Creating register for signal `\top_1.\reg6' using process `\top_1.$proc$syn_identity.v:16$696'.
  created $dff cell `$procdff$1214' with positive edge clock.
Creating register for signal `\top_1.\reg4' using process `\top_1.$proc$syn_identity.v:16$696'.
  created $dff cell `$procdff$1215' with positive edge clock.
Creating register for signal `\top_1.\reg5' using process `\top_1.$proc$syn_identity.v:16$696'.
  created $dff cell `$procdff$1216' with positive edge clock.
Creating register for signal `\top_1.\reg7' using process `\top_1.$proc$syn_identity.v:16$696'.
  created $dff cell `$procdff$1217' with positive edge clock.

9.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:491$1024'.
Found and cleaned up 2 empty switches in `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:493$1023'.
Removing empty process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:493$1023'.
Removing empty process `top.$proc$top.v:13$1021'.
Removing empty process `top.$proc$top.v:11$1016'.
Removing empty process `module18_1.$proc$syn_identity.v:256$1014'.
Removing empty process `module18_1.$proc$syn_identity.v:255$1013'.
Removing empty process `module18_1.$proc$syn_identity.v:254$1012'.
Removing empty process `module18_1.$proc$syn_identity.v:253$1011'.
Removing empty process `module18_1.$proc$syn_identity.v:252$1010'.
Removing empty process `module18_1.$proc$syn_identity.v:251$1009'.
Removing empty process `module18_1.$proc$syn_identity.v:250$1008'.
Removing empty process `module18_1.$proc$syn_identity.v:249$1007'.
Removing empty process `module18_1.$proc$syn_identity.v:248$1006'.
Removing empty process `module18_1.$proc$syn_identity.v:247$1005'.
Removing empty process `module18_1.$proc$syn_identity.v:246$1004'.
Removing empty process `module18_1.$proc$syn_identity.v:245$1003'.
Removing empty process `module18_1.$proc$syn_identity.v:244$1002'.
Removing empty process `module18_1.$proc$syn_identity.v:243$1001'.
Removing empty process `module18_1.$proc$syn_identity.v:242$1000'.
Removing empty process `module18_1.$proc$syn_identity.v:241$999'.
Found and cleaned up 5 empty switches in `\module18_1.$proc$syn_identity.v:285$887'.
Removing empty process `module18_1.$proc$syn_identity.v:285$887'.
Removing empty process `module9_1.$proc$syn_identity.v:149$857'.
Removing empty process `module9_1.$proc$syn_identity.v:148$856'.
Removing empty process `module9_1.$proc$syn_identity.v:147$855'.
Removing empty process `module9_1.$proc$syn_identity.v:167$810'.
Removing empty process `module75_1.$proc$syn_identity.v:54$809'.
Removing empty process `module75_1.$proc$syn_identity.v:53$808'.
Removing empty process `module75_1.$proc$syn_identity.v:52$807'.
Removing empty process `module75_1.$proc$syn_identity.v:51$806'.
Removing empty process `module75_1.$proc$syn_identity.v:50$805'.
Removing empty process `module75_1.$proc$syn_identity.v:49$804'.
Removing empty process `module75_1.$proc$syn_identity.v:48$803'.
Removing empty process `module75_1.$proc$syn_identity.v:47$802'.
Removing empty process `module75_1.$proc$syn_identity.v:46$801'.
Removing empty process `module75_1.$proc$syn_identity.v:45$800'.
Found and cleaned up 3 empty switches in `\module75_1.$proc$syn_identity.v:74$732'.
Removing empty process `module75_1.$proc$syn_identity.v:74$732'.
Removing empty process `top_1.$proc$syn_identity.v:12$730'.
Removing empty process `top_1.$proc$syn_identity.v:11$729'.
Removing empty process `top_1.$proc$syn_identity.v:10$728'.
Removing empty process `top_1.$proc$syn_identity.v:9$727'.
Removing empty process `top_1.$proc$syn_identity.v:16$696'.
Cleaned up 10 empty switches.

9.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\LUT3\INIT=8'10110010.
Optimizing module $paramod\LUT3\INIT=8'10000001.
Optimizing module $paramod\LUT3\INIT=8'01000001.
Optimizing module $paramod\LUT4\INIT=16'0111111111111111.
Optimizing module BUFG.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00001000.
Optimizing module $paramod\LUT2\INIT=4'1000.
Optimizing module $paramod\LUT4\INIT=16'0000000011110010.
Optimizing module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6.
Optimizing module $paramod\LUT5\INIT=65464.
Optimizing module $paramod\LUT5\INIT=17728.
Optimizing module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6.
Optimizing module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6.
Optimizing module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6.
Optimizing module CARRY4.
Optimizing module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6.
Optimizing module VCC.
Optimizing module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
Optimizing module $paramod\LUT5\INIT=35328.
Optimizing module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6.
Optimizing module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6.
Optimizing module $paramod\LUT5\INIT=16.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0110.
Optimizing module $paramod\LUT4\INIT=16'1111111111101111.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT3\INIT=8'01111111.
Optimizing module GND.
Optimizing module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
Optimizing module OBUF.
Optimizing module IBUF.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT4\INIT=16'0000111111101110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module top.
Optimizing module top_2.
Optimizing module module18_1.
<suppressed ~33 debug messages>
Optimizing module module55_1.
<suppressed ~5 debug messages>
Optimizing module module9_1.
Optimizing module module75_1.
<suppressed ~12 debug messages>
Optimizing module top_1.
Optimizing module $paramod\LUT5\INIT=2.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT5\INIT=32768.
Optimizing module $paramod\LUT5\INIT=32'11111111111111110111111111111111.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT3\INIT=8'11010100.
Optimizing module $paramod\LUT3\INIT=8'00001110.

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10110010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111111111111111..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001000..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000011110010..
Finding unused cells or wires in module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6..
Finding unused cells or wires in module $paramod\LUT5\INIT=65464..
Finding unused cells or wires in module $paramod\LUT5\INIT=17728..
Finding unused cells or wires in module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6..
Finding unused cells or wires in module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6..
Finding unused cells or wires in module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
Finding unused cells or wires in module $paramod\LUT5\INIT=35328..
Finding unused cells or wires in module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6..
Finding unused cells or wires in module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6..
Finding unused cells or wires in module $paramod\LUT5\INIT=16..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111101111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01111111..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000111111101110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_2..
Finding unused cells or wires in module \module18_1..
Finding unused cells or wires in module \module55_1..
Finding unused cells or wires in module \module9_1..
Finding unused cells or wires in module \module75_1..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module $paramod\LUT5\INIT=2..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT5\INIT=32768..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111110111111111111111..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11010100..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001110..
Removed 39 unused cells and 276 unused wires.
<suppressed ~123 debug messages>

9.5. Executing CHECK pass (checking for obvious problems).
checking module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
checking module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
checking module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6..
checking module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6..
checking module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6..
checking module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6..
checking module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6..
checking module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6..
checking module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6..
checking module $paramod\FDRE\INIT=1'0..
checking module $paramod\LUT1\INIT=2'01..
checking module $paramod\LUT2\INIT=4'0001..
checking module $paramod\LUT2\INIT=4'0010..
checking module $paramod\LUT2\INIT=4'0110..
checking module $paramod\LUT2\INIT=4'1000..
checking module $paramod\LUT2\INIT=4'1110..
checking module $paramod\LUT3\INIT=8'00001000..
checking module $paramod\LUT3\INIT=8'00001110..
checking module $paramod\LUT3\INIT=8'01000001..
checking module $paramod\LUT3\INIT=8'01111111..
checking module $paramod\LUT3\INIT=8'10000001..
checking module $paramod\LUT3\INIT=8'10110010..
checking module $paramod\LUT3\INIT=8'11010100..
checking module $paramod\LUT4\INIT=16'0000000000000001..
checking module $paramod\LUT4\INIT=16'0000000011110010..
checking module $paramod\LUT4\INIT=16'0000111111101110..
checking module $paramod\LUT4\INIT=16'0111111111111111..
checking module $paramod\LUT4\INIT=16'1111111111101111..
checking module $paramod\LUT4\INIT=16'1111111111111110..
checking module $paramod\LUT5\INIT=1..
checking module $paramod\LUT5\INIT=16..
checking module $paramod\LUT5\INIT=17728..
checking module $paramod\LUT5\INIT=2..
checking module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
checking module $paramod\LUT5\INIT=32'11111111111111110111111111111111..
checking module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
checking module $paramod\LUT5\INIT=32768..
checking module $paramod\LUT5\INIT=35328..
checking module $paramod\LUT5\INIT=65464..
checking module BUFG..
checking module CARRY4..
checking module GND..
checking module IBUF..
checking module OBUF..
checking module VCC..
checking module module18_1..
checking module module55_1..
checking module module75_1..
checking module module9_1..
checking module top..
checking module top_1..
checking module top_2..
found and reported 0 problems.

9.6. Executing OPT pass (performing simple optimizations).

9.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
Optimizing module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
Optimizing module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6.
Optimizing module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6.
Optimizing module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6.
Optimizing module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6.
Optimizing module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6.
Optimizing module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6.
Optimizing module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'0110.
Optimizing module $paramod\LUT2\INIT=4'1000.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00001000.
Optimizing module $paramod\LUT3\INIT=8'00001110.
Optimizing module $paramod\LUT3\INIT=8'01000001.
Optimizing module $paramod\LUT3\INIT=8'01111111.
Optimizing module $paramod\LUT3\INIT=8'10000001.
Optimizing module $paramod\LUT3\INIT=8'10110010.
Optimizing module $paramod\LUT3\INIT=8'11010100.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000011110010.
Optimizing module $paramod\LUT4\INIT=16'0000111111101110.
Optimizing module $paramod\LUT4\INIT=16'0111111111111111.
Optimizing module $paramod\LUT4\INIT=16'1111111111101111.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=16.
Optimizing module $paramod\LUT5\INIT=17728.
Optimizing module $paramod\LUT5\INIT=2.
Optimizing module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111110111111111111111.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module $paramod\LUT5\INIT=32768.
Optimizing module $paramod\LUT5\INIT=35328.
Optimizing module $paramod\LUT5\INIT=65464.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module18_1.
Optimizing module module55_1.
Optimizing module module75_1.
Optimizing module module9_1.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6'.
Finding identical cells in module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.
Finding identical cells in module `$paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6'.
Finding identical cells in module `$paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6'.
Finding identical cells in module `$paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6'.
Finding identical cells in module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.
Finding identical cells in module `$paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6'.
Finding identical cells in module `$paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6'.
Finding identical cells in module `$paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0110'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1000'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00001000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00001110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01111111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10110010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11010100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000011110010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000111111101110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111111111111111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111101111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=16'.
Finding identical cells in module `$paramod\LUT5\INIT=17728'.
Finding identical cells in module `$paramod\LUT5\INIT=2'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10010110011010010110100110010110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111110111111111111111'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=32768'.
Finding identical cells in module `$paramod\LUT5\INIT=35328'.
Finding identical cells in module `$paramod\LUT5\INIT=65464'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module18_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\module55_1'.
Finding identical cells in module `\module75_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\module9_1'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 4 cells.

9.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FDRE\INIT=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\LUT1\INIT=2'01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00001110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01111111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'10000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'10110010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'11010100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000000000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000011110010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000111111101110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0111111111111111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1111111111101111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=17728..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111110111111111111111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32768..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=35328..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=65464..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \BUFG..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \CARRY4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \GND..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \IBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \OBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \VCC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module55_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module75_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module9_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

9.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
  Optimizing cells in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
  Optimizing cells in module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6.
  Optimizing cells in module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6.
  Optimizing cells in module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6.
  Optimizing cells in module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6.
  Optimizing cells in module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6.
  Optimizing cells in module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6.
  Optimizing cells in module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6.
  Optimizing cells in module $paramod\FDRE\INIT=1'0.
  Optimizing cells in module $paramod\LUT1\INIT=2'01.
  Optimizing cells in module $paramod\LUT2\INIT=4'0001.
  Optimizing cells in module $paramod\LUT2\INIT=4'0010.
  Optimizing cells in module $paramod\LUT2\INIT=4'0110.
  Optimizing cells in module $paramod\LUT2\INIT=4'1000.
  Optimizing cells in module $paramod\LUT2\INIT=4'1110.
  Optimizing cells in module $paramod\LUT3\INIT=8'00001000.
  Optimizing cells in module $paramod\LUT3\INIT=8'00001110.
  Optimizing cells in module $paramod\LUT3\INIT=8'01000001.
  Optimizing cells in module $paramod\LUT3\INIT=8'01111111.
  Optimizing cells in module $paramod\LUT3\INIT=8'10000001.
  Optimizing cells in module $paramod\LUT3\INIT=8'10110010.
  Optimizing cells in module $paramod\LUT3\INIT=8'11010100.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000000000001.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000011110010.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000111111101110.
  Optimizing cells in module $paramod\LUT4\INIT=16'0111111111111111.
  Optimizing cells in module $paramod\LUT4\INIT=16'1111111111101111.
  Optimizing cells in module $paramod\LUT4\INIT=16'1111111111111110.
  Optimizing cells in module $paramod\LUT5\INIT=1.
  Optimizing cells in module $paramod\LUT5\INIT=16.
  Optimizing cells in module $paramod\LUT5\INIT=17728.
  Optimizing cells in module $paramod\LUT5\INIT=2.
  Optimizing cells in module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111110111111111111111.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
  Optimizing cells in module $paramod\LUT5\INIT=32768.
  Optimizing cells in module $paramod\LUT5\INIT=35328.
  Optimizing cells in module $paramod\LUT5\INIT=65464.
  Optimizing cells in module \BUFG.
  Optimizing cells in module \CARRY4.
  Optimizing cells in module \GND.
  Optimizing cells in module \IBUF.
  Optimizing cells in module \OBUF.
  Optimizing cells in module \VCC.
  Optimizing cells in module \module18_1.
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:312$925: { \wire19 [11] \wire19 [12] \wire19 [13] \wire19 [14] \wire19 [15] \wire19 [16] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:293$896: { \wire23 [0] \wire23 [1] \wire23 [2] \wire23 [3] \wire23 [4] \wire23 [5] \wire23 [6] \wire23 [7] \wire23 [8] \wire23 [9] \wire23 [10] }
  Optimizing cells in module \module18_1.
  Optimizing cells in module \module55_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:216$868: { \wire59 [0] \wire59 [1] \wire59 [2] \wire59 [3] \wire59 [4] \wire59 [5] \wire59 [6] \wire59 [7] \wire59 [8] \wire59 [9] \wire59 [10] }
  Optimizing cells in module \module55_1.
  Optimizing cells in module \module75_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:84$751: { \wire81 [0] \wire81 [1] \wire81 [2] \wire81 [3] \wire81 [4] \wire81 [5] \wire81 [6] \wire81 [7] \wire81 [8] \wire81 [9] \wire81 [10] \wire81 [11] \wire81 [12] \wire81 [13] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:106$787: { $xnor$syn_identity.v:106$786_Y [0] $xnor$syn_identity.v:106$786_Y [1] $xnor$syn_identity.v:106$786_Y [2] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:99$771: { \reg84 [0] \reg84 [1] \reg84 [2] \reg84 [3] \reg84 [4] \reg84 [5] \reg84 [6] \reg84 [7] \reg84 [8] \reg84 [9] \reg84 [10] \reg84 [11] \reg84 [12] \reg84 [13] \reg84 [14] \reg84 [15] \reg84 [16] \reg84 [17] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:76$733: { \wire78 [0] \wire78 [1] \wire78 [2] \wire78 [3] }
  Optimizing cells in module \module75_1.
  Optimizing cells in module \module9_1.
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 7 changes.

9.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6'.
Finding identical cells in module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.
Finding identical cells in module `$paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6'.
Finding identical cells in module `$paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6'.
Finding identical cells in module `$paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6'.
Finding identical cells in module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.
Finding identical cells in module `$paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6'.
Finding identical cells in module `$paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6'.
Finding identical cells in module `$paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0110'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1000'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00001000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00001110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01111111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10110010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11010100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000011110010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000111111101110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111111111111111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111101111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=16'.
Finding identical cells in module `$paramod\LUT5\INIT=17728'.
Finding identical cells in module `$paramod\LUT5\INIT=2'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10010110011010010110100110010110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111110111111111111111'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=32768'.
Finding identical cells in module `$paramod\LUT5\INIT=35328'.
Finding identical cells in module `$paramod\LUT5\INIT=65464'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module18_1'.
Finding identical cells in module `\module55_1'.
Finding identical cells in module `\module75_1'.
Finding identical cells in module `\module9_1'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

9.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
Finding unused cells or wires in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
Finding unused cells or wires in module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6..
Finding unused cells or wires in module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6..
Finding unused cells or wires in module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6..
Finding unused cells or wires in module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6..
Finding unused cells or wires in module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6..
Finding unused cells or wires in module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6..
Finding unused cells or wires in module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0110..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1000..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01111111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10110010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11010100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000011110010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000111111101110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111111111111111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111101111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=16..
Finding unused cells or wires in module $paramod\LUT5\INIT=17728..
Finding unused cells or wires in module $paramod\LUT5\INIT=2..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111110111111111111111..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32768..
Finding unused cells or wires in module $paramod\LUT5\INIT=35328..
Finding unused cells or wires in module $paramod\LUT5\INIT=65464..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module18_1..
Finding unused cells or wires in module \module55_1..
Finding unused cells or wires in module \module75_1..
Finding unused cells or wires in module \module9_1..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 0 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

9.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
Optimizing module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
Optimizing module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6.
Optimizing module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6.
Optimizing module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6.
Optimizing module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6.
Optimizing module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6.
Optimizing module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6.
Optimizing module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'0110.
Optimizing module $paramod\LUT2\INIT=4'1000.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00001000.
Optimizing module $paramod\LUT3\INIT=8'00001110.
Optimizing module $paramod\LUT3\INIT=8'01000001.
Optimizing module $paramod\LUT3\INIT=8'01111111.
Optimizing module $paramod\LUT3\INIT=8'10000001.
Optimizing module $paramod\LUT3\INIT=8'10110010.
Optimizing module $paramod\LUT3\INIT=8'11010100.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000011110010.
Optimizing module $paramod\LUT4\INIT=16'0000111111101110.
Optimizing module $paramod\LUT4\INIT=16'0111111111111111.
Optimizing module $paramod\LUT4\INIT=16'1111111111101111.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=16.
Optimizing module $paramod\LUT5\INIT=17728.
Optimizing module $paramod\LUT5\INIT=2.
Optimizing module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111110111111111111111.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module $paramod\LUT5\INIT=32768.
Optimizing module $paramod\LUT5\INIT=35328.
Optimizing module $paramod\LUT5\INIT=65464.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module18_1.
Optimizing module module55_1.
Optimizing module module75_1.
Optimizing module module9_1.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.9. Rerunning OPT passes. (Maybe there is more to do..)

9.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FDRE\INIT=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\LUT1\INIT=2'01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00001110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01111111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'10000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'10110010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'11010100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000000000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000011110010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000111111101110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0111111111111111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1111111111101111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=17728..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111110111111111111111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32768..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=35328..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=65464..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \BUFG..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \CARRY4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \GND..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \IBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \OBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \VCC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module55_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module75_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module9_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

9.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
  Optimizing cells in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
  Optimizing cells in module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6.
  Optimizing cells in module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6.
  Optimizing cells in module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6.
  Optimizing cells in module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6.
  Optimizing cells in module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6.
  Optimizing cells in module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6.
  Optimizing cells in module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6.
  Optimizing cells in module $paramod\FDRE\INIT=1'0.
  Optimizing cells in module $paramod\LUT1\INIT=2'01.
  Optimizing cells in module $paramod\LUT2\INIT=4'0001.
  Optimizing cells in module $paramod\LUT2\INIT=4'0010.
  Optimizing cells in module $paramod\LUT2\INIT=4'0110.
  Optimizing cells in module $paramod\LUT2\INIT=4'1000.
  Optimizing cells in module $paramod\LUT2\INIT=4'1110.
  Optimizing cells in module $paramod\LUT3\INIT=8'00001000.
  Optimizing cells in module $paramod\LUT3\INIT=8'00001110.
  Optimizing cells in module $paramod\LUT3\INIT=8'01000001.
  Optimizing cells in module $paramod\LUT3\INIT=8'01111111.
  Optimizing cells in module $paramod\LUT3\INIT=8'10000001.
  Optimizing cells in module $paramod\LUT3\INIT=8'10110010.
  Optimizing cells in module $paramod\LUT3\INIT=8'11010100.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000000000001.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000011110010.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000111111101110.
  Optimizing cells in module $paramod\LUT4\INIT=16'0111111111111111.
  Optimizing cells in module $paramod\LUT4\INIT=16'1111111111101111.
  Optimizing cells in module $paramod\LUT4\INIT=16'1111111111111110.
  Optimizing cells in module $paramod\LUT5\INIT=1.
  Optimizing cells in module $paramod\LUT5\INIT=16.
  Optimizing cells in module $paramod\LUT5\INIT=17728.
  Optimizing cells in module $paramod\LUT5\INIT=2.
  Optimizing cells in module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111110111111111111111.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
  Optimizing cells in module $paramod\LUT5\INIT=32768.
  Optimizing cells in module $paramod\LUT5\INIT=35328.
  Optimizing cells in module $paramod\LUT5\INIT=65464.
  Optimizing cells in module \BUFG.
  Optimizing cells in module \CARRY4.
  Optimizing cells in module \GND.
  Optimizing cells in module \IBUF.
  Optimizing cells in module \OBUF.
  Optimizing cells in module \VCC.
  Optimizing cells in module \module18_1.
  Optimizing cells in module \module55_1.
  Optimizing cells in module \module75_1.
  Optimizing cells in module \module9_1.
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 0 changes.

9.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6'.
Finding identical cells in module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.
Finding identical cells in module `$paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6'.
Finding identical cells in module `$paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6'.
Finding identical cells in module `$paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6'.
Finding identical cells in module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.
Finding identical cells in module `$paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6'.
Finding identical cells in module `$paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6'.
Finding identical cells in module `$paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0110'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1000'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00001000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00001110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01111111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10110010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11010100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000011110010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000111111101110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111111111111111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111101111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=16'.
Finding identical cells in module `$paramod\LUT5\INIT=17728'.
Finding identical cells in module `$paramod\LUT5\INIT=2'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10010110011010010110100110010110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111110111111111111111'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=32768'.
Finding identical cells in module `$paramod\LUT5\INIT=35328'.
Finding identical cells in module `$paramod\LUT5\INIT=65464'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module18_1'.
Finding identical cells in module `\module55_1'.
Finding identical cells in module `\module75_1'.
Finding identical cells in module `\module9_1'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

9.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
Finding unused cells or wires in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
Finding unused cells or wires in module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6..
Finding unused cells or wires in module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6..
Finding unused cells or wires in module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6..
Finding unused cells or wires in module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6..
Finding unused cells or wires in module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6..
Finding unused cells or wires in module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6..
Finding unused cells or wires in module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0110..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1000..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01111111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10110010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11010100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000011110010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000111111101110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111111111111111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111101111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=16..
Finding unused cells or wires in module $paramod\LUT5\INIT=17728..
Finding unused cells or wires in module $paramod\LUT5\INIT=2..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111110111111111111111..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32768..
Finding unused cells or wires in module $paramod\LUT5\INIT=35328..
Finding unused cells or wires in module $paramod\LUT5\INIT=65464..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module18_1..
Finding unused cells or wires in module \module55_1..
Finding unused cells or wires in module \module75_1..
Finding unused cells or wires in module \module9_1..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..

9.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
Optimizing module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
Optimizing module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6.
Optimizing module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6.
Optimizing module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6.
Optimizing module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6.
Optimizing module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6.
Optimizing module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6.
Optimizing module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'0110.
Optimizing module $paramod\LUT2\INIT=4'1000.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00001000.
Optimizing module $paramod\LUT3\INIT=8'00001110.
Optimizing module $paramod\LUT3\INIT=8'01000001.
Optimizing module $paramod\LUT3\INIT=8'01111111.
Optimizing module $paramod\LUT3\INIT=8'10000001.
Optimizing module $paramod\LUT3\INIT=8'10110010.
Optimizing module $paramod\LUT3\INIT=8'11010100.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000011110010.
Optimizing module $paramod\LUT4\INIT=16'0000111111101110.
Optimizing module $paramod\LUT4\INIT=16'0111111111111111.
Optimizing module $paramod\LUT4\INIT=16'1111111111101111.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=16.
Optimizing module $paramod\LUT5\INIT=17728.
Optimizing module $paramod\LUT5\INIT=2.
Optimizing module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111110111111111111111.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module $paramod\LUT5\INIT=32768.
Optimizing module $paramod\LUT5\INIT=35328.
Optimizing module $paramod\LUT5\INIT=65464.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module18_1.
Optimizing module module55_1.
Optimizing module module75_1.
Optimizing module module9_1.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.16. Finished OPT passes. (There is nothing left to do.)

9.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 12 bits (of 13) from mux cell module18_1.$procmux$1108 ($mux).
Removed top 7 bits (of 15) from FF cell module18_1.$procdff$1200 ($dff).
Removed top 11 bits (of 13) from FF cell module18_1.$procdff$1198 ($dff).
Removed top 7 bits (of 8) from mux cell module18_1.$procmux$1129 ($mux).
Removed top 7 bits (of 15) from mux cell module18_1.$ternary$syn_identity.v:293$900 ($mux).
Removed top 6 bits (of 15) from port A of cell module18_1.$xnor$syn_identity.v:293$901 ($xnor).
Removed top 7 bits (of 15) from port B of cell module18_1.$xnor$syn_identity.v:293$901 ($xnor).
Removed top 2 bits (of 15) from port Y of cell module18_1.$xnor$syn_identity.v:293$901 ($xnor).
Removed top 12 bits (of 13) from port A of cell module18_1.$mul$syn_identity.v:304$910 ($mul).
Removed top 3 bits (of 11) from port A of cell module18_1.$sub$syn_identity.v:306$912 ($sub).
Removed top 11 bits (of 13) from port B of cell module18_1.$sub$syn_identity.v:306$912 ($sub).
Removed top 16 bits (of 24) from mux cell module18_1.$ternary$syn_identity.v:308$919 ($mux).
Removed top 6 bits (of 15) from port A of cell module18_1.$shl$syn_identity.v:329$941 ($shl).
Removed top 10 bits (of 18) from mux cell module18_1.$ternary$syn_identity.v:345$958 ($mux).
Removed top 10 bits (of 18) from port A of cell module18_1.$eq$syn_identity.v:345$959 ($eq).
Removed top 7 bits (of 18) from port B of cell module18_1.$eq$syn_identity.v:345$959 ($eq).
Removed top 10 bits (of 18) from port A of cell module18_1.$ne$syn_identity.v:351$967 ($ne).
Removed top 9 bits (of 18) from port B of cell module18_1.$ne$syn_identity.v:351$967 ($ne).
Removed top 20 bits (of 22) from mux cell module18_1.$ternary$syn_identity.v:350$973 ($mux).
Removed top 10 bits (of 38) from mux cell module18_1.$ternary$syn_identity.v:361$975 ($mux).
Removed top 10 bits (of 13) from mux cell module18_1.$ternary$syn_identity.v:362$977 ($mux).
Removed top 10 bits (of 19) from port A of cell module18_1.$sshr$syn_identity.v:370$991 ($sshr).
Removed top 6 bits (of 17) from port A of cell module18_1.$ge$syn_identity.v:371$994 ($ge).
Removed top 12 bits (of 13) from wire module18_1.$ge$syn_identity.v:304$908_Y.
Removed top 14 bits (of 15) from wire module18_1.$logic_not$syn_identity.v:293$897_Y.
Removed top 20 bits (of 21) from wire module18_1.$logic_not$syn_identity.v:312$926_Y.
Removed top 12 bits (of 13) from wire module18_1.$procmux$1108_Y.
Removed top 7 bits (of 8) from wire module18_1.$procmux$1129_Y.
Removed top 10 bits (of 11) from wire module18_1.$reduce_xnor$syn_identity.v:324$933_Y.
Removed top 7 bits (of 8) from wire module18_1.$reduce_xnor$syn_identity.v:334$943_Y.
Removed top 7 bits (of 8) from wire module18_1.$reduce_xnor$syn_identity.v:346$963_Y.
Removed top 9 bits (of 10) from wire module18_1.$reduce_xor$syn_identity.v:308$920_Y.
Removed top 7 bits (of 15) from wire module18_1.$ternary$syn_identity.v:293$900_Y.
Removed top 16 bits (of 24) from wire module18_1.$ternary$syn_identity.v:308$919_Y.
Removed top 10 bits (of 18) from wire module18_1.$ternary$syn_identity.v:345$958_Y.
Removed top 20 bits (of 22) from wire module18_1.$ternary$syn_identity.v:350$973_Y.
Removed top 10 bits (of 38) from wire module18_1.$ternary$syn_identity.v:361$975_Y.
Removed top 10 bits (of 13) from wire module18_1.$ternary$syn_identity.v:362$977_Y.
Removed top 1 bits (of 20) from wire module18_1.wire42.
Removed top 16 bits (of 20) from wire module18_1.wire46.
Removed top 17 bits (of 18) from port B of cell module55_1.$xor$syn_identity.v:216$870 ($xor).
Removed top 8 bits (of 18) from port Y of cell module55_1.$xor$syn_identity.v:216$870 ($xor).
Removed top 8 bits (of 18) from port A of cell module55_1.$xor$syn_identity.v:216$870 ($xor).
Removed top 7 bits (of 10) from port B of cell module55_1.$eq$syn_identity.v:215$866 ($eq).
Removed top 17 bits (of 18) from port A of cell module55_1.$xnor$syn_identity.v:216$867 ($xnor).
Removed top 8 bits (of 18) from port Y of cell module55_1.$xnor$syn_identity.v:216$867 ($xnor).
Removed top 17 bits (of 18) from wire module55_1.$logic_not$syn_identity.v:216$869_Y.
Removed top 8 bits (of 18) from wire module55_1.$xnor$syn_identity.v:216$867_Y.
Removed top 8 bits (of 18) from wire module55_1.$xor$syn_identity.v:216$870_Y.
Removed top 12 bits (of 20) from wire module55_1.wire61.
Removed top 17 bits (of 18) from wire module55_1.wire62.
Removed top 1 bits (of 11) from wire module55_1.wire63.
Removed top 15 bits (of 21) from FF cell module75_1.$procdff$1210 ($dff).
Removed top 2 bits (of 3) from port A of cell module75_1.$gt$syn_identity.v:73$731 ($gt).
Removed top 1 bits (of 12) from port B of cell module75_1.$xor$syn_identity.v:78$738 ($xor).
Removed top 3 bits (of 12) from mux cell module75_1.$ternary$syn_identity.v:81$744 ($mux).
Removed top 7 bits (of 19) from mux cell module75_1.$ternary$syn_identity.v:84$750 ($mux).
Removed top 18 bits (of 19) from port A of cell module75_1.$xnor$syn_identity.v:84$752 ($xnor).
Removed top 3 bits (of 19) from mux cell module75_1.$ternary$syn_identity.v:84$754 ($mux).
Removed top 4 bits (of 22) from mux cell module75_1.$ternary$syn_identity.v:88$761 ($mux).
Removed top 13 bits (of 14) from port A of cell module75_1.$gt$syn_identity.v:93$768 ($gt).
Removed top 13 bits (of 14) from port B of cell module75_1.$gt$syn_identity.v:93$768 ($gt).
Removed top 15 bits (of 16) from port B of cell module75_1.$xor$syn_identity.v:99$772 ($xor).
Removed top 5 bits (of 16) from port Y of cell module75_1.$xor$syn_identity.v:99$772 ($xor).
Removed top 5 bits (of 16) from port A of cell module75_1.$mul$syn_identity.v:99$776 ($mul).
Removed top 6 bits (of 22) from port A of cell module75_1.$le$syn_identity.v:104$783 ($le).
Removed top 2 bits (of 3) from port A of cell module75_1.$xnor$syn_identity.v:106$786 ($xnor).
Removed top 2 bits (of 5) from mux cell module75_1.$ternary$syn_identity.v:112$791 ($mux).
Removed top 8 bits (of 15) from port B of cell module75_1.$eq$syn_identity.v:124$799 ($eq).
Removed top 3 bits (of 19) from port Y of cell module75_1.$xnor$syn_identity.v:84$752 ($xnor).
Removed top 3 bits (of 4) from wire module75_1.$gt$syn_identity.v:93$768_Y.
Removed top 21 bits (of 22) from wire module75_1.$lt$syn_identity.v:86$757_Y.
Removed top 15 bits (of 16) from wire module75_1.$reduce_and$syn_identity.v:99$771_Y.
Removed top 4 bits (of 5) from wire module75_1.$reduce_or$syn_identity.v:106$787_Y.
Removed top 18 bits (of 19) from wire module75_1.$reduce_or$syn_identity.v:84$751_Y.
Removed top 13 bits (of 14) from wire module75_1.$reduce_xnor$syn_identity.v:93$767_Y.
Removed top 2 bits (of 3) from wire module75_1.$reduce_xor$syn_identity.v:106$785_Y.
Removed top 2 bits (of 5) from wire module75_1.$ternary$syn_identity.v:112$791_Y.
Removed top 3 bits (of 12) from wire module75_1.$ternary$syn_identity.v:81$744_Y.
Removed top 7 bits (of 19) from wire module75_1.$ternary$syn_identity.v:84$750_Y.
Removed top 3 bits (of 19) from wire module75_1.$ternary$syn_identity.v:84$754_Y.
Removed top 4 bits (of 22) from wire module75_1.$ternary$syn_identity.v:88$761_Y.
Removed top 5 bits (of 16) from wire module75_1.$ternary$syn_identity.v:99$775_Y.
Removed top 3 bits (of 19) from wire module75_1.$xnor$syn_identity.v:84$752_Y.
Removed top 7 bits (of 12) from wire module75_1.$xor$syn_identity.v:78$738_Y.
Removed top 13 bits (of 14) from wire module75_1.wire81.
Removed top 17 bits (of 18) from wire module75_1.wire92.
Removed top 2 bits (of 5) from wire module75_1.wire93.
Removed top 18 bits (of 19) from FF cell module9_1.$procdff$1203 ($dff).
Removed top 13 bits (of 14) from FF cell module9_1.$procdff$1202 ($dff).
Removed top 6 bits (of 13) from FF cell module9_1.$procdff$1201 ($dff).
Removed top 12 bits (of 13) from port A of cell module9_1.$ne$syn_identity.v:173$821 ($ne).
Removed top 13 bits (of 20) from mux cell module9_1.$ternary$syn_identity.v:182$833 ($mux).
Removed top 3 bits (of 14) from port Y of cell module9_1.$sshr$syn_identity.v:185$842 ($sshr).
Removed top 4 bits (of 13) from mux cell module9_1.$ternary$syn_identity.v:184$836 ($mux).
Removed top 4 bits (of 13) from port A of cell module9_1.$lt$syn_identity.v:184$837 ($lt).
Removed top 13 bits (of 14) from port A of cell module9_1.$neg$syn_identity.v:185$838 ($neg).
Removed top 13 bits (of 14) from port B of cell module9_1.$sshr$syn_identity.v:185$839 ($sshr).
Removed top 1 bits (of 2) from port A of cell module9_1.$or$syn_identity.v:185$841 ($or).
Removed top 2 bits (of 16) from port Y of cell module9_1.$or$syn_identity.v:188$844 ($or).
Removed top 2 bits (of 16) from port B of cell module9_1.$or$syn_identity.v:188$844 ($or).
Removed top 13 bits (of 14) from wire module9_1.$0\reg16[13:0].
Removed top 12 bits (of 13) from wire module9_1.$reduce_xnor$syn_identity.v:171$814_Y.
Removed top 4 bits (of 13) from wire module9_1.$ternary$syn_identity.v:184$836_Y.
Removed top 1 bits (of 17) from wire module9_1.wire50.
Removed top 14 bits (of 20) from wire module9_1.wire52.
Removed top 1 bits (of 9) from FF cell top_1.$procdff$1215 ($dff).
Removed top 1 bits (of 9) from port A of cell top_1.$le$syn_identity.v:23$708 ($le).
Removed top 7 bits (of 21) from port A of cell top_1.$add$syn_identity.v:23$712 ($add).
Removed top 14 bits (of 21) from port A of cell top_1.$and$syn_identity.v:23$713 ($and).
Removed top 14 bits (of 21) from port Y of cell top_1.$and$syn_identity.v:23$713 ($and).
Removed top 2 bits (of 21) from mux cell top_1.$ternary$syn_identity.v:23$714 ($mux).
Removed top 11 bits (of 12) from port A of cell top_1.$shl$syn_identity.v:26$721 ($shl).
Removed top 8 bits (of 9) from port A of cell top_1.$sub$syn_identity.v:27$723 ($sub).
Removed top 1 bits (of 9) from port B of cell top_1.$sub$syn_identity.v:27$723 ($sub).
Removed top 1 bits (of 9) from port A of cell top_1.$xor$syn_identity.v:27$724 ($xor).
Removed top 2 bits (of 21) from port Y of cell top_1.$add$syn_identity.v:23$712 ($add).
Removed top 2 bits (of 21) from port B of cell top_1.$add$syn_identity.v:23$712 ($add).
Removed top 2 bits (of 21) from mux cell top_1.$ternary$syn_identity.v:23$711 ($mux).
Removed top 2 bits (of 21) from port Y of cell top_1.$sshl$syn_identity.v:23$709 ($sshl).
Removed top 2 bits (of 21) from wire top_1.$add$syn_identity.v:23$712_Y.
Removed top 14 bits (of 21) from wire top_1.$and$syn_identity.v:23$713_Y.
Removed top 8 bits (of 9) from wire top_1.$logic_not$syn_identity.v:27$722_Y.
Removed top 11 bits (of 12) from wire top_1.$logic_or$syn_identity.v:26$720_Y.
Removed top 2 bits (of 21) from wire top_1.$sshl$syn_identity.v:23$709_Y.
Removed top 2 bits (of 21) from wire top_1.$ternary$syn_identity.v:23$711_Y.
Removed top 5 bits (of 21) from wire top_1.wire8.

9.8. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

9.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
Finding unused cells or wires in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
Finding unused cells or wires in module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6..
Finding unused cells or wires in module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6..
Finding unused cells or wires in module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6..
Finding unused cells or wires in module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6..
Finding unused cells or wires in module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6..
Finding unused cells or wires in module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6..
Finding unused cells or wires in module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0110..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1000..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01111111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10110010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11010100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000011110010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000111111101110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111111111111111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111101111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=16..
Finding unused cells or wires in module $paramod\LUT5\INIT=17728..
Finding unused cells or wires in module $paramod\LUT5\INIT=2..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111110111111111111111..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32768..
Finding unused cells or wires in module $paramod\LUT5\INIT=35328..
Finding unused cells or wires in module $paramod\LUT5\INIT=65464..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module18_1..
Finding unused cells or wires in module \module55_1..
Finding unused cells or wires in module \module75_1..
Finding unused cells or wires in module \module9_1..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 0 unused cells and 58 unused wires.
<suppressed ~5 debug messages>

9.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.11. Executing OPT pass (performing simple optimizations).

9.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6.
Optimizing module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
Optimizing module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6.
Optimizing module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6.
Optimizing module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6.
Optimizing module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6.
Optimizing module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6.
Optimizing module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6.
Optimizing module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'0110.
Optimizing module $paramod\LUT2\INIT=4'1000.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00001000.
Optimizing module $paramod\LUT3\INIT=8'00001110.
Optimizing module $paramod\LUT3\INIT=8'01000001.
Optimizing module $paramod\LUT3\INIT=8'01111111.
Optimizing module $paramod\LUT3\INIT=8'10000001.
Optimizing module $paramod\LUT3\INIT=8'10110010.
Optimizing module $paramod\LUT3\INIT=8'11010100.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000011110010.
Optimizing module $paramod\LUT4\INIT=16'0000111111101110.
Optimizing module $paramod\LUT4\INIT=16'0111111111111111.
Optimizing module $paramod\LUT4\INIT=16'1111111111101111.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=16.
Optimizing module $paramod\LUT5\INIT=17728.
Optimizing module $paramod\LUT5\INIT=2.
Optimizing module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111110111111111111111.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module $paramod\LUT5\INIT=32768.
Optimizing module $paramod\LUT5\INIT=35328.
Optimizing module $paramod\LUT5\INIT=65464.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module18_1.
<suppressed ~1 debug messages>
Optimizing module module55_1.
Optimizing module module75_1.
<suppressed ~1 debug messages>
Optimizing module module9_1.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6'.
Finding identical cells in module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.
Finding identical cells in module `$paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6'.
Finding identical cells in module `$paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6'.
Finding identical cells in module `$paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6'.
Finding identical cells in module `$paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6'.
Finding identical cells in module `$paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6'.
Finding identical cells in module `$paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6'.
Finding identical cells in module `$paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0110'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1000'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00001000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00001110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01111111'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10110010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11010100'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000011110010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000111111101110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111111111111111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111101111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=16'.
Finding identical cells in module `$paramod\LUT5\INIT=17728'.
Finding identical cells in module `$paramod\LUT5\INIT=2'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10010110011010010110100110010110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111110111111111111111'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=32768'.
Finding identical cells in module `$paramod\LUT5\INIT=35328'.
Finding identical cells in module `$paramod\LUT5\INIT=65464'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module18_1'.
Finding identical cells in module `\module55_1'.
Finding identical cells in module `\module75_1'.
Finding identical cells in module `\module9_1'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
Finding unused cells or wires in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
Finding unused cells or wires in module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6..
Finding unused cells or wires in module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6..
Finding unused cells or wires in module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6..
Finding unused cells or wires in module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6..
Finding unused cells or wires in module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6..
Finding unused cells or wires in module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6..
Finding unused cells or wires in module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0110..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1000..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00001110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01111111..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10110010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11010100..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000011110010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000111111101110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111111111111111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111101111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=16..
Finding unused cells or wires in module $paramod\LUT5\INIT=17728..
Finding unused cells or wires in module $paramod\LUT5\INIT=2..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111110111111111111111..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32768..
Finding unused cells or wires in module $paramod\LUT5\INIT=35328..
Finding unused cells or wires in module $paramod\LUT5\INIT=65464..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module18_1..
Finding unused cells or wires in module \module55_1..
Finding unused cells or wires in module \module75_1..
Finding unused cells or wires in module \module9_1..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

9.11.5. Finished fast OPT passes.

9.12. Printing statistics.

=== $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\FDRE\INIT=1'0 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            1
     $mux                            2

=== $paramod\LUT1\INIT=2'01 ===

   Number of wires:                  4
   Number of wire bits:              5
   Number of public wires:           4
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'0001 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'0010 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'0110 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'1000 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'1110 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'00001000 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'00001110 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'01000001 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'01111111 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'10000001 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'10110010 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'11010100 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0000000000000001 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0000000011110010 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0000111111101110 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0111111111111111 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'1111111111101111 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'1111111111111110 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=1 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=16 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=17728 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=2 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'10010110011010010110100110010110 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'11111111111111110111111111111111 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'11111111111111111111111111111110 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32768 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=35328 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=65464 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== BUFG ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== CARRY4 ===

   Number of wires:                  7
   Number of wire bits:             19
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $mux                            4
     $or                             1
     $xor                            1

=== GND ===

   Number of wires:                  1
   Number of wire bits:              1
   Number of public wires:           1
   Number of public wire bits:       1
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== IBUF ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== OBUF ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== VCC ===

   Number of wires:                  1
   Number of wire bits:              1
   Number of public wires:           1
   Number of public wire bits:       1
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== module18_1 ===

   Number of wires:                104
   Number of wire bits:           1371
   Number of public wires:          30
   Number of public wire bits:     662
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 92
     $dff                           16
     $eq                             1
     $ge                             2
     $logic_not                      3
     $lt                             3
     $mul                            2
     $mux                           32
     $ne                             2
     $neg                            1
     $not                            3
     $or                             2
     $reduce_and                     2
     $reduce_bool                   10
     $reduce_xnor                    4
     $reduce_xor                     1
     $shl                            1
     $shr                            1
     $sshr                           2
     $sub                            2
     $xnor                           2

=== module55_1 ===

   Number of wires:                 17
   Number of wire bits:            208
   Number of public wires:          10
   Number of public wire bits:     149
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $eq                             1
     $logic_not                      1
     $mux                            2
     $reduce_bool                    2
     $reduce_or                      1
     $xnor                           1
     $xor                            1

=== module75_1 ===

   Number of wires:                 69
   Number of wire bits:            824
   Number of public wires:          20
   Number of public wire bits:     376
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     $dff                           10
     $eq                             1
     $gt                             2
     $le                             2
     $logic_not                      1
     $logic_or                       1
     $lt                             1
     $mul                            1
     $mux                           21
     $ne                             1
     $neg                            1
     $or                             1
     $reduce_and                     2
     $reduce_bool                    9
     $reduce_or                      1
     $reduce_xnor                    1
     $reduce_xor                     1
     $xnor                           2
     $xor                            2

=== module9_1 ===

   Number of wires:                 46
   Number of wire bits:            935
   Number of public wires:          21
   Number of public wire bits:     394
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $dff                            3
     $logic_and                      1
     $logic_not                      1
     $lt                             1
     $mul                            2
     $mux                            6
     $ne                             1
     $neg                            4
     $not                            1
     $or                             2
     $reduce_bool                    5
     $reduce_xnor                    3
     $sshr                           2
     module18_1                      1
     module55_1                      1

=== top ===

   Number of wires:                 10
   Number of wire bits:            258
   Number of public wires:           7
   Number of public wire bits:     255
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $assert                         1
     $dff                            2
     $eq                             1
     top_1                           1
     top_2                           1

=== top_1 ===

   Number of wires:                 41
   Number of wire bits:            670
   Number of public wires:          12
   Number of public wire bits:     244
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                            2
     $and                            1
     $dff                            4
     $ge                             1
     $le                             1
     $logic_and                      1
     $logic_not                      1
     $logic_or                       2
     $mux                            7
     $not                            1
     $reduce_bool                    5
     $reduce_xnor                    1
     $shl                            1
     $sshl                           1
     $sub                            2
     $xor                            1
     module9_1                       1

=== top_2 ===

   Number of wires:                226
   Number of wire bits:            509
   Number of public wires:         219
   Number of public wire bits:     497
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                322
     $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6      1
     $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6      2
     $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6      1
     $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6      1
     $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6      1
     $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6     12
     $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6      1
     $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6      1
     $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6      1
     $paramod\FDRE\INIT=1'0         39
     $paramod\LUT1\INIT=2'01        16
     $paramod\LUT2\INIT=4'0001       2
     $paramod\LUT2\INIT=4'0010       2
     $paramod\LUT2\INIT=4'0110       1
     $paramod\LUT2\INIT=4'1000       1
     $paramod\LUT2\INIT=4'1110       3
     $paramod\LUT3\INIT=8'00001000      1
     $paramod\LUT3\INIT=8'00001110      1
     $paramod\LUT3\INIT=8'01000001      3
     $paramod\LUT3\INIT=8'01111111      1
     $paramod\LUT3\INIT=8'10000001      1
     $paramod\LUT3\INIT=8'10110010      1
     $paramod\LUT3\INIT=8'11010100      2
     $paramod\LUT4\INIT=16'0000000000000001      1
     $paramod\LUT4\INIT=16'0000000011110010      1
     $paramod\LUT4\INIT=16'0000111111101110      1
     $paramod\LUT4\INIT=16'0111111111111111      2
     $paramod\LUT4\INIT=16'1111111111101111      1
     $paramod\LUT4\INIT=16'1111111111111110     11
     $paramod\LUT5\INIT=1            1
     $paramod\LUT5\INIT=16           1
     $paramod\LUT5\INIT=17728       21
     $paramod\LUT5\INIT=2            1
     $paramod\LUT5\INIT=32'10010110011010010110100110010110      2
     $paramod\LUT5\INIT=32'11111111111111110111111111111111      1
     $paramod\LUT5\INIT=32'11111111111111111111111111111110      2
     $paramod\LUT5\INIT=32768        1
     $paramod\LUT5\INIT=35328        1
     $paramod\LUT5\INIT=65464        1
     BUFG                            1
     CARRY4                         15
     GND                             1
     IBUF                           73
     OBUF                           87
     VCC                             1

=== design hierarchy ===

   top                               1
     top_1                           1
       module9_1                     1
         module18_1                  1
         module55_1                  1
     top_2                           1
       $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6      1
       $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6      2
       $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6      1
       $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6      1
       $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6      1
       $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6     12
       $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6      1
       $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6      1
       $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6      1
       $paramod\FDRE\INIT=1'0       39
       $paramod\LUT1\INIT=2'01      16
       $paramod\LUT2\INIT=4'0001      2
       $paramod\LUT2\INIT=4'0010      2
       $paramod\LUT2\INIT=4'0110      1
       $paramod\LUT2\INIT=4'1000      1
       $paramod\LUT2\INIT=4'1110      3
       $paramod\LUT3\INIT=8'00001000      1
       $paramod\LUT3\INIT=8'00001110      1
       $paramod\LUT3\INIT=8'01000001      3
       $paramod\LUT3\INIT=8'01111111      1
       $paramod\LUT3\INIT=8'10000001      1
       $paramod\LUT3\INIT=8'10110010      1
       $paramod\LUT3\INIT=8'11010100      2
       $paramod\LUT4\INIT=16'0000000000000001      1
       $paramod\LUT4\INIT=16'0000000011110010      1
       $paramod\LUT4\INIT=16'0000111111101110      1
       $paramod\LUT4\INIT=16'0111111111111111      2
       $paramod\LUT4\INIT=16'1111111111101111      1
       $paramod\LUT4\INIT=16'1111111111111110     11
       $paramod\LUT5\INIT=1          1
       $paramod\LUT5\INIT=16         1
       $paramod\LUT5\INIT=17728     21
       $paramod\LUT5\INIT=2          1
       $paramod\LUT5\INIT=32'10010110011010010110100110010110      2
       $paramod\LUT5\INIT=32'11111111111111110111111111111111      1
       $paramod\LUT5\INIT=32'11111111111111111111111111111110      2
       $paramod\LUT5\INIT=32768      1
       $paramod\LUT5\INIT=35328      1
       $paramod\LUT5\INIT=65464      1
       BUFG                          1
       CARRY4                       15
       GND                           1
       IBUF                         73
       OBUF                         87
       VCC                           1

   Number of wires:               1918
   Number of wire bits:           8601
   Number of public wires:        1695
   Number of public wire bits:    6773
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                482
     $add                            3
     $and                            1
     $assert                         1
     $dff                           64
     $eq                             3
     $ge                             3
     $le                             1
     $logic_and                      2
     $logic_not                      6
     $logic_or                       2
     $lt                             4
     $mul                            4
     $mux                          185
     $ne                             3
     $neg                            5
     $not                            5
     $or                            19
     $reduce_and                     2
     $reduce_bool                   22
     $reduce_or                      1
     $reduce_xnor                    8
     $reduce_xor                     1
     $shiftx                       105
     $shl                            2
     $shr                            1
     $sshl                           1
     $sshr                           4
     $sub                            4
     $xnor                           3
     $xor                           17

9.13. Executing CHECK pass (checking for obvious problems).
checking module $paramod$20246d5e7b6bcf137d425da26da5fdd90dad3f52\LUT6..
checking module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
checking module $paramod$42b28105a9a862fe96fb4408c2f6a038f3479dc2\LUT6..
checking module $paramod$5000dfcc6b6076274589af648d56474541f5193e\LUT6..
checking module $paramod$594749ba2570109964467f5d84638c09ed867bc6\LUT6..
checking module $paramod$71e2bd1a2e98dd19a05887bd8f9a783071a69675\LUT6..
checking module $paramod$7e7a004c47d773b4a631d89dc9795692c3dbbbcd\LUT6..
checking module $paramod$b7d51ba198ee6eb3739880dcd2cf55fa107972c8\LUT6..
checking module $paramod$bb3b8381394f84c0c5204448d16710ec3dc542e1\LUT6..
checking module $paramod\FDRE\INIT=1'0..
checking module $paramod\LUT1\INIT=2'01..
checking module $paramod\LUT2\INIT=4'0001..
checking module $paramod\LUT2\INIT=4'0010..
checking module $paramod\LUT2\INIT=4'0110..
checking module $paramod\LUT2\INIT=4'1000..
checking module $paramod\LUT2\INIT=4'1110..
checking module $paramod\LUT3\INIT=8'00001000..
checking module $paramod\LUT3\INIT=8'00001110..
checking module $paramod\LUT3\INIT=8'01000001..
checking module $paramod\LUT3\INIT=8'01111111..
checking module $paramod\LUT3\INIT=8'10000001..
checking module $paramod\LUT3\INIT=8'10110010..
checking module $paramod\LUT3\INIT=8'11010100..
checking module $paramod\LUT4\INIT=16'0000000000000001..
checking module $paramod\LUT4\INIT=16'0000000011110010..
checking module $paramod\LUT4\INIT=16'0000111111101110..
checking module $paramod\LUT4\INIT=16'0111111111111111..
checking module $paramod\LUT4\INIT=16'1111111111101111..
checking module $paramod\LUT4\INIT=16'1111111111111110..
checking module $paramod\LUT5\INIT=1..
checking module $paramod\LUT5\INIT=16..
checking module $paramod\LUT5\INIT=17728..
checking module $paramod\LUT5\INIT=2..
checking module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
checking module $paramod\LUT5\INIT=32'11111111111111110111111111111111..
checking module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
checking module $paramod\LUT5\INIT=32768..
checking module $paramod\LUT5\INIT=35328..
checking module $paramod\LUT5\INIT=65464..
checking module BUFG..
checking module CARRY4..
checking module GND..
checking module IBUF..
checking module OBUF..
checking module VCC..
checking module module18_1..
checking module module55_1..
checking module module75_1..
checking module module9_1..
checking module top..
checking module top_1..
checking module top_2..
found and reported 0 problems.

10. Executing HIERARCHY pass (managing design hierarchy).

Syntax error in command `hierarchy -smtcheck':

    hierarchy [-check] [-top <module>]
    hierarchy -generate <cell-types> <port-decls>

In parametric designs, a module might exists in several variations with
different parameter values. This pass looks at all modules in the current
design an re-runs the language frontends for the parametric modules as
needed. It also resolves assignments to wired logic data types (wand/wor),
resolves positional module parameters, unroll array instances, and more.

    -check
        also check the design hierarchy. this generates an error when
        an unknown module is used as cell type.

    -simcheck
        like -check, but also throw an error if blackbox modules are
        instantiated, and throw an error if the design has no top module.

    -purge_lib
        by default the hierarchy command will not remove library (blackbox)
        modules. use this option to also remove unused blackbox modules.

    -libdir <directory>
        search for files named <module_name>.v in the specified directory
        for unknown modules and automatically run read_verilog for each
        unknown module.

    -keep_positionals
        per default this pass also converts positional arguments in cells
        to arguments using port names. This option disables this behavior.

    -keep_portwidths
        per default this pass adjusts the port width on cells that are
        module instances when the width does not match the module port. This
        option disables this behavior.

    -nodefaults
        do not resolve input port default values

    -nokeep_asserts
        per default this pass sets the "keep" attribute on all modules
        that directly or indirectly contain one or more formal properties.
        This option disables this behavior.

    -top <module>
        use the specified top module to build the design hierarchy. Modules
        outside this tree (unused modules) are removed.

        when the -top option is used, the 'top' attribute will be set on the
        specified top module. otherwise a module with the 'top' attribute set
        will implicitly be used as top module, if such a module exists.

    -auto-top
        automatically determine the top of the design hierarchy and mark it.

    -chparam name value 
       elaborate the top module using this parameter value. Modules on which
       this parameter does not exist may cause a warning message to be output.
       This option can be specified multiple times to override multiple
       parameters. String values must be passed in double quotes (").

In -generate mode this pass generates blackbox modules for the given cell
types (wildcards supported). For this the design is searched for cells that
match the given types and then the given port declarations are used to
determine the direction of the ports. The syntax for a port declaration is:

    {i|o|io}[@<num>]:<portname>

Input ports are specified with the 'i' prefix, output ports with the 'o'
prefix and inout ports with the 'io' prefix. The optional <num> specifies
the position of the port in the parameter list (needed when instantiated
using positional arguments). When <num> is not specified, the <portname> can
also contain wildcard characters.

This pass ignores the current selection and always operates on all modules
in the current design.

ERROR: Command syntax error: Unknown option or option in arguments.
> hierarchy -smtcheck
>           ^
