#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 24 14:54:58 2025
# Process ID: 229386
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/vivado.jou
# Running On: coder-hftsoi-hls1, OS: Linux, CPU Frequency: 2470.797 MHz, CPU Physical cores: 16, Host memory: 1081722 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.000 ; gain = 114.992 ; free physical = 785148 ; free virtual = 989835
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 229396
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2826.520 ; gain = 393.668 ; free physical = 784358 ; free virtual = 989193
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_40_6_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_40_6_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter din10_WIDTH bound to: 3 - type: integer 
	Parameter din11_WIDTH bound to: 3 - type: integer 
	Parameter din12_WIDTH bound to: 3 - type: integer 
	Parameter din13_WIDTH bound to: 3 - type: integer 
	Parameter din14_WIDTH bound to: 3 - type: integer 
	Parameter din15_WIDTH bound to: 3 - type: integer 
	Parameter din16_WIDTH bound to: 3 - type: integer 
	Parameter din17_WIDTH bound to: 3 - type: integer 
	Parameter din18_WIDTH bound to: 3 - type: integer 
	Parameter din19_WIDTH bound to: 3 - type: integer 
	Parameter din20_WIDTH bound to: 3 - type: integer 
	Parameter din21_WIDTH bound to: 3 - type: integer 
	Parameter din22_WIDTH bound to: 3 - type: integer 
	Parameter din23_WIDTH bound to: 3 - type: integer 
	Parameter din24_WIDTH bound to: 3 - type: integer 
	Parameter din25_WIDTH bound to: 3 - type: integer 
	Parameter din26_WIDTH bound to: 3 - type: integer 
	Parameter din27_WIDTH bound to: 3 - type: integer 
	Parameter din28_WIDTH bound to: 3 - type: integer 
	Parameter din29_WIDTH bound to: 3 - type: integer 
	Parameter din30_WIDTH bound to: 3 - type: integer 
	Parameter din31_WIDTH bound to: 3 - type: integer 
	Parameter din32_WIDTH bound to: 3 - type: integer 
	Parameter din33_WIDTH bound to: 3 - type: integer 
	Parameter din34_WIDTH bound to: 3 - type: integer 
	Parameter din35_WIDTH bound to: 3 - type: integer 
	Parameter din36_WIDTH bound to: 3 - type: integer 
	Parameter din37_WIDTH bound to: 3 - type: integer 
	Parameter din38_WIDTH bound to: 3 - type: integer 
	Parameter din39_WIDTH bound to: 3 - type: integer 
	Parameter din40_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_40_6_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_40_6_3_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1281]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1282]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1283]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1284]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1285]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1286]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1287]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1288]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1289]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1290]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1291]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1292]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1293]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1294]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1295]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1296]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1297]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1298]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1299]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1300]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1301]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1302]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1303]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1304]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1305]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1306]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1307]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1308]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1309]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1310]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1311]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1312]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1313]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1314]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1315]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1316]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1317]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1318]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1319]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1320]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1321]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1322]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1323]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1324]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1325]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1326]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1327]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1328]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1329]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1330]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1331]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1332]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1333]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1334]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1335]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1336]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1337]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1338]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1339]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1340]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1341]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1342]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1343]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1344]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1345]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1346]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1347]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1348]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1349]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1350]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1351]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1352]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1353]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1354]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1355]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1356]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1357]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1358]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1359]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1360]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1361]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1362]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1363]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1364]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1365]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1366]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1367]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1368]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1369]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1370]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1371]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1372]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1373]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1374]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1375]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1376]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1377]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1378]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1379]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:1380]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_13_4_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_13_4_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter din10_WIDTH bound to: 3 - type: integer 
	Parameter din11_WIDTH bound to: 3 - type: integer 
	Parameter din12_WIDTH bound to: 3 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_13_4_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_13_4_3_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_13_4_8_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_13_4_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_13_4_8_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_13_4_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_9_4_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_9_4_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_3_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_9_4_8_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_9_4_8_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_flow_control_loop_pipe' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_flow_control_loop_pipe' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/flatten/flatten-c1-out40/flatten-p15-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w3_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module hls_dummy_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_29_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_28_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_27_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_26_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_25_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3074.871 ; gain = 642.020 ; free physical = 783982 ; free virtual = 988925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3074.871 ; gain = 642.020 ; free physical = 783970 ; free virtual = 988925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3082.875 ; gain = 650.023 ; free physical = 783971 ; free virtual = 988926
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3748.125 ; gain = 1315.273 ; free physical = 783348 ; free virtual = 988346
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 15    
	   2 Input    8 Bit       Adders := 75    
	   9 Input    8 Bit       Adders := 15    
	   3 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 421   
	   4 Input    4 Bit       Adders := 210   
	   2 Input    4 Bit       Adders := 211   
	   3 Input    4 Bit       Adders := 420   
	   2 Input    2 Bit       Adders := 260   
+---XORs : 
	   2 Input      1 Bit         XORs := 201   
+---Registers : 
	               12 Bit    Registers := 10    
	                8 Bit    Registers := 779   
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 180   
	                2 Bit    Registers := 130   
	                1 Bit    Registers := 820   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 70    
	  10 Input    8 Bit        Muxes := 210   
	   2 Input    8 Bit        Muxes := 1411  
	   2 Input    7 Bit        Muxes := 50    
	   2 Input    6 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 242   
	   2 Input    2 Bit        Muxes := 132   
	   2 Input    1 Bit        Muxes := 591   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:37 . Memory (MB): peak = 4702.867 ; gain = 2270.016 ; free physical = 782110 ; free virtual = 987343
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 4702.867 ; gain = 2270.016 ; free physical = 782205 ; free virtual = 987438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 4702.867 ; gain = 2270.016 ; free physical = 782217 ; free virtual = 987487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 4702.867 ; gain = 2270.016 ; free physical = 782105 ; free virtual = 987354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:01:55 . Memory (MB): peak = 4702.867 ; gain = 2270.016 ; free physical = 782144 ; free virtual = 987393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 4702.867 ; gain = 2270.016 ; free physical = 782034 ; free virtual = 987282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 4702.867 ; gain = 2270.016 ; free physical = 782122 ; free virtual = 987370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 4702.867 ; gain = 2270.016 ; free physical = 782093 ; free virtual = 987342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 4702.867 ; gain = 2270.016 ; free physical = 782132 ; free virtual = 987381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1545|
|3     |LUT1   |   210|
|4     |LUT2   |  5887|
|5     |LUT3   |  2863|
|6     |LUT4   |  8679|
|7     |LUT5   |  2876|
|8     |LUT6   | 10159|
|9     |MUXF7  |    13|
|10    |FDRE   |  7339|
|11    |FDSE   |   392|
|12    |IBUF   |   324|
|13    |OBUF   |   363|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                     |Cells |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                           | 40651|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                               |   320|
|3     |  flatten_out_10_U                                                    |hls_dummy_fifo_w8_d2_S                                                                     |    41|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_485                                                        |    32|
|5     |  flatten_out_11_U                                                    |hls_dummy_fifo_w8_d2_S_0                                                                   |    42|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_484                                                        |    32|
|7     |  flatten_out_12_U                                                    |hls_dummy_fifo_w8_d2_S_1                                                                   |    42|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_483                                                        |    32|
|9     |  flatten_out_13_U                                                    |hls_dummy_fifo_w8_d2_S_2                                                                   |    44|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_482                                                        |    32|
|11    |  flatten_out_14_U                                                    |hls_dummy_fifo_w8_d2_S_3                                                                   |    41|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_481                                                        |    32|
|13    |  flatten_out_15_U                                                    |hls_dummy_fifo_w8_d2_S_4                                                                   |    41|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_480                                                        |    32|
|15    |  flatten_out_16_U                                                    |hls_dummy_fifo_w8_d2_S_5                                                                   |    41|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_479                                                        |    32|
|17    |  flatten_out_17_U                                                    |hls_dummy_fifo_w8_d2_S_6                                                                   |    44|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_478                                                        |    32|
|19    |  flatten_out_18_U                                                    |hls_dummy_fifo_w8_d2_S_7                                                                   |    44|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_477                                                        |    32|
|21    |  flatten_out_19_U                                                    |hls_dummy_fifo_w8_d2_S_8                                                                   |    42|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_476                                                        |    32|
|23    |  flatten_out_1_U                                                     |hls_dummy_fifo_w8_d2_S_9                                                                   |    42|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_475                                                        |    32|
|25    |  flatten_out_20_U                                                    |hls_dummy_fifo_w8_d2_S_10                                                                  |    42|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_474                                                        |    32|
|27    |  flatten_out_21_U                                                    |hls_dummy_fifo_w8_d2_S_11                                                                  |    41|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_473                                                        |    32|
|29    |  flatten_out_22_U                                                    |hls_dummy_fifo_w8_d2_S_12                                                                  |    42|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_472                                                        |    32|
|31    |  flatten_out_23_U                                                    |hls_dummy_fifo_w8_d2_S_13                                                                  |    41|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_471                                                        |    32|
|33    |  flatten_out_24_U                                                    |hls_dummy_fifo_w8_d2_S_14                                                                  |    42|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_470                                                        |    32|
|35    |  flatten_out_25_U                                                    |hls_dummy_fifo_w8_d2_S_15                                                                  |    47|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_469                                                        |    32|
|37    |  flatten_out_26_U                                                    |hls_dummy_fifo_w8_d2_S_16                                                                  |    43|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_468                                                        |    32|
|39    |  flatten_out_27_U                                                    |hls_dummy_fifo_w8_d2_S_17                                                                  |    83|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_467                                                        |    32|
|41    |  flatten_out_28_U                                                    |hls_dummy_fifo_w8_d2_S_18                                                                  |    41|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_466                                                        |    32|
|43    |  flatten_out_29_U                                                    |hls_dummy_fifo_w8_d2_S_19                                                                  |    41|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_465                                                        |    32|
|45    |  flatten_out_2_U                                                     |hls_dummy_fifo_w8_d2_S_20                                                                  |    41|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_464                                                        |    32|
|47    |  flatten_out_30_U                                                    |hls_dummy_fifo_w8_d2_S_21                                                                  |    41|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_463                                                        |    32|
|49    |  flatten_out_31_U                                                    |hls_dummy_fifo_w8_d2_S_22                                                                  |    41|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_462                                                        |    32|
|51    |  flatten_out_32_U                                                    |hls_dummy_fifo_w8_d2_S_23                                                                  |    41|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_461                                                        |    32|
|53    |  flatten_out_33_U                                                    |hls_dummy_fifo_w8_d2_S_24                                                                  |    41|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_460                                                        |    32|
|55    |  flatten_out_34_U                                                    |hls_dummy_fifo_w8_d2_S_25                                                                  |    44|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_459                                                        |    32|
|57    |  flatten_out_35_U                                                    |hls_dummy_fifo_w8_d2_S_26                                                                  |    43|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_458                                                        |    32|
|59    |  flatten_out_36_U                                                    |hls_dummy_fifo_w8_d2_S_27                                                                  |    41|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_457                                                        |    32|
|61    |  flatten_out_37_U                                                    |hls_dummy_fifo_w8_d2_S_28                                                                  |    41|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_456                                                        |    32|
|63    |  flatten_out_38_U                                                    |hls_dummy_fifo_w8_d2_S_29                                                                  |    42|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_455                                                        |    32|
|65    |  flatten_out_39_U                                                    |hls_dummy_fifo_w8_d2_S_30                                                                  |    42|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_454                                                        |    32|
|67    |  flatten_out_3_U                                                     |hls_dummy_fifo_w8_d2_S_31                                                                  |    41|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_453                                                        |    32|
|69    |  flatten_out_4_U                                                     |hls_dummy_fifo_w8_d2_S_32                                                                  |    42|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_452                                                        |    32|
|71    |  flatten_out_5_U                                                     |hls_dummy_fifo_w8_d2_S_33                                                                  |    43|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_451                                                        |    32|
|73    |  flatten_out_6_U                                                     |hls_dummy_fifo_w8_d2_S_34                                                                  |    42|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_450                                                        |    32|
|75    |  flatten_out_7_U                                                     |hls_dummy_fifo_w8_d2_S_35                                                                  |    41|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_449                                                        |    32|
|77    |  flatten_out_8_U                                                     |hls_dummy_fifo_w8_d2_S_36                                                                  |    42|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_448                                                        |    32|
|79    |  flatten_out_9_U                                                     |hls_dummy_fifo_w8_d2_S_37                                                                  |    41|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_447                                                        |    32|
|81    |  flatten_out_U                                                       |hls_dummy_fifo_w8_d2_S_38                                                                  |    43|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_446                                                        |    32|
|83    |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S_39                                                                  |    38|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_445                                                        |    25|
|85    |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_40                                                                  |    35|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_444                                                        |    25|
|87    |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_41                                                                  |    35|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_443                                                        |    25|
|89    |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_42                                                                  |    36|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_442                                                        |    25|
|91    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_43                                                                  |    37|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_441                                                        |    25|
|93    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_44                                                                  |    35|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_440                                                        |    25|
|95    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_45                                                                  |    35|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_439                                                        |    25|
|97    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_46                                                                  |    34|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_438                                                        |    25|
|99    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_47                                                                  |    34|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_437                                                        |    25|
|101   |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_48                                                                  |    35|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_436                                                        |    25|
|103   |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_49                                                                  |    35|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_435                                                        |    25|
|105   |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_50                                                                  |    35|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_434                                                        |    25|
|107   |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_51                                                                  |    35|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_433                                                        |    25|
|109   |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_52                                                                  |    35|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_432                                                        |    25|
|111   |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_53                                                                  |    36|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_431                                                        |    25|
|113   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w8_d2_S_54                                                                  |   425|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_430                                                        |   416|
|115   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w8_d2_S_55                                                                  |   423|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_429                                                        |   414|
|117   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w8_d2_S_56                                                                  |   422|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_428                                                        |   413|
|119   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w8_d2_S_57                                                                  |   423|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_427                                                        |   411|
|121   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w8_d2_S_58                                                                  |   418|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_426                                                        |   409|
|123   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_59                                                                  |   442|
|124   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_425                                                        |   433|
|125   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_60                                                                  |   440|
|126   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_424                                                        |   431|
|127   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_61                                                                  |   439|
|128   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_423                                                        |   429|
|129   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_62                                                                  |   437|
|130   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_422                                                        |   427|
|131   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_63                                                                  |   434|
|132   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_421                                                        |   425|
|133   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_64                                                                  |   432|
|134   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_420                                                        |   423|
|135   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_65                                                                  |   430|
|136   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_419                                                        |   421|
|137   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_66                                                                  |   429|
|138   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_418                                                        |   420|
|139   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_67                                                                  |   428|
|140   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_417                                                        |   418|
|141   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_68                                                                  |   444|
|142   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   434|
|143   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w3_d2_S                                                                     |   156|
|144   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_416                                                        |   147|
|145   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w3_d2_S_69                                                                  |    20|
|146   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_415                                                        |    10|
|147   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w3_d2_S_70                                                                  |   145|
|148   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_414                                                        |   136|
|149   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w3_d2_S_71                                                                  |    19|
|150   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_413                                                        |    10|
|151   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w3_d2_S_72                                                                  |   190|
|152   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_412                                                        |   181|
|153   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w3_d2_S_73                                                                  |    19|
|154   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_411                                                        |    10|
|155   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w3_d2_S_74                                                                  |   128|
|156   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_410                                                        |   119|
|157   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w3_d2_S_75                                                                  |    20|
|158   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_409                                                        |    11|
|159   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w3_d2_S_76                                                                  |   249|
|160   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_408                                                        |   240|
|161   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w3_d2_S_77                                                                  |    21|
|162   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_407                                                        |    10|
|163   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w3_d2_S_78                                                                  |    88|
|164   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_406                                                        |    79|
|165   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w3_d2_S_79                                                                  |    19|
|166   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_405                                                        |    10|
|167   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w3_d2_S_80                                                                  |   216|
|168   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_404                                                        |   207|
|169   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w3_d2_S_81                                                                  |    19|
|170   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_403                                                        |    10|
|171   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w3_d2_S_82                                                                  |   134|
|172   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_402                                                        |   125|
|173   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w3_d2_S_83                                                                  |    20|
|174   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_401                                                        |    10|
|175   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w3_d2_S_84                                                                  |   220|
|176   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_400                                                        |   211|
|177   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w3_d2_S_85                                                                  |    19|
|178   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_399                                                        |    10|
|179   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w3_d2_S_86                                                                  |   171|
|180   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_398                                                        |   162|
|181   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w3_d2_S_87                                                                  |    20|
|182   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_397                                                        |    11|
|183   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w3_d2_S_88                                                                  |   114|
|184   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_396                                                        |   105|
|185   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w3_d2_S_89                                                                  |    20|
|186   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_395                                                        |    11|
|187   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w3_d2_S_90                                                                  |   315|
|188   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_394                                                        |   306|
|189   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w3_d2_S_91                                                                  |    19|
|190   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_393                                                        |    10|
|191   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w3_d2_S_92                                                                  |   133|
|192   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_392                                                        |   124|
|193   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w3_d2_S_93                                                                  |    19|
|194   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_391                                                        |    10|
|195   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w3_d2_S_94                                                                  |   271|
|196   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_390                                                        |   262|
|197   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w3_d2_S_95                                                                  |    19|
|198   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_389                                                        |    10|
|199   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w3_d2_S_96                                                                  |   133|
|200   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_388                                                        |   124|
|201   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w3_d2_S_97                                                                  |    19|
|202   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_387                                                        |    10|
|203   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w3_d2_S_98                                                                  |   204|
|204   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_386                                                        |   195|
|205   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w3_d2_S_99                                                                  |    19|
|206   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_385                                                        |    10|
|207   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w3_d2_S_100                                                                 |   213|
|208   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_384                                                        |   204|
|209   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w3_d2_S_101                                                                 |    22|
|210   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_383                                                        |    12|
|211   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w3_d2_S_102                                                                 |   300|
|212   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_382                                                        |   290|
|213   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w3_d2_S_103                                                                 |    19|
|214   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_381                                                        |    10|
|215   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w3_d2_S_104                                                                 |   138|
|216   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_380                                                        |   129|
|217   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w3_d2_S_105                                                                 |    19|
|218   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_379                                                        |    10|
|219   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w3_d2_S_106                                                                 |   297|
|220   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_378                                                        |   288|
|221   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w3_d2_S_107                                                                 |    20|
|222   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_377                                                        |    10|
|223   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w3_d2_S_108                                                                 |   139|
|224   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_376                                                        |   129|
|225   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w3_d2_S_109                                                                 |    19|
|226   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_375                                                        |    10|
|227   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w3_d2_S_110                                                                 |   188|
|228   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_374                                                        |   179|
|229   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w3_d2_S_111                                                                 |    19|
|230   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_373                                                        |    10|
|231   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w3_d2_S_112                                                                 |   144|
|232   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_372                                                        |   135|
|233   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w3_d2_S_113                                                                 |    19|
|234   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_371                                                        |    10|
|235   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w3_d2_S_114                                                                 |   171|
|236   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_370                                                        |   162|
|237   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w3_d2_S_115                                                                 |    19|
|238   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_369                                                        |    10|
|239   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w3_d2_S_116                                                                 |   133|
|240   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_368                                                        |   124|
|241   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w3_d2_S_117                                                                 |    19|
|242   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_367                                                        |    10|
|243   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w3_d2_S_118                                                                 |   216|
|244   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_366                                                        |   205|
|245   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w3_d2_S_119                                                                 |    20|
|246   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_365                                                        |    10|
|247   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w3_d2_S_120                                                                 |   109|
|248   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_364                                                        |   100|
|249   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w3_d2_S_121                                                                 |    20|
|250   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_363                                                        |    11|
|251   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w3_d2_S_122                                                                 |   295|
|252   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_362                                                        |   286|
|253   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w3_d2_S_123                                                                 |    19|
|254   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_361                                                        |    10|
|255   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w3_d2_S_124                                                                 |   116|
|256   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_360                                                        |   107|
|257   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w3_d2_S_125                                                                 |    19|
|258   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_359                                                        |    10|
|259   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w3_d2_S_126                                                                 |   275|
|260   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg_358                                                        |   265|
|261   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w3_d2_S_127                                                                 |    19|
|262   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                                 |hls_dummy_fifo_w3_d2_S_ShiftReg                                                            |    10|
|263   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s               | 18604|
|264   |    mul_8s_7ns_14_1_1_U10                                             |hls_dummy_mul_8s_7ns_14_1_1                                                                |     9|
|265   |    mul_8s_7ns_14_1_1_U106                                            |hls_dummy_mul_8s_7ns_14_1_1_135                                                            |     9|
|266   |    mul_8s_7ns_14_1_1_U122                                            |hls_dummy_mul_8s_7ns_14_1_1_136                                                            |     9|
|267   |    mul_8s_7ns_14_1_1_U138                                            |hls_dummy_mul_8s_7ns_14_1_1_137                                                            |     9|
|268   |    mul_8s_7ns_14_1_1_U154                                            |hls_dummy_mul_8s_7ns_14_1_1_138                                                            |     9|
|269   |    mul_8s_7ns_14_1_1_U170                                            |hls_dummy_mul_8s_7ns_14_1_1_139                                                            |     9|
|270   |    mul_8s_7ns_14_1_1_U186                                            |hls_dummy_mul_8s_7ns_14_1_1_140                                                            |     9|
|271   |    mul_8s_7ns_14_1_1_U202                                            |hls_dummy_mul_8s_7ns_14_1_1_141                                                            |     9|
|272   |    mul_8s_7ns_14_1_1_U218                                            |hls_dummy_mul_8s_7ns_14_1_1_142                                                            |     9|
|273   |    mul_8s_7ns_14_1_1_U234                                            |hls_dummy_mul_8s_7ns_14_1_1_143                                                            |     9|
|274   |    mul_8s_7ns_14_1_1_U26                                             |hls_dummy_mul_8s_7ns_14_1_1_144                                                            |     9|
|275   |    mul_8s_7ns_14_1_1_U42                                             |hls_dummy_mul_8s_7ns_14_1_1_145                                                            |     9|
|276   |    mul_8s_7ns_14_1_1_U58                                             |hls_dummy_mul_8s_7ns_14_1_1_146                                                            |     9|
|277   |    mul_8s_7ns_14_1_1_U74                                             |hls_dummy_mul_8s_7ns_14_1_1_147                                                            |     9|
|278   |    mul_8s_7ns_14_1_1_U90                                             |hls_dummy_mul_8s_7ns_14_1_1_148                                                            |     9|
|279   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |    23|
|280   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_149                                                             |    26|
|281   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_150                                                             |    17|
|282   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_151                                                             |    27|
|283   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_152                                                             |    23|
|284   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_153                                                             |    17|
|285   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_154                                                             |    16|
|286   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_155                                                             |    25|
|287   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_156                                                             |    22|
|288   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_157                                                             |    22|
|289   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_158                                                             |    16|
|290   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_159                                                             |    28|
|291   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_160                                                             |    21|
|292   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_161                                                             |    17|
|293   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_162                                                             |    25|
|294   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_163                                                             |    23|
|295   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_164                                                             |    26|
|296   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_165                                                             |    17|
|297   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_166                                                             |    28|
|298   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_167                                                             |    23|
|299   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_168                                                             |    25|
|300   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_169                                                             |    17|
|301   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_170                                                             |    17|
|302   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_171                                                             |    25|
|303   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_172                                                             |    22|
|304   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_173                                                             |    16|
|305   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_174                                                             |    28|
|306   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_175                                                             |    21|
|307   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_176                                                             |    17|
|308   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_177                                                             |    25|
|309   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_178                                                             |    16|
|310   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_179                                                             |    23|
|311   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_180                                                             |    26|
|312   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_181                                                             |    17|
|313   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_182                                                             |    28|
|314   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_183                                                             |    23|
|315   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_184                                                             |    17|
|316   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_185                                                             |    17|
|317   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_186                                                             |    26|
|318   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_187                                                             |    22|
|319   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_188                                                             |    27|
|320   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_189                                                             |    16|
|321   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_190                                                             |    28|
|322   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_191                                                             |    21|
|323   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_192                                                             |    17|
|324   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_193                                                             |    25|
|325   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_194                                                             |    23|
|326   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_195                                                             |    26|
|327   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_196                                                             |    17|
|328   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_197                                                             |    27|
|329   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_198                                                             |    23|
|330   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_199                                                             |    22|
|331   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_200                                                             |    17|
|332   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_201                                                             |    17|
|333   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_202                                                             |    26|
|334   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_203                                                             |    23|
|335   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_204                                                             |    16|
|336   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_205                                                             |    28|
|337   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_206                                                             |    21|
|338   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_207                                                             |    17|
|339   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_208                                                             |    25|
|340   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_209                                                             |    16|
|341   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_210                                                             |    23|
|342   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_211                                                             |    26|
|343   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_212                                                             |    17|
|344   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_213                                                             |    27|
|345   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_214                                                             |    23|
|346   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_215                                                             |    17|
|347   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_216                                                             |    17|
|348   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_217                                                             |    26|
|349   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_218                                                             |    23|
|350   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_219                                                             |    17|
|351   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_220                                                             |    16|
|352   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_221                                                             |    33|
|353   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_222                                                             |    16|
|354   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_223                                                             |    17|
|355   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_224                                                             |    25|
|356   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_225                                                             |    23|
|357   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_226                                                             |    26|
|358   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_227                                                             |    17|
|359   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_228                                                             |    28|
|360   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_229                                                             |    23|
|361   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_230                                                             |    25|
|362   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_231                                                             |    17|
|363   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_232                                                             |    17|
|364   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_233                                                             |    26|
|365   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_234                                                             |    23|
|366   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_235                                                             |    17|
|367   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_236                                                             |    29|
|368   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_237                                                             |    21|
|369   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_238                                                             |    17|
|370   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_239                                                             |    25|
|371   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_240                                                             |    22|
|372   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_241                                                             |    23|
|373   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_242                                                             |    26|
|374   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_243                                                             |    17|
|375   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_244                                                             |    27|
|376   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_245                                                             |    23|
|377   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_246                                                             |    17|
|378   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_247                                                             |    17|
|379   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_248                                                             |    26|
|380   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_249                                                             |    23|
|381   |    mul_8s_8s_14_1_1_U199                                             |hls_dummy_mul_8s_8s_14_1_1_250                                                             |    17|
|382   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_251                                                             |    16|
|383   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_252                                                             |    29|
|384   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_253                                                             |    22|
|385   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_254                                                             |    17|
|386   |    mul_8s_8s_14_1_1_U204                                             |hls_dummy_mul_8s_8s_14_1_1_255                                                             |    25|
|387   |    mul_8s_8s_14_1_1_U205                                             |hls_dummy_mul_8s_8s_14_1_1_256                                                             |    23|
|388   |    mul_8s_8s_14_1_1_U206                                             |hls_dummy_mul_8s_8s_14_1_1_257                                                             |    26|
|389   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_258                                                             |    17|
|390   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_259                                                             |    27|
|391   |    mul_8s_8s_14_1_1_U209                                             |hls_dummy_mul_8s_8s_14_1_1_260                                                             |    23|
|392   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_261                                                             |    28|
|393   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_262                                                             |    17|
|394   |    mul_8s_8s_14_1_1_U211                                             |hls_dummy_mul_8s_8s_14_1_1_263                                                             |    17|
|395   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_264                                                             |    26|
|396   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_265                                                             |    23|
|397   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_266                                                             |    17|
|398   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_267                                                             |    34|
|399   |    mul_8s_8s_14_1_1_U216                                             |hls_dummy_mul_8s_8s_14_1_1_268                                                             |    17|
|400   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_269                                                             |    18|
|401   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_270                                                             |    25|
|402   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_271                                                             |    21|
|403   |    mul_8s_8s_14_1_1_U220                                             |hls_dummy_mul_8s_8s_14_1_1_272                                                             |    23|
|404   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_273                                                             |    26|
|405   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_274                                                             |    17|
|406   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_275                                                             |    27|
|407   |    mul_8s_8s_14_1_1_U224                                             |hls_dummy_mul_8s_8s_14_1_1_276                                                             |    23|
|408   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_277                                                             |    17|
|409   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_278                                                             |    17|
|410   |    mul_8s_8s_14_1_1_U227                                             |hls_dummy_mul_8s_8s_14_1_1_279                                                             |    26|
|411   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_280                                                             |    23|
|412   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_281                                                             |    17|
|413   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_282                                                             |    17|
|414   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_283                                                             |    29|
|415   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_284                                                             |    22|
|416   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_285                                                             |    18|
|417   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_286                                                             |    26|
|418   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_287                                                             |    25|
|419   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_288                                                             |    23|
|420   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_289                                                             |    25|
|421   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_290                                                             |    16|
|422   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_291                                                             |    27|
|423   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_292                                                             |    22|
|424   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_293                                                             |    16|
|425   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_294                                                             |    16|
|426   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_295                                                             |    25|
|427   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_296                                                             |    22|
|428   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_297                                                             |    16|
|429   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_298                                                             |    28|
|430   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_299                                                             |    21|
|431   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_300                                                             |    17|
|432   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_301                                                             |    25|
|433   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_302                                                             |    23|
|434   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_303                                                             |    26|
|435   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_304                                                             |    16|
|436   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_305                                                             |    27|
|437   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_306                                                             |    22|
|438   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_307                                                             |    16|
|439   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_308                                                             |    16|
|440   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_309                                                             |    25|
|441   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_310                                                             |    22|
|442   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_311                                                             |    16|
|443   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_312                                                             |    28|
|444   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_313                                                             |    21|
|445   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_314                                                             |    17|
|446   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_315                                                             |    25|
|447   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_316                                                             |    23|
|448   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_317                                                             |    26|
|449   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_318                                                             |    17|
|450   |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_319                                                             |    26|
|451   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_320                                                             |    22|
|452   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_321                                                             |    16|
|453   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_322                                                             |    16|
|454   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_323                                                             |    25|
|455   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_324                                                             |    22|
|456   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_325                                                             |    16|
|457   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_326                                                             |    28|
|458   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_327                                                             |    21|
|459   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_328                                                             |    17|
|460   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_329                                                             |    25|
|461   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_330                                                             |    23|
|462   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_331                                                             |    26|
|463   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_332                                                             |    17|
|464   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_333                                                             |    28|
|465   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_334                                                             |    22|
|466   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_335                                                             |    16|
|467   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_336                                                             |    16|
|468   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_337                                                             |    25|
|469   |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_338                                                             |    22|
|470   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_339                                                             |    16|
|471   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_340                                                             |    33|
|472   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_341                                                             |    16|
|473   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_342                                                             |    17|
|474   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_343                                                             |    25|
|475   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_344                                                             |    23|
|476   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_345                                                             |    26|
|477   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_346                                                             |    17|
|478   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_347                                                             |    28|
|479   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_348                                                             |    23|
|480   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_349                                                             |    16|
|481   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_350                                                             |    16|
|482   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_351                                                             |    25|
|483   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_352                                                             |    22|
|484   |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_353                                                             |    16|
|485   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_354                                                             |    28|
|486   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_355                                                             |    21|
|487   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_356                                                             |    17|
|488   |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_357                                                             |    25|
|489   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_1_3_s_w2_ROM_AUTbkb | 10803|
|490   |  sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_U0            |hls_dummy_sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_s                          |  4418|
|491   |    flow_control_loop_pipe_U                                          |hls_dummy_flow_control_loop_pipe                                                           |    15|
|492   |    mux_13_4_3_1_1_U313                                               |hls_dummy_mux_13_4_3_1_1                                                                   |     9|
|493   |    mux_13_4_3_1_1_U314                                               |hls_dummy_mux_13_4_3_1_1_128                                                               |     9|
|494   |    mux_13_4_3_1_1_U316                                               |hls_dummy_mux_13_4_3_1_1_129                                                               |     9|
|495   |    mux_13_4_3_1_1_U317                                               |hls_dummy_mux_13_4_3_1_1_130                                                               |     9|
|496   |    mux_13_4_3_1_1_U319                                               |hls_dummy_mux_13_4_3_1_1_131                                                               |     3|
|497   |    mux_13_4_3_1_1_U320                                               |hls_dummy_mux_13_4_3_1_1_132                                                               |     3|
|498   |    mux_13_4_8_1_1_U315                                               |hls_dummy_mux_13_4_8_1_1                                                                   |     8|
|499   |    mux_13_4_8_1_1_U318                                               |hls_dummy_mux_13_4_8_1_1_133                                                               |     8|
|500   |    mux_13_4_8_1_1_U321                                               |hls_dummy_mux_13_4_8_1_1_134                                                               |     8|
|501   |    mux_9_4_8_1_1_U324                                                |hls_dummy_mux_9_4_8_1_1                                                                    |     8|
|502   |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_4_U0     |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_15_4                     |  1621|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 4702.867 ; gain = 2270.016 ; free physical = 782133 ; free virtual = 987381
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 245 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 4702.867 ; gain = 2270.016 ; free physical = 782133 ; free virtual = 987382
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 4702.875 ; gain = 2270.016 ; free physical = 782133 ; free virtual = 987382
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 4702.875 ; gain = 0.000 ; free physical = 782355 ; free virtual = 987604
INFO: [Netlist 29-17] Analyzing 1883 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4758.895 ; gain = 0.000 ; free physical = 782271 ; free virtual = 987520
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 325 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 324 instances

Synth Design complete | Checksum: 4d332f4a
INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:09 . Memory (MB): peak = 4758.895 ; gain = 2349.895 ; free physical = 782280 ; free virtual = 987529
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4357.852; main = 4086.151; forked = 368.401
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5670.227; main = 4758.898; forked = 967.355
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 4822.926 ; gain = 64.031 ; free physical = 782300 ; free virtual = 987548

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 132124de1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4862.504 ; gain = 39.578 ; free physical = 782318 ; free virtual = 987612

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 327 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 135d18870

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4862.504 ; gain = 0.000 ; free physical = 782339 ; free virtual = 987588
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dd0853c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4862.504 ; gain = 0.000 ; free physical = 782220 ; free virtual = 987469
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1623ee1c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4862.504 ; gain = 0.000 ; free physical = 782318 ; free virtual = 987567
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 13f96c318

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4862.504 ; gain = 0.000 ; free physical = 782224 ; free virtual = 987503
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 13f96c318

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4862.504 ; gain = 0.000 ; free physical = 782277 ; free virtual = 987525
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13f96c318

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4862.504 ; gain = 0.000 ; free physical = 782277 ; free virtual = 987525

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13f96c318

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4862.504 ; gain = 0.000 ; free physical = 782279 ; free virtual = 987527

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13f96c318

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4862.504 ; gain = 0.000 ; free physical = 782279 ; free virtual = 987527

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4862.504 ; gain = 0.000 ; free physical = 782279 ; free virtual = 987527
Ending Netlist Obfuscation Task | Checksum: 13f96c318

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4862.504 ; gain = 0.000 ; free physical = 782279 ; free virtual = 987527
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4862.504 ; gain = 103.609 ; free physical = 782279 ; free virtual = 987527
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 24 14:57:27 2025...
