<!DOCTYPE html>
<html data-color-mode="light" data-dark-theme="dark" data-light-theme="light" lang="zh-CN">
<head>
    <meta content="text/html; charset=utf-8" http-equiv="content-type" />
    <meta name="viewport" content="width=device-width,initial-scale=1.0">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <link href='https://mirrors.sustech.edu.cn/cdnjs/ajax/libs/Primer/21.0.7/primer.css' rel='stylesheet' />
    
    <link rel="icon" href="https://avatars.githubusercontent.com/u/116006682?v=4"><script>
        let theme = localStorage.getItem("meek_theme") || "light";
        document.documentElement.setAttribute("data-color-mode", theme);
    </script>
<meta name="description" content="## 单周期处理器实验任务
1.总体说明
单周期CPU是最基础的处理器实现方式，所有指令在一个时钟周期内完成。">
<meta property="og:title" content="sigle_cpu exp">
<meta property="og:description" content="## 单周期处理器实验任务
1.总体说明
单周期CPU是最基础的处理器实现方式，所有指令在一个时钟周期内完成。">
<meta property="og:type" content="article">
<meta property="og:url" content="https://emo-ocean.github.io/post/sigle_cpu%20exp.html">
<meta property="og:image" content="https://avatars.githubusercontent.com/u/116006682?v=4">
<title>sigle_cpu exp</title>



</head>
<style>
body{box-sizing: border-box;min-width: 200px;max-width: 900px;margin: 20px auto;padding: 45px;font-size: 16px;font-family: sans-serif;line-height: 1.25;}
#header{display:flex;padding-bottom:8px;border-bottom: 1px solid var(--borderColor-muted, var(--color-border-muted));margin-bottom: 16px;}
#footer {margin-top:64px; text-align: center;font-size: small;}

</style>

<style>
.postTitle{margin: auto 0;font-size:40px;font-weight:bold;}
.title-right{display:flex;margin:auto 0 0 auto;}
.title-right .circle{padding: 14px 16px;margin-right:8px;}
#postBody{border-bottom: 1px solid var(--color-border-default);padding-bottom:36px;}
#postBody hr{height:2px;}
#cmButton{height:48px;margin-top:48px;}
#comments{margin-top:64px;}
.g-emoji{font-size:24px;}
@media (max-width: 600px) {
    body {padding: 8px;}
    .postTitle{font-size:24px;}
}
.copy-feedback {
    display: none;
    position: absolute;
    top: 10px;
    right: 50px;
    color: var(--color-fg-on-emphasis);
    background-color: var(--color-fg-muted);
    border-radius: 3px;
    padding: 5px 8px;
    font-size: 12px;
}
</style>




<body>
    <div id="header">
<h1 class="postTitle">sigle_cpu exp</h1>
<div class="title-right">
    <a href="https://emo-ocean.github.io" id="buttonHome" class="btn btn-invisible circle" title="首页">
        <svg class="octicon" width="16" height="16">
            <path id="pathHome" fill-rule="evenodd"></path>
        </svg>
    </a>
    
    <a href="https://github.com/emo-ocean/emo-ocean.github.io/issues/9" target="_blank" class="btn btn-invisible circle" title="Issue">
        <svg class="octicon" width="16" height="16">
            <path id="pathIssue" fill-rule="evenodd"></path>
        </svg>
    </a>
    

    <a class="btn btn-invisible circle" onclick="modeSwitch();" title="切换主题">
        <svg class="octicon" width="16" height="16" >
            <path id="themeSwitch" fill-rule="evenodd"></path>
        </svg>
    </a>

</div>
</div>
    <div id="content">
<div class="markdown-body" id="postBody"><h2>单周期处理器实验任务</h2>
<p>1.总体说明<br>
单周期CPU是最基础的处理器实现方式，所有指令在一个时钟周期内完成。<br>
预计通过所有实验（六个章节）实现一个支持10条指令的单周期cpu，其中可以选择三种不同的指令集对单周期cpu进行逐步实现，关于指令的讲解在ISA部分中查看。</p>
<p>1.1架构说明<br>
本实验设计搭建了一个基于模块化设计的简易 CPU 系统，其顶层模块为 cpu_sys。该系统通过模块实例化的方式，集成了处理器核心（cpu）、指令存储器（IM）、数据存储器（DM）以及通用寄存器文件（regfile）四个核心组件。各模块之间通过标准的信号接口进行通信，实现了简易指令获取、执行与数据读写操作的基本功能。其中cpu需要学生具体设计实现。</p>
<p><a target="_blank" rel="noopener noreferrer" href="https://github.com/user-attachments/assets/0ea7e236-afd5-43ec-b222-c2eb18741832"><img width="400" height="450" alt="Image" src="https://github.com/user-attachments/assets/0ea7e236-afd5-43ec-b222-c2eb18741832" style="max-width: 100%; height: auto; max-height: 450px;"></a></p>
<p>cpu_sys顶层代码：</p>
<pre lang="verilog" class="notranslate"><code class="notranslate">module cpu_sys(
   input    wire          clk,
   input    wire          rst,
   output   wire          dm_we,
   output   wire [31:0]   dm_addr,
   output   wire [31:0]   dm_wdata,
   output   wire          rf_we,
   output   wire [4:0]    rf_waddr,
   output   wire [31:0]   rf_wdata
);
wire  [31:0] im_addr;
wire  [31:0] im_radta,dm_rdata;
wire  [ 4:0] rf_addr1,rf_addr2;
wire  [31:0] rf_rdata1,rf_rdata2;
loongarch_cpu u_cpu(
   .clk      (clk),
   .rst      (rst),
   //im 与指令存储器的接口
   .im_addr  (im_addr),
   .im_rdata (im_radta),
   //dm 与数据存储器的接口
   .dm_addr  (dm_addr),
   .dm_we    (dm_we),
   .dm_wdata (dm_wdata),
   .dm_rdata (dm_rdata),
   //regfile 与寄存器堆的接口
   .rf_raddr1   (rf_addr1),
   .rf_rdata1   (rf_rdata1),
   .rf_raddr2   (rf_addr2),
   .rf_rdata2   (rf_rdata2),
   .rf_we       (rf_we),
   .rf_waddr    (rf_waddr),
   .rf_wdata    (rf_wdata)
);
im_4k    u_im(
   .addr    (im_addr),
   .rdata   (im_radta)
);
dm_4k    u_dm(
   .clk     (clk),
   .addr    (dm_addr),
   .we      (dm_we),
   .wdata   (dm_wdata),
   .rdata   (dm_rdata)
);
regfile  rf(
   .clk     (clk),
   .raddr1  (rf_addr1),
   .rdata1  (rf_rdata1),
   .raddr2  (rf_addr2),
   .rdata2  (rf_rdata2),
   .we      (rf_we),    
   .waddr   (rf_waddr),
   .wdata   (rf_wdata)
);
endmodule
</code></pre>
<p>1.2模块说明<br>
CPU模块：cpu<br>
该模块是处理器核心，需要实现指令译码、执行以及控制信号生成等功能。它与以下三个模块通过接口通信：<br>
与指令存储器 IM 通信：通过地址总线读取指令。<br>
与数据存储器 DM 通信：读取或写入数据。<br>
与寄存器文件 regfile 通信：读取源操作数，写回结果。</p>
<p>指令存储器模块：IM<br>
该模块为一个只读的4K字节大小指令存储器，负责根据 CPU 提供的地址返回对应的指令。其接口简单，仅包含地址输入和数据输出端口。</p>
<pre lang="verilog" class="notranslate"><code class="notranslate">module im_4k(
    input    wire  [31:0] addr,
    output   wire  [31:0] rdata
);
    reg [31:0] imem[1023:0];
    assign rdata = imem[addr[11:2]];
    endmodule   
</code></pre>
<p>数据存储器模块：DM<br>
为一个支持读写操作的数据存储模块，容量为4K字节。CPU 可以通过该模块进行数据加载和存储操作。其接口包括地址、写使能、写入数据和读出数据。</p>
<pre lang="verilog" class="notranslate"><code class="notranslate">module dm_4k(
   input    wire         clk,
   input    wire  [31:0] addr,
   input    wire         we,
   input    wire  [31:0] wdata,
   output   wire  [31:0] rdata
);
     
   reg [31:0] dmem[1023:0];

   always @(posedge clk) begin
      if (we)
         dmem[addr[11:2]] &lt;= wdata;
   end
   
   assign rdata = dmem[addr[11:2]];
endmodule  
</code></pre>
<p>通用寄存器文件模块：regfile<br>
该模块实现了寄存器堆，包含两个读端口和一个写端口。CPU 可通过此模块读取两个源操作数 ，并将执行结果写回到指定的寄存器地址。</p>
<pre lang="verilog" class="notranslate"><code class="notranslate">module regfile(
    input  wire        clk,
    // 1号读端口
    input  wire [ 4:0] raddr1,
    output wire [31:0] rdata1,
    // 2号读端口
    input  wire [ 4:0] raddr2,
    output wire [31:0] rdata2,
    // 写端口
    input  wire        we,       //写使能，高位有效
    input  wire [ 4:0] waddr,
    input  wire [31:0] wdata
);
    reg [31:0] rf[31:0];
    //写入always @(posedge clk) begin
    if (we) rf[waddr]&lt;= wdata;end
    //1号读端口输出
    assign rdata1 = (raddr1==5'b0) ? 32'b0 : rf[raddr1];
    //2号读端口输出
    assign rdata2 = (raddr2==5'b0) ? 32'b0 : rf[raddr2];
endmodule
</code></pre>
<p>2.Loongarch指令集</p>
<p>2.1 实验一： 第一条指令ORI的实现</p>
<p>题目说明：基于Loongarch指令集实现可以运行一条指令ORI的单周期处理器，本实验较为基础，所以采用挖空的形式对处理器的代码进行完善和逻辑梳理。通过实现第一条指令(ori指令)，帮助学生理解CPU的数据通路、控制器设计以及指令执行的全过程。</p>
<p>实验一待补充代码框架：</p>
<pre lang="verilog" class="notranslate"><code class="notranslate">module loongarch_cpu(
    input    wire           clk,
    input    wire           rst,
    //IM 指令存储
    output   wire   [31:0]  im_addr,    //访问指令存储器的地址
    input    wire   [31:0]  im_rdata,   //访问指令存储器的读数据
    //DM 数据存储
    output   wire   [31:0]  dm_addr,    //访问数据存储器的地址
    output   reg            dm_we,      //数据存储器的写使能
    output   wire   [31:0]  dm_wdata,   //写入数据存储器的数据
    input    wire   [31:0]  dm_rdata,   //访问数据存储器的读数据
    //regfile 寄存器堆
    // 1号读端口
    output   wire   [ 4:0]  rf_raddr1,  //第一个读端口读取寄存器的地址
    input    wire   [31:0]  rf_rdata1,  //第一个读端口读取寄存器得到的数据
    // 2号读端口
    output   wire   [ 4:0]  rf_raddr2,  //第二个读端口读取寄存器的地址
    input    wire   [31:0]  rf_rdata2,  //第二个读端口读取寄存器得到的数据
    // 写端口
    output   reg            rf_we,      //写使能，高位有效
    output   wire   [ 4:0]  rf_waddr,   //需要写入的寄存器的地址
    output   reg    [31:0]  rf_wdata    //需要写入寄存器的数据
);
    // PC 寄存器与有效标志
    reg  [31:0] pc;
    wire [31:0] next_pc;
    reg         valid;
    always @(posedge clk) begin
        if (rst)
            valid &lt;= 1'b0;
        else
            valid &lt;= 1'b1;
    end
    always @(posedge clk) begin
        if (rst)
            pc &lt;= 32'h0;
        else if (valid)
            pc &lt;= next_pc;
    end
    assign im_addr = ;//使用pc值取值
    assign next_pc = ;//暂时顺序执行每个周期加4，pc+4,下一次pc为当前加4
    //读取指令
    wire [31:0] inst = im_rdata;
    //判断指令
    wire inst_ori = inst[31:22] == 10'b00_0000_1110;//ori指令的31-22位
    // 寄存器地址与立即数提取
    wire [4:0] rj = inst[9:5];
    wire [4:0] rd = inst[4:0];
    wire [11:0] ui12 = inst[21:10];
    wire [31:0] imm = {20'b0, ui12};  // 零拓展
    
    assign rf_raddr1 = ;//读取的寄存器
    // 计算 ori 结果
    wire [31:0] ori_result = ;//填写自己的代码
    assign rf_waddr  = ;// ori 写入目标是 rd
    always @(*) begin
        if (valid &amp;&amp; inst_ori)//有效且是ori指令时寄存器写信号有效
            rf_we = 1'b1;
        else
            rf_we = 1'b0;
    end
    always @(*) begin
        if (inst_ori)
            rf_wdata = ;//填写需要写回的数据
        else
            rf_wdata = 32'b0;
    end
endmodule
</code></pre>
<p>顶层模块对应仿真testbench，其中im与dm内容如何生成并加载至指定文件中让tb读取仅供参考，将txt放置自己的路径中：</p>
<pre lang="verilog" class="notranslate"><code class="notranslate">`timescale 1ns / 1ps

module system_tb();
reg clk;
reg rst;
wire          dm_we,rf_we;
wire [31:0]   dm_addr,dm_wdata;
wire [4:0]    rf_waddr;
wire [31:0]   rf_wdata;
cpu_sys u_cpu_sys(
    .clk        (clk),
    .rst        (rst),
    .dm_we      (dm_we   ),
    .dm_addr    (dm_addr ),
    .dm_wdata   (dm_wdata),
    .rf_we      (rf_we   ),
    .rf_waddr   (rf_waddr),
    .rf_wdata   (rf_wdata)
);
integer i;
initial
begin
    $readmemh( "ORI.txt" , 
                u_cpu_sys.u_im.imem ) ; 
    clk = 1'b0;
    rst = 1'b1;
    #20;
    rst = 1'b0;
    #400;
    $finish;
end
always #5 clk=~clk;
always @(posedge clk) begin
    if (dm_we) begin
        $display("Data Memory Write - Addr: %h, Data: %h", dm_addr, dm_wdata);
    end
end
always @(posedge clk) begin
    if (rf_we) begin
        $display("Register File Write - Addr: %d, Data: %h", rf_waddr, rf_wdata);
    end
end
endmodule
</code></pre>
<p>实验一对应测试程序汇编与机器码（机器码可用loongarch编译工具链进行生成,也可根据指令格式自行校准）</p>
<pre lang="asm" class="notranslate"><code class="notranslate">    ori $r1,  $r0, 0x000F
    ori $r2,  $r0, 0x00F0
    ori $r3,  $r0, 0x0F00
    ori $r4,  $r2, 0x0005
    ori $r5,  $r3, 0x00F0
    ori $r6,  $r5, 0x000F
    ori $r7,  $r0, 0x0500
    ori $r7,  $r7, 0x0055
    ori $r8,  $r0, 0x0A00
    ori $r8,  $r8, 0x00AA
    ori $r9,  $r0, 0x0F00
    ori $r9,  $r9, 0x00F0
    ori $r9,  $r9, 0x000F
    ori $r10, $r7, 0x0AAA     
    ori $r10, $r7, 0x0A00
    ori $r10, $r10, 0x00AA
    ori $r11, $r10, 0x000F
    ori $r12, $r0, 0x0500
    ori $r12, $r12, 0x00A5
    ori $r13, $r12, 0x000A
    ori $r14, $r0, 0x0F00
    ori $r14, $r14, 0x00F0
    ori $r14, $r14, 0x0005
</code></pre>
<pre class="notranslate"><code class="notranslate">03803c01
0383c002
03bc0003
03801444
0383c065
03803ca6
03940007
038154e7
03a80008
0382a908
03bc0009
0383c129
03803d29
03aaa8ea
03a800ea
0382a94a
03803d4b
0394000c
0382958c
0380298d
03bc000e
0383c1ce
038015ce
</code></pre>
<p>2.2 实验二： addi.w与add.w指令的实现</p>
<p>题目说明：基于Loongarch指令集在已实现一条立即数运算指令的基础上实现addi.w与add.w指令，更深层地理解两条相同运算方式指令的区别。</p>
<p>测试程序：</p>
<pre lang="asm" class="notranslate"><code class="notranslate">addi.w $r1,  $r0, 1       
addi.w $r2,  $r1, 2       
addi.w $r3,  $r2, -1      
addi.w $r4,  $r3, 2047    
addi.w $r5,  $r4, -2048   
addi.w $r6,  $r5, 0       
addi.w $r7,  $r6, -6      
addi.w $r8,  $r7, 1000    
addi.w $r9,  $r8, -500    
addi.w $r10, $r9, 500     
add.w  $r11, $r1, $r2     
add.w  $r12, $r3, $r4     
add.w  $r13, $r5, $r6     
add.w  $r14, $r7, $r8     
add.w  $r15, $r9, $r10    
add.w  $r16, $r0, $r15     
add.w  $r17, $r16,$r15     
add.w  $r18, $r1, $r1     
add.w  $r19, $r18,$r1     
add.w  $r20, $r19,$r17    
ori    $r21, $r0,  0xFFF   
ori    $r22, $r21, 0x001   
ori    $r23, $r22, 0x0F0   
ori    $r24, $r1,  0xAAA   
ori    $r25, $r0,  0x000   
ori    $r26, $r25, 0x001   
ori    $r27, $r26, 0x002   
ori    $r28, $r27, 0x004   
ori    $r29, $r28, 0x008   
ori    $r30, $r29, 0x0F0 
</code></pre>
<p>机器码：</p>
<pre class="notranslate"><code class="notranslate">02800401
02800822
02bffc43
029ffc64
02a00085
028000a6
02bfe8c7
028fa0e8
02b83109
0287d12a
0010082b
0010106c
001018ad
001020ee
0010292f
00103c10
00103e11
00100432
00100653
00104674
03bffc15
038006b6
0383c2d7
03aaa838
03800019
0380073a
03800b5b
0380137c
0380239d
0383c3be
</code></pre>
<p>2.3 实验三： 算数与逻辑指令</p>
<p>题目说明：实现基于Loongarch指令集的ADDI.W, ADD.W, SUB.W, AND, ORI, XOR 六条指令。</p>
<p>测试程序：</p>
<pre lang="asm" class="notranslate"><code class="notranslate"># 测试：addi.w rd, rj, si12
addi.w $r1, $r0, 10      # $r1 = 10
addi.w $r2, $r1, 5       # $r2 = 15
addi.w $r3, $r2, -3      # $r3 = 12
addi.w $r4, $r3, 0       # $r4 = 12
addi.w $r5, $r4, -12     # $r5 = 0

# 测试：add.w rd, rj, rk
add.w $r6, $r1, $r2      # $r6 = 10 + 15 = 25
add.w $r7, $r3, $r4      # $r7 = 12 + 12 = 24
add.w $r8, $r5, $r6      # $r8 = 0 + 25 = 25
add.w $r9, $r7, $r8      # $r9 = 24 + 25 = 49
add.w $r10, $r9, $r1     # $r10 = 49 + 10 = 59

# 测试：sub.w rd, rj, rk
sub.w $r11, $r10, $r1    # $r11 = 59 - 10 = 49
sub.w $r12, $r11, $r2    # $r12 = 49 - 15 = 34
sub.w $r13, $r12, $r3    # $r13 = 34 - 12 = 22
sub.w $r14, $r13, $r4    # $r14 = 22 - 12 = 10
sub.w $r15, $r14, $r5    # $r15 = 10 - 0 = 10

# 测试：and rd, rj, rk
and $r16, $r10, $r9      # $r16 = 59 &amp; 49 = 17
and $r17, $r2, $r3       # $r17 = 15 &amp; 12 = 12
and $r18, $r4, $r5       # $r18 = 12 &amp; 0 = 0
and $r19, $r16, $r17     # $r19 = 17 &amp; 12 = 0
and $r20, $r19, $r18     # $r20 = 0 &amp; 0 = 0

# 测试：ori rd, rj, ui12
ori $r21, $r0,  0xF0F   
ori $r22, $r21, 0x0F0   
ori $r23, $r22, 0x001   
ori $r24, $r23, 0xF00   
ori $r25, $r24, 0x000   

# 测试：xor rd, rj, rk
xor $r26, $r24, $r25     
xor $r27, $r21, $r22     
xor $r28, $r27, $r23     
xor $r29, $r28, $r24     
xor $r30, $r29, $r0    
</code></pre>
<p>机器码：</p>
<pre class="notranslate"><code class="notranslate">02802801
02801422
02bff443
02800064
02bfd085
00100826
00101067
001018a8
001020e9
0010052a
0011054b
0011096c
00110d8d
001111ae
001115cf
0014a550
00148c51
00149492
0014c613
0014ca74
03bc3c15
0383c2b6
038006d7
03bc02f8
03800319
0015e71a
0015dabb
0015df7c
0015e39d
001583be
</code></pre>
<p>2.4 实验四：访存指令</p>
<p>题目说明：在六条运算指令实现的基础上实现Loongarch指令集的st.w，ld.w两条指令。</p>
<p>测试程序：</p>
<pre lang="asm" class="notranslate"><code class="notranslate"># 初始化寄存器
addi.w $r1, $r0, 100       # $r1 = 100  (要写入内存的数据)
addi.w $r2, $r0, 200       # $r2 = 200
addi.w $r3, $r0, 300       # $r3 = 300

# 设置基址
addi.w $r4, $r0, 0             # $r4 = buffer 的地址（基址）

# 测试 st.w：将数据存入内存
st.w $r1, $r4, 0           # buffer[0] = 100
st.w $r2, $r4, 4           # buffer[1] = 200
st.w $r3, $r4, 8           # buffer[2] = 300
st.w $r1, $r4, 12          # buffer[3] = 100
st.w $r2, $r4, 16          # buffer[4] = 200

# 清除目标寄存器
addi.w $r5, $r0, 0
addi.w $r6, $r0, 0
addi.w $r7, $r0, 0
addi.w $r8, $r0, 0
addi.w $r9, $r0, 0

# 测试 ld.w：从内存加载数据到寄存器
ld.w $r5, $r4, 0           # $r5 = buffer[0] = 100
ld.w $r6, $r4, 4           # $r6 = 200
ld.w $r7, $r4, 8           # $r7 = 300
ld.w $r8, $r4, 12          # $r8 = 100
ld.w $r9, $r4, 16          # $r9 = 200
</code></pre>
<p>机器码：</p>
<pre class="notranslate"><code class="notranslate">02819001
02832002
0284b003
02800004
29800081
29801082
29802083
29803081
29804082
02800005
02800006
02800007
02800008
02800009
28800085
28801086
28802087
28803088
28804089
</code></pre>
<p>2.5 实验五：转移指令</p>
<p>题目说明：在八条运算和访存指令实现的基础上实现Loongarch指令集的bne，blt两条指令。</p>
<p>测试程序：</p>
<pre lang="asm" class="notranslate"><code class="notranslate">_start:
    ori    $r12, $r0, 0x1      # r12 = 1 (对应原t0)
    ori    $r13, $r0, 0x1      # r13 = 1 (对应原t1)
    ori    $r3, $r0, 0x4       # r3 = 4 (对应原s1)
    ori    $r8, $r0, 0x100     # r8 = 0x100 (对应原t4)
    addi.w $r4, $r0, 0x0       # r4 = array地址(从零开始)(对应原a0)
    add.w  $r9, $r4, $r8       # r9 = array地址+0x100 (对应原t5)

loop:
    add.w  $r14, $r12, $r13    # r14 = r12+r13 (对应原t2)
    ori    $r12, $r13, 0x0     # r12 = r13 (对应原t0 = t1)
    ori    $r13, $r14, 0x0     # r13 = r14 (对应原t1 = t2)
    st.w   $r13, $r4, 0        # 存储r13到r4地址
    ld.w   $r15, $r4, 0        # 从r4地址加载到r15 (对应原t3)
    bne    $r13, $r15, end     # 如果r13 != r15则跳转到end
    ori    $r0, $r0, 0         # noop
    add.w  $r4, $r4, $r3       # r4 += 4 (对应原a0 += 4)
    bne    $r4, $r9, loop      # 如果r4 != r9则跳转到loop
    ori    $r0, $r0, 0         # noop

end:
    bne    $r3, $r0, end       # 如果r3 != 0则跳转到end (死循环)

.data
array:
</code></pre>
<p>机器码：</p>
<pre class="notranslate"><code class="notranslate">0380040c
0380040d
03801003
03840008
02800004
00102089
0010358e
038001ac
038001cd
2980008d
2880008f
5c0015af
03800000
00100c84
5fffe089
03800000
5c000060
</code></pre></div>
<div style="font-size:small;margin-top:8px;float:right;"></div>

<button class="btn btn-block" type="button" onclick="openComments()" id="cmButton">评论</button>
<div class="comments" id="comments"></div>

</div>
    <div id="footer"><div id="footer1">Copyright © <span id="copyrightYear"></span> <a href="https://emo-ocean.github.io">Emo-Ocean Learning Records</a></div>
<div id="footer2">
    <span id="runday"></span><span>Powered by <a href="https://meekdai.com/Gmeek.html" target="_blank">Gmeek</a></span>
</div>

<script>
var now=new Date();
document.getElementById("copyrightYear").innerHTML=now.getFullYear();

if(""!=""){
    var startSite=new Date("");
    var diff=now.getTime()-startSite.getTime();
    var diffDay=Math.floor(diff/(1000*60*60*24));
    document.getElementById("runday").innerHTML="网站运行"+diffDay+"天"+" • ";
}
</script></div>
</body>
<script>
var IconList={'sun': 'M8 10.5a2.5 2.5 0 100-5 2.5 2.5 0 000 5zM8 12a4 4 0 100-8 4 4 0 000 8zM8 0a.75.75 0 01.75.75v1.5a.75.75 0 01-1.5 0V.75A.75.75 0 018 0zm0 13a.75.75 0 01.75.75v1.5a.75.75 0 01-1.5 0v-1.5A.75.75 0 018 13zM2.343 2.343a.75.75 0 011.061 0l1.06 1.061a.75.75 0 01-1.06 1.06l-1.06-1.06a.75.75 0 010-1.06zm9.193 9.193a.75.75 0 011.06 0l1.061 1.06a.75.75 0 01-1.06 1.061l-1.061-1.06a.75.75 0 010-1.061zM16 8a.75.75 0 01-.75.75h-1.5a.75.75 0 010-1.5h1.5A.75.75 0 0116 8zM3 8a.75.75 0 01-.75.75H.75a.75.75 0 010-1.5h1.5A.75.75 0 013 8zm10.657-5.657a.75.75 0 010 1.061l-1.061 1.06a.75.75 0 11-1.06-1.06l1.06-1.06a.75.75 0 011.06 0zm-9.193 9.193a.75.75 0 010 1.06l-1.06 1.061a.75.75 0 11-1.061-1.06l1.06-1.061a.75.75 0 011.061 0z', 'moon': 'M9.598 1.591a.75.75 0 01.785-.175 7 7 0 11-8.967 8.967.75.75 0 01.961-.96 5.5 5.5 0 007.046-7.046.75.75 0 01.175-.786zm1.616 1.945a7 7 0 01-7.678 7.678 5.5 5.5 0 107.678-7.678z', 'sync': 'M1.705 8.005a.75.75 0 0 1 .834.656 5.5 5.5 0 0 0 9.592 2.97l-1.204-1.204a.25.25 0 0 1 .177-.427h3.646a.25.25 0 0 1 .25.25v3.646a.25.25 0 0 1-.427.177l-1.38-1.38A7.002 7.002 0 0 1 1.05 8.84a.75.75 0 0 1 .656-.834ZM8 2.5a5.487 5.487 0 0 0-4.131 1.869l1.204 1.204A.25.25 0 0 1 4.896 6H1.25A.25.25 0 0 1 1 5.75V2.104a.25.25 0 0 1 .427-.177l1.38 1.38A7.002 7.002 0 0 1 14.95 7.16a.75.75 0 0 1-1.49.178A5.5 5.5 0 0 0 8 2.5Z', 'home': 'M6.906.664a1.749 1.749 0 0 1 2.187 0l5.25 4.2c.415.332.657.835.657 1.367v7.019A1.75 1.75 0 0 1 13.25 15h-3.5a.75.75 0 0 1-.75-.75V9H7v5.25a.75.75 0 0 1-.75.75h-3.5A1.75 1.75 0 0 1 1 13.25V6.23c0-.531.242-1.034.657-1.366l5.25-4.2Zm1.25 1.171a.25.25 0 0 0-.312 0l-5.25 4.2a.25.25 0 0 0-.094.196v7.019c0 .138.112.25.25.25H5.5V8.25a.75.75 0 0 1 .75-.75h3.5a.75.75 0 0 1 .75.75v5.25h2.75a.25.25 0 0 0 .25-.25V6.23a.25.25 0 0 0-.094-.195Z', 'github': 'M8 0c4.42 0 8 3.58 8 8a8.013 8.013 0 0 1-5.45 7.59c-.4.08-.55-.17-.55-.38 0-.27.01-1.13.01-2.2 0-.75-.25-1.23-.54-1.48 1.78-.2 3.65-.88 3.65-3.95 0-.88-.31-1.59-.82-2.15.08-.2.36-1.02-.08-2.12 0 0-.67-.22-2.2.82-.64-.18-1.32-.27-2-.27-.68 0-1.36.09-2 .27-1.53-1.03-2.2-.82-2.2-.82-.44 1.1-.16 1.92-.08 2.12-.51.56-.82 1.28-.82 2.15 0 3.06 1.86 3.75 3.64 3.95-.23.2-.44.55-.51 1.07-.46.21-1.61.55-2.33-.66-.15-.24-.6-.83-1.23-.82-.67.01-.27.38.01.53.34.19.73.9.82 1.13.16.45.68 1.31 2.69.94 0 .67.01 1.3.01 1.49 0 .21-.15.45-.55.38A7.995 7.995 0 0 1 0 8c0-4.42 3.58-8 8-8Z', 'copy': 'M0 6.75C0 5.784.784 5 1.75 5h1.5a.75.75 0 0 1 0 1.5h-1.5a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-1.5a.75.75 0 0 1 1.5 0v1.5A1.75 1.75 0 0 1 9.25 16h-7.5A1.75 1.75 0 0 1 0 14.25Z M5 1.75C5 .784 5.784 0 6.75 0h7.5C15.216 0 16 .784 16 1.75v7.5A1.75 1.75 0 0 1 14.25 11h-7.5A1.75 1.75 0 0 1 5 9.25Zm1.75-.25a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-7.5a.25.25 0 0 0-.25-.25Z', 'check': 'M13.78 4.22a.75.75 0 0 1 0 1.06l-7.25 7.25a.75.75 0 0 1-1.06 0L2.22 9.28a.751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018L6 10.94l6.72-6.72a.75.75 0 0 1 1.06 0Z'};
var utterancesLoad=0;

let themeSettings={
    "dark": ["dark","moon","#00f0ff","dark-blue"],
    "light": ["light","sun","#ff5000","github-light"],
    "auto": ["auto","sync","","preferred-color-scheme"]
};
function changeTheme(mode, icon, color, utheme){
    document.documentElement.setAttribute("data-color-mode",mode);
    document.getElementById("themeSwitch").setAttribute("d",value=IconList[icon]);
    document.getElementById("themeSwitch").parentNode.style.color=color;
    if(utterancesLoad==1){utterancesTheme(utheme);}
}
function modeSwitch(){
    let currentMode=document.documentElement.getAttribute('data-color-mode');
    let newMode = currentMode === "light" ? "dark" : currentMode === "dark" ? "auto" : "light";
    localStorage.setItem("meek_theme", newMode);
    if(themeSettings[newMode]){
        changeTheme(...themeSettings[newMode]);
    }
}
function utterancesTheme(theme){
    const message={type:'set-theme',theme: theme};
    const iframe=document.getElementsByClassName('utterances-frame')[0];
    iframe.contentWindow.postMessage(message,'https://utteranc.es');
}
if(themeSettings[theme]){changeTheme(...themeSettings[theme]);}
console.log("\n %c Gmeek last https://github.com/Meekdai/Gmeek \n","padding:5px 0;background:#02d81d;color:#fff");
</script>

<script>
document.getElementById("pathHome").setAttribute("d",IconList["home"]);
document.getElementById("pathIssue").setAttribute("d",IconList["github"]);



function openComments(){
    cm=document.getElementById("comments");
    cmButton=document.getElementById("cmButton");
    cmButton.innerHTML="loading";
    span=document.createElement("span");
    span.setAttribute("class","AnimatedEllipsis");
    cmButton.appendChild(span);

    script=document.createElement("script");
    script.setAttribute("src","https://utteranc.es/client.js");
    script.setAttribute("repo","emo-ocean/emo-ocean.github.io");
    script.setAttribute("issue-term","title");
    
    if(localStorage.getItem("meek_theme")=="dark"){script.setAttribute("theme","dark-blue");}
    else if(localStorage.getItem("meek_theme")=="light") {script.setAttribute("theme","github-light");}
    else{script.setAttribute("theme","preferred-color-scheme");}
    
    script.setAttribute("crossorigin","anonymous");
    script.setAttribute("async","");
    cm.appendChild(script);

    int=self.setInterval("iFrameLoading()",200);
}

function iFrameLoading(){
    var utterances=document.getElementsByClassName('utterances');
    if(utterances.length==1){
        if(utterances[0].style.height!=""){
            utterancesLoad=1;
            int=window.clearInterval(int);
            document.getElementById("cmButton").style.display="none";
            console.log("utterances Load OK");
        }
    }
}

document.addEventListener('DOMContentLoaded', () => {
    const createClipboardHTML = (codeContent, additionalClasses = '') => `
        <pre class="notranslate"><code class="notranslate">${codeContent}</code></pre>
        <div class="clipboard-container position-absolute right-0 top-0 ${additionalClasses}">
            <clipboard-copy class="ClipboardButton btn m-2 p-0" role="button" style="display: inherit;">
                <svg height="16" width="16" class="octicon octicon-copy m-2"><path d="${IconList["copy"]}"></path></svg>
                <svg height="16" width="16" class="octicon octicon-check color-fg-success m-2 d-none"><path d="${IconList["check"]}"></path></svg>
            </clipboard-copy>
            <div class="copy-feedback">Copied!</div>
        </div>
    `;

    const handleCodeElements = (selector = '') => {
        document.querySelectorAll(selector).forEach(codeElement => {
            const codeContent = codeElement.innerHTML;
            const newStructure = document.createElement('div');
            newStructure.className = 'snippet-clipboard-content position-relative overflow-auto';
            newStructure.innerHTML = createClipboardHTML(codeContent);

            const parentElement = codeElement.parentElement;
            if (selector.includes('highlight')) {
                parentElement.insertBefore(newStructure, codeElement.nextSibling);
                parentElement.removeChild(codeElement);
            } else {
                parentElement.parentElement.replaceChild(newStructure, parentElement);
            }
        });
    };

    handleCodeElements('pre.notranslate > code.notranslate');
    handleCodeElements('div.highlight > pre.notranslate');

    let currentFeedback = null;
    document.querySelectorAll('clipboard-copy').forEach(copyButton => {
        copyButton.addEventListener('click', () => {
            const codeContent = copyButton.closest('.snippet-clipboard-content').innerText;
            const tempTextArea = document.createElement('textarea');
            tempTextArea.value = codeContent;
            document.body.appendChild(tempTextArea);
            tempTextArea.select();
            document.execCommand('copy');
            document.body.removeChild(tempTextArea);

            const copyIcon = copyButton.querySelector('.octicon-copy');
            const checkIcon = copyButton.querySelector('.octicon-check');
            const copyFeedback = copyButton.nextElementSibling;

            if (currentFeedback && currentFeedback !== copyFeedback) {currentFeedback.style.display = 'none';}
            currentFeedback = copyFeedback;

            copyIcon.classList.add('d-none');
            checkIcon.classList.remove('d-none');
            copyFeedback.style.display = 'block';
            copyButton.style.borderColor = 'var(--color-success-fg)';

            setTimeout(() => {
                copyIcon.classList.remove('d-none');
                checkIcon.classList.add('d-none');
                copyFeedback.style.display = 'none';
                copyButton.style.borderColor = '';
            }, 2000);
        });
    });
});

</script>


</html>
