// Seed: 3912486806
program module_0 (
    input tri id_0,
    input supply1 id_1
);
  wire id_3;
  reg id_4, id_5, id_6, id_7;
  id_8(
      .id_0(1)
  );
  assign module_1.type_9 = 0;
  generate
    always id_5 <= 1;
  endgenerate
endprogram
module module_1 (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    output logic id_3,
    output wor id_4
    , id_8,
    input tri0 id_5,
    input tri1 id_6
);
  final id_4 = 1 + 1;
  always begin : LABEL_0
    id_3 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
