<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\git\TRS-IO\src\fpga\m1\nano\v1.3-xray\TRS-IO\impl\gwsynthesis\TRS-IO.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\git\TRS-IO\src\fpga\m1\nano\v1.3-xray\TRS-IO\src\trs-io.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov 18 22:27:41 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7055</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3574</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>77</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_audio_s1/Q </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.714</td>
<td>28.000
<td>0.000</td>
<td>17.857</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.986</td>
<td>200.571
<td>0.000</td>
<td>2.493</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.986</td>
<td>200.571
<td>0.000</td>
<td>2.493</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>14.957</td>
<td>66.857
<td>0.000</td>
<td>7.479</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>24.929</td>
<td>40.114
<td>0.000</td>
<td>12.464</td>
<td>pll0/rpll_inst/CLKOUT</td>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>49.858</td>
<td>20.057
<td>0.000</td>
<td>24.929</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>27.000(MHz)</td>
<td>172.394(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_audio_4</td>
<td>50.000(MHz)</td>
<td>221.748(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>84.000(MHz)</td>
<td style="color: #FF0000;">51.935(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>40.114(MHz)</td>
<td>40.988(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>20.057(MHz)</td>
<td>84.481(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-204.311</td>
<td>58</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-8.088</td>
<td>orch85l_reg_2_s0/Q</td>
<td>audio_sample_word[0]_12_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.476</td>
<td>0.092</td>
<td>8.043</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-8.088</td>
<td>orch85l_reg_2_s0/Q</td>
<td>audio_sample_word[0]_15_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.476</td>
<td>0.092</td>
<td>8.043</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-7.940</td>
<td>orch85r_reg_0_s0/Q</td>
<td>audio_sample_word[1]_12_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.476</td>
<td>0.092</td>
<td>7.895</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-7.940</td>
<td>orch85r_reg_0_s0/Q</td>
<td>audio_sample_word[1]_15_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.476</td>
<td>0.092</td>
<td>7.895</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-7.350</td>
<td>TRS_A_4_s0/Q</td>
<td>stub_run_count_0_s3/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.855</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-7.350</td>
<td>TRS_A_4_s0/Q</td>
<td>stub_run_count_1_s5/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.855</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-7.107</td>
<td>TRS_A_4_s0/Q</td>
<td>trs_data_6_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.612</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-6.897</td>
<td>orch85r_reg_0_s0/Q</td>
<td>audio_sample_word[1]_11_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.476</td>
<td>0.092</td>
<td>6.852</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-6.878</td>
<td>TRS_A_13_s0/Q</td>
<td>trs_data_0_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.382</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-6.860</td>
<td>TRS_A_13_s0/Q</td>
<td>trs_data_1_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.365</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-6.149</td>
<td>TRS_A_4_s0/Q</td>
<td>trs_data_7_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.654</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-5.875</td>
<td>TRS_A_4_s0/Q</td>
<td>state_xray_1_s0/RESET</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.736</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-5.873</td>
<td>TRS_A_4_s0/Q</td>
<td>state_xray_0_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.734</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-5.856</td>
<td>stub_run_count_1_s5/Q</td>
<td>WAIT_s3/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.361</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-5.570</td>
<td>sound_idx_0_s0/Q</td>
<td>audio_sample_word[1]_8_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.476</td>
<td>0.092</td>
<td>5.524</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-5.280</td>
<td>TRS_A_4_s0/Q</td>
<td>trs_data_5_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>16.785</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-5.274</td>
<td>TRS_A_4_s0/Q</td>
<td>trs_data_3_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>16.779</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-5.153</td>
<td>stub_run_count_1_s5/Q</td>
<td>WAIT_s3/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.014</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-4.958</td>
<td>TRS_A_4_s0/Q</td>
<td>trs_data_4_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>16.463</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-4.943</td>
<td>orch85l_reg_2_s0/Q</td>
<td>audio_sample_word[0]_11_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.476</td>
<td>0.092</td>
<td>4.898</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-4.792</td>
<td>sound_idx_0_s0/Q</td>
<td>audio_sample_word[0]_8_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.476</td>
<td>0.092</td>
<td>4.746</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-4.771</td>
<td>stub_run_count_1_s5/Q</td>
<td>ESP_REQ_s2/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>16.632</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-4.621</td>
<td>TRS_A_4_s0/Q</td>
<td>xray_base_addr_1_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>16.483</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-4.621</td>
<td>TRS_A_4_s0/Q</td>
<td>xray_base_addr_2_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>16.483</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-4.621</td>
<td>TRS_A_4_s0/Q</td>
<td>xray_base_addr_3_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>16.483</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.685</td>
<td>n2861_s2/I0</td>
<td>clk_audio_s1/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_in:[R]</td>
<td>-0.000</td>
<td>-1.029</td>
<td>0.374</td>
</tr>
<tr>
<td>2</td>
<td>0.527</td>
<td>vga/z80_le18_y_reg_7_s0/Q</td>
<td>vga/z80_le18/dpb_inst_3/ADA[13]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>3</td>
<td>0.528</td>
<td>vga/z80_le18_y_reg_5_s0/Q</td>
<td>vga/z80_le18/dpb_inst_3/ADA[11]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>count_1_s1/Q</td>
<td>count_1_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>counter_25ms_0_s0/Q</td>
<td>counter_25ms_0_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>remaining_bits_to_send_5_s0/Q</td>
<td>remaining_bits_to_send_5_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>bitcnt_2_s0/Q</td>
<td>bitcnt_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>bytes_to_read_2_s0/Q</td>
<td>bytes_to_read_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>idx_2_s0/Q</td>
<td>idx_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>audio_cnt_0_s0/Q</td>
<td>audio_cnt_0_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_0_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_0_s1/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_1_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_1_s1/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>hdmi/cy_8_s1/Q</td>
<td>hdmi/cy_8_s1/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>hdmi/cx_0_s0/Q</td>
<td>hdmi/cx_0_s0/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>stub_run_count_0_s3/Q</td>
<td>stub_run_count_0_s3/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>stub_run_count_1_s5/Q</td>
<td>stub_run_count_1_s5/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>io_trigger_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>io_trigger_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>io_trigger_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>io_trigger_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>io_trigger_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>io_trigger_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>params[2]_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breakpoints[5]_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga/z80_le18/dpb_inst_0</td>
</tr>
<tr>
<td>10</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga/z80_le18/dpb_inst_5</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>69.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>orch85l_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word[0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.524</td>
<td>59.524</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.524</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.184</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>61.428</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>orch85l_reg_2_s0/CLK</td>
</tr>
<tr>
<td>61.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">orch85l_reg_2_s0/Q</td>
</tr>
<tr>
<td>62.698</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>n3316_s5/I1</td>
</tr>
<tr>
<td>63.759</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">n3316_s5/F</td>
</tr>
<tr>
<td>64.184</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>n3315_s4/I2</td>
</tr>
<tr>
<td>65.283</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">n3315_s4/F</td>
</tr>
<tr>
<td>65.294</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][A]</td>
<td>n3313_s4/I0</td>
</tr>
<tr>
<td>66.326</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[3][A]</td>
<td style=" background: #97FFFF;">n3313_s4/F</td>
</tr>
<tr>
<td>68.439</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>n3314_s3/I1</td>
</tr>
<tr>
<td>69.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td style=" background: #97FFFF;">n3314_s3/F</td>
</tr>
<tr>
<td>69.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word[0]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>61.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>audio_sample_word[0]_12_s0/CLK</td>
</tr>
<tr>
<td>61.783</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word[0]_12_s0</td>
</tr>
<tr>
<td>61.383</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>audio_sample_word[0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.224, 52.521%; route: 3.360, 41.780%; tC2Q: 0.458, 5.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>69.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>orch85l_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word[0]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.524</td>
<td>59.524</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.524</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.184</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>61.428</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>orch85l_reg_2_s0/CLK</td>
</tr>
<tr>
<td>61.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">orch85l_reg_2_s0/Q</td>
</tr>
<tr>
<td>62.698</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>n3316_s5/I1</td>
</tr>
<tr>
<td>63.759</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">n3316_s5/F</td>
</tr>
<tr>
<td>64.184</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>n3315_s4/I2</td>
</tr>
<tr>
<td>65.283</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">n3315_s4/F</td>
</tr>
<tr>
<td>65.294</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][A]</td>
<td>n3313_s4/I0</td>
</tr>
<tr>
<td>66.326</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[3][A]</td>
<td style=" background: #97FFFF;">n3313_s4/F</td>
</tr>
<tr>
<td>68.439</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>n3313_s3/I2</td>
</tr>
<tr>
<td>69.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td style=" background: #97FFFF;">n3313_s3/F</td>
</tr>
<tr>
<td>69.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td style=" font-weight:bold;">audio_sample_word[0]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>61.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>audio_sample_word[0]_15_s0/CLK</td>
</tr>
<tr>
<td>61.783</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word[0]_15_s0</td>
</tr>
<tr>
<td>61.383</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>audio_sample_word[0]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.224, 52.521%; route: 3.360, 41.780%; tC2Q: 0.458, 5.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>69.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>orch85r_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word[1]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.524</td>
<td>59.524</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.524</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.184</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>61.428</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>orch85r_reg_0_s0/CLK</td>
</tr>
<tr>
<td>61.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">orch85r_reg_0_s0/Q</td>
</tr>
<tr>
<td>63.523</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>n3304_s5/I3</td>
</tr>
<tr>
<td>64.149</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">n3304_s5/F</td>
</tr>
<tr>
<td>64.648</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>n3303_s4/I2</td>
</tr>
<tr>
<td>65.470</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[1][B]</td>
<td style=" background: #97FFFF;">n3303_s4/F</td>
</tr>
<tr>
<td>67.248</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n3301_s4/I0</td>
</tr>
<tr>
<td>68.280</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n3301_s4/F</td>
</tr>
<tr>
<td>68.291</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>n3302_s3/I1</td>
</tr>
<tr>
<td>69.323</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">n3302_s3/F</td>
</tr>
<tr>
<td>69.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">audio_sample_word[1]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>61.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>audio_sample_word[1]_12_s0/CLK</td>
</tr>
<tr>
<td>61.783</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word[1]_12_s0</td>
</tr>
<tr>
<td>61.383</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>audio_sample_word[1]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.512, 44.485%; route: 3.924, 49.710%; tC2Q: 0.458, 5.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>69.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>orch85r_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word[1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.524</td>
<td>59.524</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.524</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.184</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>61.428</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>orch85r_reg_0_s0/CLK</td>
</tr>
<tr>
<td>61.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">orch85r_reg_0_s0/Q</td>
</tr>
<tr>
<td>63.523</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>n3304_s5/I3</td>
</tr>
<tr>
<td>64.149</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">n3304_s5/F</td>
</tr>
<tr>
<td>64.648</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>n3303_s4/I2</td>
</tr>
<tr>
<td>65.470</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[1][B]</td>
<td style=" background: #97FFFF;">n3303_s4/F</td>
</tr>
<tr>
<td>67.248</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n3301_s4/I0</td>
</tr>
<tr>
<td>68.280</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n3301_s4/F</td>
</tr>
<tr>
<td>68.291</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>n3301_s3/I2</td>
</tr>
<tr>
<td>69.323</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">n3301_s3/F</td>
</tr>
<tr>
<td>69.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">audio_sample_word[1]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>61.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>audio_sample_word[1]_15_s0/CLK</td>
</tr>
<tr>
<td>61.783</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word[1]_15_s0</td>
</tr>
<tr>
<td>61.383</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>audio_sample_word[1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.512, 44.485%; route: 3.924, 49.710%; tC2Q: 0.458, 5.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stub_run_count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>TRS_A_4_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">TRS_A_4_s0/Q</td>
</tr>
<tr>
<td>3.675</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n1992_s119/I3</td>
</tr>
<tr>
<td>4.707</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n1992_s119/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n1992_s95/I2</td>
</tr>
<tr>
<td>5.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n1992_s95/F</td>
</tr>
<tr>
<td>6.988</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>n1992_s54/I3</td>
</tr>
<tr>
<td>8.020</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">n1992_s54/F</td>
</tr>
<tr>
<td>9.309</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>n1992_s24/I3</td>
</tr>
<tr>
<td>10.341</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">n1992_s24/F</td>
</tr>
<tr>
<td>11.646</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>n1992_s8/I3</td>
</tr>
<tr>
<td>12.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">n1992_s8/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>n1992_s3/I3</td>
</tr>
<tr>
<td>13.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">n1992_s3/F</td>
</tr>
<tr>
<td>14.310</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>n1992_s1/I0</td>
</tr>
<tr>
<td>14.936</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">n1992_s1/F</td>
</tr>
<tr>
<td>15.740</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>n1992_s0/I0</td>
</tr>
<tr>
<td>16.839</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C12[2][B]</td>
<td style=" background: #97FFFF;">n1992_s0/F</td>
</tr>
<tr>
<td>18.501</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>n4377_s0/I0</td>
</tr>
<tr>
<td>19.303</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">n4377_s0/F</td>
</tr>
<tr>
<td>19.727</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n2081_s3/I3</td>
</tr>
<tr>
<td>20.759</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n2081_s3/F</td>
</tr>
<tr>
<td>20.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">stub_run_count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>stub_run_count_0_s3/CLK</td>
</tr>
<tr>
<td>13.409</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>stub_run_count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.331, 49.489%; route: 9.066, 48.081%; tC2Q: 0.458, 2.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stub_run_count_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>TRS_A_4_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">TRS_A_4_s0/Q</td>
</tr>
<tr>
<td>3.675</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n1992_s119/I3</td>
</tr>
<tr>
<td>4.707</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n1992_s119/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n1992_s95/I2</td>
</tr>
<tr>
<td>5.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n1992_s95/F</td>
</tr>
<tr>
<td>6.988</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>n1992_s54/I3</td>
</tr>
<tr>
<td>8.020</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">n1992_s54/F</td>
</tr>
<tr>
<td>9.309</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>n1992_s24/I3</td>
</tr>
<tr>
<td>10.341</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">n1992_s24/F</td>
</tr>
<tr>
<td>11.646</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>n1992_s8/I3</td>
</tr>
<tr>
<td>12.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">n1992_s8/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>n1992_s3/I3</td>
</tr>
<tr>
<td>13.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">n1992_s3/F</td>
</tr>
<tr>
<td>14.310</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>n1992_s1/I0</td>
</tr>
<tr>
<td>14.936</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">n1992_s1/F</td>
</tr>
<tr>
<td>15.740</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>n1992_s0/I0</td>
</tr>
<tr>
<td>16.839</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C12[2][B]</td>
<td style=" background: #97FFFF;">n1992_s0/F</td>
</tr>
<tr>
<td>18.501</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>n4377_s0/I0</td>
</tr>
<tr>
<td>19.303</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">n4377_s0/F</td>
</tr>
<tr>
<td>19.727</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>n2080_s3/I3</td>
</tr>
<tr>
<td>20.759</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">n2080_s3/F</td>
</tr>
<tr>
<td>20.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">stub_run_count_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>stub_run_count_1_s5/CLK</td>
</tr>
<tr>
<td>13.409</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>stub_run_count_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.331, 49.489%; route: 9.066, 48.081%; tC2Q: 0.458, 2.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>TRS_A_4_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">TRS_A_4_s0/Q</td>
</tr>
<tr>
<td>3.851</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>vga/z80_le18_x_sel_out_s2/I0</td>
</tr>
<tr>
<td>4.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[3][B]</td>
<td style=" background: #97FFFF;">vga/z80_le18_x_sel_out_s2/F</td>
</tr>
<tr>
<td>4.894</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>vga/z80_le18_x_sel_out_s1/I2</td>
</tr>
<tr>
<td>5.926</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">vga/z80_le18_x_sel_out_s1/F</td>
</tr>
<tr>
<td>7.242</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>vga/n199_s1/I2</td>
</tr>
<tr>
<td>8.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">vga/n199_s1/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>n4459_s2/I1</td>
</tr>
<tr>
<td>10.610</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">n4459_s2/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>n2496_s6/I0</td>
</tr>
<tr>
<td>11.861</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">n2496_s6/F</td>
</tr>
<tr>
<td>12.665</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>n2496_s4/I2</td>
</tr>
<tr>
<td>13.697</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">n2496_s4/F</td>
</tr>
<tr>
<td>13.703</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>n2496_s3/I0</td>
</tr>
<tr>
<td>14.735</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td style=" background: #97FFFF;">n2496_s3/F</td>
</tr>
<tr>
<td>14.740</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][A]</td>
<td>n2496_s2/I1</td>
</tr>
<tr>
<td>15.839</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][A]</td>
<td style=" background: #97FFFF;">n2496_s2/F</td>
</tr>
<tr>
<td>17.309</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>n2496_s1/I0</td>
</tr>
<tr>
<td>18.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">n2496_s1/F</td>
</tr>
<tr>
<td>20.517</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT10[B]</td>
<td style=" font-weight:bold;">trs_data_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[B]</td>
<td>trs_data_6_s1/CLK</td>
</tr>
<tr>
<td>13.409</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[B]</td>
<td>trs_data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.206, 49.463%; route: 8.948, 48.075%; tC2Q: 0.458, 2.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>orch85r_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word[1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.524</td>
<td>59.524</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.524</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.184</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>61.428</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>orch85r_reg_0_s0/CLK</td>
</tr>
<tr>
<td>61.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">orch85r_reg_0_s0/Q</td>
</tr>
<tr>
<td>63.523</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>n3304_s5/I3</td>
</tr>
<tr>
<td>64.149</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">n3304_s5/F</td>
</tr>
<tr>
<td>64.648</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>n3303_s4/I2</td>
</tr>
<tr>
<td>65.470</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[1][B]</td>
<td style=" background: #97FFFF;">n3303_s4/F</td>
</tr>
<tr>
<td>67.248</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>n3303_s3/I0</td>
</tr>
<tr>
<td>68.280</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">n3303_s3/F</td>
</tr>
<tr>
<td>68.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word[1]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>61.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>audio_sample_word[1]_11_s0/CLK</td>
</tr>
<tr>
<td>61.783</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word[1]_11_s0</td>
</tr>
<tr>
<td>61.383</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>audio_sample_word[1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.480, 36.195%; route: 3.914, 57.116%; tC2Q: 0.458, 6.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>TRS_A_13_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R17C11[2][A]</td>
<td style=" font-weight:bold;">TRS_A_13_s0/Q</td>
</tr>
<tr>
<td>4.855</td>
<td>2.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>ram_read_access_s2/I2</td>
</tr>
<tr>
<td>5.954</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">ram_read_access_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>n4459_s5/I2</td>
</tr>
<tr>
<td>6.997</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">n4459_s5/F</td>
</tr>
<tr>
<td>8.321</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>trs_data_7_s6/I3</td>
</tr>
<tr>
<td>9.347</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s6/F</td>
</tr>
<tr>
<td>9.768</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>n2501_s5/I1</td>
</tr>
<tr>
<td>10.867</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">n2501_s5/F</td>
</tr>
<tr>
<td>11.682</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td>n2502_s5/I2</td>
</tr>
<tr>
<td>12.714</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">n2502_s5/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>n2502_s4/I2</td>
</tr>
<tr>
<td>14.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">n2502_s4/F</td>
</tr>
<tr>
<td>14.623</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>n2502_s3/I2</td>
</tr>
<tr>
<td>15.655</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">n2502_s3/F</td>
</tr>
<tr>
<td>15.661</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td>n2502_s2/I0</td>
</tr>
<tr>
<td>16.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td style=" background: #97FFFF;">n2502_s2/F</td>
</tr>
<tr>
<td>17.734</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>n2502_s1/I1</td>
</tr>
<tr>
<td>18.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n2502_s1/F</td>
</tr>
<tr>
<td>20.287</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT12[A]</td>
<td style=" font-weight:bold;">trs_data_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT12[A]</td>
<td>trs_data_0_s1/CLK</td>
</tr>
<tr>
<td>13.409</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT12[A]</td>
<td>trs_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.617, 52.317%; route: 8.307, 45.190%; tC2Q: 0.458, 2.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>TRS_A_13_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R17C11[2][A]</td>
<td style=" font-weight:bold;">TRS_A_13_s0/Q</td>
</tr>
<tr>
<td>4.855</td>
<td>2.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>ram_read_access_s2/I2</td>
</tr>
<tr>
<td>5.954</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">ram_read_access_s2/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>n4459_s5/I2</td>
</tr>
<tr>
<td>6.997</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">n4459_s5/F</td>
</tr>
<tr>
<td>8.321</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>trs_data_7_s6/I3</td>
</tr>
<tr>
<td>9.347</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s6/F</td>
</tr>
<tr>
<td>9.768</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>n2501_s5/I1</td>
</tr>
<tr>
<td>10.867</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">n2501_s5/F</td>
</tr>
<tr>
<td>11.699</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>n2501_s4/I0</td>
</tr>
<tr>
<td>12.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">n2501_s4/F</td>
</tr>
<tr>
<td>13.342</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>n2501_s3/I1</td>
</tr>
<tr>
<td>14.368</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">n2501_s3/F</td>
</tr>
<tr>
<td>14.787</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>n2501_s2/I0</td>
</tr>
<tr>
<td>15.886</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">n2501_s2/F</td>
</tr>
<tr>
<td>17.345</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n2501_s1/I1</td>
</tr>
<tr>
<td>18.167</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n2501_s1/F</td>
</tr>
<tr>
<td>20.269</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td style=" font-weight:bold;">trs_data_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>trs_data_1_s1/CLK</td>
</tr>
<tr>
<td>13.409</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[A]</td>
<td>trs_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.025, 43.698%; route: 9.882, 53.807%; tC2Q: 0.458, 2.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>TRS_A_4_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">TRS_A_4_s0/Q</td>
</tr>
<tr>
<td>3.851</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>vga/z80_le18_x_sel_out_s2/I0</td>
</tr>
<tr>
<td>4.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[3][B]</td>
<td style=" background: #97FFFF;">vga/z80_le18_x_sel_out_s2/F</td>
</tr>
<tr>
<td>4.894</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>vga/z80_le18_x_sel_out_s1/I2</td>
</tr>
<tr>
<td>5.926</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">vga/z80_le18_x_sel_out_s1/F</td>
</tr>
<tr>
<td>7.242</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>vga/n199_s1/I2</td>
</tr>
<tr>
<td>8.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">vga/n199_s1/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>n4459_s2/I1</td>
</tr>
<tr>
<td>10.610</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">n4459_s2/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>n2495_s7/I0</td>
</tr>
<tr>
<td>12.065</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">n2495_s7/F</td>
</tr>
<tr>
<td>12.484</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>13.306</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>13.311</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>n2495_s4/I1</td>
</tr>
<tr>
<td>13.936</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" background: #97FFFF;">n2495_s4/F</td>
</tr>
<tr>
<td>14.355</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>n2495_s3/I0</td>
</tr>
<tr>
<td>15.177</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">n2495_s3/F</td>
</tr>
<tr>
<td>15.183</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>n2495_s2/I0</td>
</tr>
<tr>
<td>16.005</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">n2495_s2/F</td>
</tr>
<tr>
<td>16.495</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>n2495_s1/I1</td>
</tr>
<tr>
<td>17.121</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">n2495_s1/F</td>
</tr>
<tr>
<td>19.558</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">trs_data_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>trs_data_7_s1/CLK</td>
</tr>
<tr>
<td>13.409</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT8[B]</td>
<td>trs_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.865, 50.216%; route: 8.330, 47.188%; tC2Q: 0.458, 2.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_xray_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>TRS_A_4_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">TRS_A_4_s0/Q</td>
</tr>
<tr>
<td>3.675</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n1992_s119/I3</td>
</tr>
<tr>
<td>4.707</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n1992_s119/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n1992_s95/I2</td>
</tr>
<tr>
<td>5.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n1992_s95/F</td>
</tr>
<tr>
<td>6.988</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>n1992_s54/I3</td>
</tr>
<tr>
<td>8.020</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">n1992_s54/F</td>
</tr>
<tr>
<td>9.309</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>n1992_s24/I3</td>
</tr>
<tr>
<td>10.341</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">n1992_s24/F</td>
</tr>
<tr>
<td>11.646</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>n1992_s8/I3</td>
</tr>
<tr>
<td>12.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">n1992_s8/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>n1992_s3/I3</td>
</tr>
<tr>
<td>13.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">n1992_s3/F</td>
</tr>
<tr>
<td>14.310</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>n1992_s1/I0</td>
</tr>
<tr>
<td>14.936</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">n1992_s1/F</td>
</tr>
<tr>
<td>15.740</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>n1992_s0/I0</td>
</tr>
<tr>
<td>16.839</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C12[2][B]</td>
<td style=" background: #97FFFF;">n1992_s0/F</td>
</tr>
<tr>
<td>18.501</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>n4377_s0/I0</td>
</tr>
<tr>
<td>19.303</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">n4377_s0/F</td>
</tr>
<tr>
<td>19.641</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][B]</td>
<td style=" font-weight:bold;">state_xray_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][B]</td>
<td>state_xray_1_s0/CLK</td>
</tr>
<tr>
<td>13.766</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[1][B]</td>
<td>state_xray_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.299, 46.791%; route: 8.979, 50.625%; tC2Q: 0.458, 2.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_xray_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>TRS_A_4_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">TRS_A_4_s0/Q</td>
</tr>
<tr>
<td>3.675</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n1992_s119/I3</td>
</tr>
<tr>
<td>4.707</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n1992_s119/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n1992_s95/I2</td>
</tr>
<tr>
<td>5.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n1992_s95/F</td>
</tr>
<tr>
<td>6.988</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>n1992_s54/I3</td>
</tr>
<tr>
<td>8.020</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">n1992_s54/F</td>
</tr>
<tr>
<td>9.309</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>n1992_s24/I3</td>
</tr>
<tr>
<td>10.341</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">n1992_s24/F</td>
</tr>
<tr>
<td>11.646</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>n1992_s8/I3</td>
</tr>
<tr>
<td>12.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">n1992_s8/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>n1992_s3/I3</td>
</tr>
<tr>
<td>13.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">n1992_s3/F</td>
</tr>
<tr>
<td>14.310</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>n1992_s1/I0</td>
</tr>
<tr>
<td>14.936</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">n1992_s1/F</td>
</tr>
<tr>
<td>15.740</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>n1992_s0/I0</td>
</tr>
<tr>
<td>16.839</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C12[2][B]</td>
<td style=" background: #97FFFF;">n1992_s0/F</td>
</tr>
<tr>
<td>18.501</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>n4376_s0/I1</td>
</tr>
<tr>
<td>19.303</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">n4376_s0/F</td>
</tr>
<tr>
<td>19.639</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">state_xray_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>state_xray_0_s0/CLK</td>
</tr>
<tr>
<td>13.766</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>state_xray_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.299, 46.796%; route: 8.977, 50.619%; tC2Q: 0.458, 2.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>stub_run_count_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>WAIT_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>stub_run_count_1_s5/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">stub_run_count_1_s5/Q</td>
</tr>
<tr>
<td>4.638</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>esp_sel_risingedge_s35/I0</td>
</tr>
<tr>
<td>5.460</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s35/F</td>
</tr>
<tr>
<td>6.749</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>esp_sel_risingedge_s31/I3</td>
</tr>
<tr>
<td>7.848</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s31/F</td>
</tr>
<tr>
<td>7.854</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>esp_sel_risingedge_s21/I3</td>
</tr>
<tr>
<td>8.886</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s21/F</td>
</tr>
<tr>
<td>10.175</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>esp_sel_risingedge_s12/I3</td>
</tr>
<tr>
<td>11.236</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s12/F</td>
</tr>
<tr>
<td>11.655</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>esp_sel_risingedge_s5/I3</td>
</tr>
<tr>
<td>12.281</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C12[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s5/F</td>
</tr>
<tr>
<td>13.574</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>14.396</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>15.876</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>esp_sel_risingedge_s0/I1</td>
</tr>
<tr>
<td>16.502</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>19.265</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">WAIT_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>WAIT_s3/CLK</td>
</tr>
<tr>
<td>13.409</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>WAIT_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.088, 35.068%; route: 10.814, 62.292%; tC2Q: 0.458, 2.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound_idx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word[1]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.524</td>
<td>59.524</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.524</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.184</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>61.428</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>sound_idx_0_s0/CLK</td>
</tr>
<tr>
<td>61.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R14C20[2][B]</td>
<td style=" font-weight:bold;">sound_idx_0_s0/Q</td>
</tr>
<tr>
<td>62.885</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>n3304_s6/I1</td>
</tr>
<tr>
<td>63.917</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">n3304_s6/F</td>
</tr>
<tr>
<td>65.222</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>n3306_s5/I3</td>
</tr>
<tr>
<td>65.848</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">n3306_s5/F</td>
</tr>
<tr>
<td>65.854</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>n3306_s4/I0</td>
</tr>
<tr>
<td>66.953</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">n3306_s4/F</td>
</tr>
<tr>
<td>66.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">audio_sample_word[1]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>61.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>audio_sample_word[1]_8_s0/CLK</td>
</tr>
<tr>
<td>61.783</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word[1]_8_s0</td>
</tr>
<tr>
<td>61.383</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>audio_sample_word[1]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 49.906%; route: 2.309, 41.798%; tC2Q: 0.458, 8.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>TRS_A_4_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">TRS_A_4_s0/Q</td>
</tr>
<tr>
<td>3.851</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>vga/z80_le18_x_sel_out_s2/I0</td>
</tr>
<tr>
<td>4.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[3][B]</td>
<td style=" background: #97FFFF;">vga/z80_le18_x_sel_out_s2/F</td>
</tr>
<tr>
<td>4.894</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>vga/z80_le18_x_sel_out_s1/I2</td>
</tr>
<tr>
<td>5.926</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">vga/z80_le18_x_sel_out_s1/F</td>
</tr>
<tr>
<td>7.242</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>vga/n199_s1/I2</td>
</tr>
<tr>
<td>8.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">vga/n199_s1/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>n4459_s2/I1</td>
</tr>
<tr>
<td>10.616</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">n4459_s2/F</td>
</tr>
<tr>
<td>10.638</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>n2497_s7/I2</td>
</tr>
<tr>
<td>11.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">n2497_s7/F</td>
</tr>
<tr>
<td>12.227</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>n2497_s3/I2</td>
</tr>
<tr>
<td>13.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td style=" background: #97FFFF;">n2497_s3/F</td>
</tr>
<tr>
<td>13.332</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>n2497_s2/I0</td>
</tr>
<tr>
<td>14.431</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">n2497_s2/F</td>
</tr>
<tr>
<td>16.204</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>n2497_s1/I0</td>
</tr>
<tr>
<td>17.236</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td style=" background: #97FFFF;">n2497_s1/F</td>
</tr>
<tr>
<td>18.690</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">trs_data_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>trs_data_5_s1/CLK</td>
</tr>
<tr>
<td>13.409</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[B]</td>
<td>trs_data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.457, 50.384%; route: 7.870, 46.886%; tC2Q: 0.458, 2.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>TRS_A_4_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">TRS_A_4_s0/Q</td>
</tr>
<tr>
<td>3.851</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>vga/z80_le18_x_sel_out_s2/I0</td>
</tr>
<tr>
<td>4.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[3][B]</td>
<td style=" background: #97FFFF;">vga/z80_le18_x_sel_out_s2/F</td>
</tr>
<tr>
<td>6.847</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>n3855_s2/I3</td>
</tr>
<tr>
<td>7.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">n3855_s2/F</td>
</tr>
<tr>
<td>8.375</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>n4457_s2/I1</td>
</tr>
<tr>
<td>9.197</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C18[1][A]</td>
<td style=" background: #97FFFF;">n4457_s2/F</td>
</tr>
<tr>
<td>10.202</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n2499_s8/I3</td>
</tr>
<tr>
<td>10.828</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n2499_s8/F</td>
</tr>
<tr>
<td>11.661</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>n2499_s4/I0</td>
</tr>
<tr>
<td>12.693</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td style=" background: #97FFFF;">n2499_s4/F</td>
</tr>
<tr>
<td>12.698</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>n2499_s3/I2</td>
</tr>
<tr>
<td>13.520</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">n2499_s3/F</td>
</tr>
<tr>
<td>13.526</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>n2499_s2/I0</td>
</tr>
<tr>
<td>14.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">n2499_s2/F</td>
</tr>
<tr>
<td>15.697</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>n2499_s1/I1</td>
</tr>
<tr>
<td>16.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">n2499_s1/F</td>
</tr>
<tr>
<td>18.684</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">trs_data_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>trs_data_3_s1/CLK</td>
</tr>
<tr>
<td>13.409</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>trs_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.430, 44.281%; route: 8.891, 52.987%; tC2Q: 0.458, 2.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>stub_run_count_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>WAIT_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>stub_run_count_1_s5/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">stub_run_count_1_s5/Q</td>
</tr>
<tr>
<td>4.638</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>esp_sel_risingedge_s35/I0</td>
</tr>
<tr>
<td>5.460</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s35/F</td>
</tr>
<tr>
<td>6.749</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>esp_sel_risingedge_s31/I3</td>
</tr>
<tr>
<td>7.848</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s31/F</td>
</tr>
<tr>
<td>7.854</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>esp_sel_risingedge_s21/I3</td>
</tr>
<tr>
<td>8.886</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s21/F</td>
</tr>
<tr>
<td>10.175</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>esp_sel_risingedge_s12/I3</td>
</tr>
<tr>
<td>11.236</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s12/F</td>
</tr>
<tr>
<td>11.655</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>esp_sel_risingedge_s5/I3</td>
</tr>
<tr>
<td>12.281</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C12[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s5/F</td>
</tr>
<tr>
<td>13.574</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>14.396</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>15.716</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td>WAIT_s5/I1</td>
</tr>
<tr>
<td>16.518</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td style=" background: #97FFFF;">WAIT_s5/F</td>
</tr>
<tr>
<td>18.919</td>
<td>2.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">WAIT_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>WAIT_s3/CLK</td>
</tr>
<tr>
<td>13.766</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>WAIT_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.264, 36.816%; route: 10.292, 60.490%; tC2Q: 0.458, 2.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>TRS_A_4_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">TRS_A_4_s0/Q</td>
</tr>
<tr>
<td>3.851</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>vga/z80_le18_x_sel_out_s2/I0</td>
</tr>
<tr>
<td>4.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[3][B]</td>
<td style=" background: #97FFFF;">vga/z80_le18_x_sel_out_s2/F</td>
</tr>
<tr>
<td>4.894</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>vga/z80_le18_x_sel_out_s1/I2</td>
</tr>
<tr>
<td>5.926</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">vga/z80_le18_x_sel_out_s1/F</td>
</tr>
<tr>
<td>7.242</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>vga/n199_s1/I2</td>
</tr>
<tr>
<td>8.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">vga/n199_s1/F</td>
</tr>
<tr>
<td>9.584</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>n4459_s2/I1</td>
</tr>
<tr>
<td>10.616</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">n4459_s2/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>n2498_s6/I2</td>
</tr>
<tr>
<td>12.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">n2498_s6/F</td>
</tr>
<tr>
<td>12.227</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>n2498_s4/I2</td>
</tr>
<tr>
<td>13.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" background: #97FFFF;">n2498_s4/F</td>
</tr>
<tr>
<td>13.332</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>n2498_s2/I1</td>
</tr>
<tr>
<td>14.154</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">n2498_s2/F</td>
</tr>
<tr>
<td>15.443</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>n2498_s1/I0</td>
</tr>
<tr>
<td>16.265</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" background: #97FFFF;">n2498_s1/F</td>
</tr>
<tr>
<td>18.367</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">trs_data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>trs_data_4_s1/CLK</td>
</tr>
<tr>
<td>13.409</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT8[A]</td>
<td>trs_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.970, 48.412%; route: 8.034, 48.804%; tC2Q: 0.458, 2.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>orch85l_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word[0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.524</td>
<td>59.524</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.524</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.184</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>61.428</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>orch85l_reg_2_s0/CLK</td>
</tr>
<tr>
<td>61.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">orch85l_reg_2_s0/Q</td>
</tr>
<tr>
<td>62.698</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>n3316_s5/I1</td>
</tr>
<tr>
<td>63.759</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">n3316_s5/F</td>
</tr>
<tr>
<td>64.184</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>n3315_s4/I2</td>
</tr>
<tr>
<td>65.283</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">n3315_s4/F</td>
</tr>
<tr>
<td>65.294</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>n3315_s3/I0</td>
</tr>
<tr>
<td>66.326</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">n3315_s3/F</td>
</tr>
<tr>
<td>66.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td style=" font-weight:bold;">audio_sample_word[0]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>61.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>audio_sample_word[0]_11_s0/CLK</td>
</tr>
<tr>
<td>61.783</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word[0]_11_s0</td>
</tr>
<tr>
<td>61.383</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>audio_sample_word[0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.192, 65.173%; route: 1.247, 25.469%; tC2Q: 0.458, 9.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound_idx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word[0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.524</td>
<td>59.524</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.524</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.184</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>61.428</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>sound_idx_0_s0/CLK</td>
</tr>
<tr>
<td>61.887</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R14C20[2][B]</td>
<td style=" font-weight:bold;">sound_idx_0_s0/Q</td>
</tr>
<tr>
<td>62.885</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>n3304_s6/I1</td>
</tr>
<tr>
<td>63.917</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">n3304_s6/F</td>
</tr>
<tr>
<td>64.917</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>n3318_s5/I3</td>
</tr>
<tr>
<td>65.543</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">n3318_s5/F</td>
</tr>
<tr>
<td>65.548</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>n3318_s4/I0</td>
</tr>
<tr>
<td>66.174</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" background: #97FFFF;">n3318_s4/F</td>
</tr>
<tr>
<td>66.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" font-weight:bold;">audio_sample_word[0]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>61.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>audio_sample_word[0]_8_s0/CLK</td>
</tr>
<tr>
<td>61.783</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word[0]_8_s0</td>
</tr>
<tr>
<td>61.383</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>audio_sample_word[0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.284, 48.122%; route: 2.004, 42.221%; tC2Q: 0.458, 9.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>stub_run_count_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>ESP_REQ_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>stub_run_count_1_s5/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">stub_run_count_1_s5/Q</td>
</tr>
<tr>
<td>4.638</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>esp_sel_risingedge_s35/I0</td>
</tr>
<tr>
<td>5.460</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s35/F</td>
</tr>
<tr>
<td>6.749</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>esp_sel_risingedge_s31/I3</td>
</tr>
<tr>
<td>7.848</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s31/F</td>
</tr>
<tr>
<td>7.854</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>esp_sel_risingedge_s21/I3</td>
</tr>
<tr>
<td>8.886</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s21/F</td>
</tr>
<tr>
<td>10.175</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>esp_sel_risingedge_s12/I3</td>
</tr>
<tr>
<td>11.236</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s12/F</td>
</tr>
<tr>
<td>11.655</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>esp_sel_risingedge_s5/I3</td>
</tr>
<tr>
<td>12.281</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C12[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s5/F</td>
</tr>
<tr>
<td>13.574</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>14.396</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>15.876</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>esp_sel_risingedge_s0/I1</td>
</tr>
<tr>
<td>16.501</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>18.536</td>
<td>2.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT37[B]</td>
<td style=" font-weight:bold;">ESP_REQ_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT37[B]</td>
<td>ESP_REQ_s2/CLK</td>
</tr>
<tr>
<td>13.766</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT37[B]</td>
<td>ESP_REQ_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.087, 36.598%; route: 10.087, 60.646%; tC2Q: 0.458, 2.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xray_base_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>TRS_A_4_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">TRS_A_4_s0/Q</td>
</tr>
<tr>
<td>3.675</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n1992_s119/I3</td>
</tr>
<tr>
<td>4.707</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n1992_s119/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n1992_s95/I2</td>
</tr>
<tr>
<td>5.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n1992_s95/F</td>
</tr>
<tr>
<td>6.988</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>n1992_s54/I3</td>
</tr>
<tr>
<td>8.020</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">n1992_s54/F</td>
</tr>
<tr>
<td>9.309</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>n1992_s24/I3</td>
</tr>
<tr>
<td>10.341</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">n1992_s24/F</td>
</tr>
<tr>
<td>11.646</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>n1992_s8/I3</td>
</tr>
<tr>
<td>12.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">n1992_s8/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>n1992_s3/I3</td>
</tr>
<tr>
<td>13.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">n1992_s3/F</td>
</tr>
<tr>
<td>14.310</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>n1992_s1/I0</td>
</tr>
<tr>
<td>14.936</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">n1992_s1/F</td>
</tr>
<tr>
<td>15.740</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>n1992_s0/I0</td>
</tr>
<tr>
<td>16.801</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C12[2][B]</td>
<td style=" background: #97FFFF;">n1992_s0/F</td>
</tr>
<tr>
<td>18.387</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" font-weight:bold;">xray_base_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>xray_base_addr_1_s0/CLK</td>
</tr>
<tr>
<td>13.766</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>xray_base_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.459, 45.254%; route: 8.565, 51.965%; tC2Q: 0.458, 2.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xray_base_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>TRS_A_4_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">TRS_A_4_s0/Q</td>
</tr>
<tr>
<td>3.675</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n1992_s119/I3</td>
</tr>
<tr>
<td>4.707</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n1992_s119/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n1992_s95/I2</td>
</tr>
<tr>
<td>5.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n1992_s95/F</td>
</tr>
<tr>
<td>6.988</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>n1992_s54/I3</td>
</tr>
<tr>
<td>8.020</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">n1992_s54/F</td>
</tr>
<tr>
<td>9.309</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>n1992_s24/I3</td>
</tr>
<tr>
<td>10.341</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">n1992_s24/F</td>
</tr>
<tr>
<td>11.646</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>n1992_s8/I3</td>
</tr>
<tr>
<td>12.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">n1992_s8/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>n1992_s3/I3</td>
</tr>
<tr>
<td>13.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">n1992_s3/F</td>
</tr>
<tr>
<td>14.310</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>n1992_s1/I0</td>
</tr>
<tr>
<td>14.936</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">n1992_s1/F</td>
</tr>
<tr>
<td>15.740</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>n1992_s0/I0</td>
</tr>
<tr>
<td>16.801</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C12[2][B]</td>
<td style=" background: #97FFFF;">n1992_s0/F</td>
</tr>
<tr>
<td>18.387</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">xray_base_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>xray_base_addr_2_s0/CLK</td>
</tr>
<tr>
<td>13.766</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>xray_base_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.459, 45.254%; route: 8.565, 51.965%; tC2Q: 0.458, 2.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xray_base_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>TRS_A_4_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">TRS_A_4_s0/Q</td>
</tr>
<tr>
<td>3.675</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>n1992_s119/I3</td>
</tr>
<tr>
<td>4.707</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">n1992_s119/F</td>
</tr>
<tr>
<td>4.712</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n1992_s95/I2</td>
</tr>
<tr>
<td>5.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n1992_s95/F</td>
</tr>
<tr>
<td>6.988</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>n1992_s54/I3</td>
</tr>
<tr>
<td>8.020</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">n1992_s54/F</td>
</tr>
<tr>
<td>9.309</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>n1992_s24/I3</td>
</tr>
<tr>
<td>10.341</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">n1992_s24/F</td>
</tr>
<tr>
<td>11.646</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>n1992_s8/I3</td>
</tr>
<tr>
<td>12.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">n1992_s8/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>n1992_s3/I3</td>
</tr>
<tr>
<td>13.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">n1992_s3/F</td>
</tr>
<tr>
<td>14.310</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>n1992_s1/I0</td>
</tr>
<tr>
<td>14.936</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">n1992_s1/F</td>
</tr>
<tr>
<td>15.740</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>n1992_s0/I0</td>
</tr>
<tr>
<td>16.801</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R14C12[2][B]</td>
<td style=" background: #97FFFF;">n1992_s0/F</td>
</tr>
<tr>
<td>18.387</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">xray_base_addr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.809</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>xray_base_addr_3_s0/CLK</td>
</tr>
<tr>
<td>13.766</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>xray_base_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.459, 45.254%; route: 8.565, 51.965%; tC2Q: 0.458, 2.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>n2861_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" font-weight:bold;">n2861_s2/I0</td>
</tr>
<tr>
<td>1000.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">n2861_s2/F</td>
</tr>
<tr>
<td>1000.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" font-weight:bold;">clk_audio_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1000.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1001.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/CLK</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga/z80_le18_y_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/z80_le18/dpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>vga/z80_le18_y_reg_7_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">vga/z80_le18_y_reg_7_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">vga/z80_le18/dpb_inst_3/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>vga/z80_le18/dpb_inst_3/CLKA</td>
</tr>
<tr>
<td>1.920</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>vga/z80_le18/dpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 44.611%; tC2Q: 0.333, 55.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga/z80_le18_y_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/z80_le18/dpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>vga/z80_le18_y_reg_5_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">vga/z80_le18_y_reg_5_s0/Q</td>
</tr>
<tr>
<td>2.448</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">vga/z80_le18/dpb_inst_3/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>vga/z80_le18/dpb_inst_3/CLKA</td>
</tr>
<tr>
<td>1.920</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>vga/z80_le18/dpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.720%; tC2Q: 0.333, 55.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>count_1_s1/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C21[1][A]</td>
<td style=" font-weight:bold;">count_1_s1/Q</td>
</tr>
<tr>
<td>2.181</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>n279_s1/I1</td>
</tr>
<tr>
<td>2.553</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" background: #97FFFF;">n279_s1/F</td>
</tr>
<tr>
<td>2.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td style=" font-weight:bold;">count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>count_1_s1/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C21[1][A]</td>
<td>count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_25ms_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25ms_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>counter_25ms_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_0_s0/Q</td>
</tr>
<tr>
<td>2.181</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>n2310_s2/I0</td>
</tr>
<tr>
<td>2.553</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">n2310_s2/F</td>
</tr>
<tr>
<td>2.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>counter_25ms_0_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>counter_25ms_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>remaining_bits_to_send_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>remaining_bits_to_send_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>remaining_bits_to_send_5_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C16[0][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_5_s0/Q</td>
</tr>
<tr>
<td>2.181</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>n944_s0/I1</td>
</tr>
<tr>
<td>2.553</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">n944_s0/F</td>
</tr>
<tr>
<td>2.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>remaining_bits_to_send_5_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>remaining_bits_to_send_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C17[0][A]</td>
<td style=" font-weight:bold;">bitcnt_2_s0/Q</td>
</tr>
<tr>
<td>2.181</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>n803_s0/I2</td>
</tr>
<tr>
<td>2.553</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td style=" background: #97FFFF;">n803_s0/F</td>
</tr>
<tr>
<td>2.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td style=" font-weight:bold;">bitcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>bitcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>bytes_to_read_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bytes_to_read_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>bytes_to_read_2_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">bytes_to_read_2_s0/Q</td>
</tr>
<tr>
<td>2.181</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>n543_s8/I2</td>
</tr>
<tr>
<td>2.553</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">n543_s8/F</td>
</tr>
<tr>
<td>2.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">bytes_to_read_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>bytes_to_read_2_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>bytes_to_read_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>idx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>idx_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>idx_2_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">idx_2_s0/Q</td>
</tr>
<tr>
<td>2.181</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>n538_s5/I2</td>
</tr>
<tr>
<td>2.553</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">n538_s5/F</td>
</tr>
<tr>
<td>2.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">idx_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>idx_2_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>idx_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>audio_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>n2838_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" background: #97FFFF;">n2838_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>audio_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>audio_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>1.634</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>1.637</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n25_s2/I0</td>
</tr>
<tr>
<td>2.009</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n25_s2/F</td>
</tr>
<tr>
<td>2.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.634</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.637</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n18_s2/I0</td>
</tr>
<tr>
<td>2.009</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n18_s2/F</td>
</tr>
<tr>
<td>2.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R21C30[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/samples_remaining_0_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n879_s3/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n879_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/samples_remaining_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_1_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/samples_remaining_1_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n878_s5/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n878_s5/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/samples_remaining_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_1_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/samples_remaining_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n889_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n889_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>1.634</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
</tr>
<tr>
<td>1.637</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n750_s2/I0</td>
</tr>
<tr>
<td>2.009</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n750_s2/F</td>
</tr>
<tr>
<td>2.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R16C13[1][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>hdmi/cy_8_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C38[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_8_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>hdmi/n357_s4/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">hdmi/n357_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>hdmi/cy_8_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>hdmi/cy_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/n507_s3/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_assembler/n507_s3/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>103</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/counter_0_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/n10_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_assembler/n10_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C24[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n54_s6/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n54_s6/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n909_s3/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n909_s3/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n915_s0/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n915_s0/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cx_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>hdmi/cx_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C6[0][A]</td>
<td style=" font-weight:bold;">hdmi/cx_0_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>hdmi/n287_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">hdmi/n287_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" font-weight:bold;">hdmi/cx_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>hdmi/cx_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>hdmi/cx_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>stub_run_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>stub_run_count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>stub_run_count_0_s3/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">stub_run_count_0_s3/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n2081_s3/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n2081_s3/F</td>
</tr>
<tr>
<td>2.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">stub_run_count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>stub_run_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>stub_run_count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>stub_run_count_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>stub_run_count_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>stub_run_count_1_s5/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">stub_run_count_1_s5/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>n2080_s3/I0</td>
</tr>
<tr>
<td>2.554</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">n2080_s3/F</td>
</tr>
<tr>
<td>2.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">stub_run_count_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>460</td>
<td>PLL_L</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>stub_run_count_1_s5/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>stub_run_count_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_trigger_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_trigger_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_trigger_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_trigger_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_trigger_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_trigger_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_trigger_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_trigger_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_trigger_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_trigger_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_trigger_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_trigger_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_trigger_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_trigger_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_trigger_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_trigger_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_trigger_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_trigger_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>params[2]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>params[2]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>params[2]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breakpoints[5]_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breakpoints[5]_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breakpoints[5]_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga/z80_le18/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga/z80_le18/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga/z80_le18/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga/z80_le18/dpb_inst_5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga/z80_le18/dpb_inst_5/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga/z80_le18/dpb_inst_5/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>625</td>
<td>clk_pixel</td>
<td>0.531</td>
<td>0.627</td>
</tr>
<tr>
<td>460</td>
<td>clk</td>
<td>-8.088</td>
<td>0.262</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>16.715</td>
<td>2.507</td>
</tr>
<tr>
<td>128</td>
<td>n4054_4</td>
<td>11.920</td>
<td>2.462</td>
</tr>
<tr>
<td>103</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>9.387</td>
<td>2.466</td>
</tr>
<tr>
<td>92</td>
<td>vga_clk</td>
<td>22.219</td>
<td>0.257</td>
</tr>
<tr>
<td>87</td>
<td>true_hdmi_output.packet_pixel_counter[1]</td>
<td>7.886</td>
<td>4.628</td>
</tr>
<tr>
<td>72</td>
<td>samples_remaining[1]</td>
<td>16.827</td>
<td>3.744</td>
</tr>
<tr>
<td>66</td>
<td>true_hdmi_output.packet_pixel_counter[2]</td>
<td>11.652</td>
<td>2.951</td>
</tr>
<tr>
<td>48</td>
<td>true_hdmi_output.packet_pixel_counter[3]</td>
<td>13.731</td>
<td>1.976</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C27</td>
<td>93.06%</td>
</tr>
<tr>
<td>R7C16</td>
<td>90.28%</td>
</tr>
<tr>
<td>R6C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R17C8</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C28</td>
<td>86.11%</td>
</tr>
<tr>
<td>R9C16</td>
<td>84.72%</td>
</tr>
<tr>
<td>R17C11</td>
<td>84.72%</td>
</tr>
<tr>
<td>R17C13</td>
<td>84.72%</td>
</tr>
<tr>
<td>R9C29</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C28</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
