C. H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, v.17 n.6, p.525-532, November 1973[doi>10.1147/rd.176.0525]
Anna Bernasconi , Valentina Ciriani , Fabrizio Luccio , Linda Pagli, Compact DSOP and Partial DSOP Forms, Theory of Computing Systems, v.53 n.4, p.583-608, November  2013[doi>10.1007/s00224-013-9447-2]
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
Alexis De Vos and Yvan Van Rentergem. 2008. Young subgroups for reversible computers. Advances in Mathematics of Communications 2, 2, 183--200.
Daniel GroÃŸe , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact multiple-control toffoli network synthesis with SAT techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.703-715, May 2009[doi>10.1109/TCAD.2009.2017215]
George Hutchinson, Partioning algorithms for finite sets, Communications of the ACM, v.6 n.10, p.613-614, Oct. 1963[doi>10.1145/367651.367661]
Donald E. Knuth. 2011. The Art of Computer Programming. Vol. 4A. Addison-Wesley, Upper Saddle River, NJ.
Chia-Chun Lin , Niraj K. Jha, RMDDS: Reed-muller decision diagram synthesis of reversible logic circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.2, p.1-25, February 2014[doi>10.1145/2564923]
D. Michael Miller , Dmitri Maslov , Gerhard W. Dueck, A transformation based algorithm for reversible logic synthesis, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775915]
D. Michael Miller , Mitchell A. Thornton, QMDD: A Decision Diagram Structure for Reversible and Quantum Circuits, Proceedings of the 36th International Symposium on Multiple-Valued Logic, p.30, May 17-20, 2006[doi>10.1109/ISMVL.2006.35]
D. Michael Miller , Robert Wille , Gerhard W. Dueck, Synthesizing Reversible Circuits for Irreversible Functions, Proceedings of the 2009 12th Euromicro Conference on Digital System Design,  Architectures, Methods and Tools, p.749-756, August 27-29, 2009[doi>10.1109/DSD.2009.186]
M. Nikolskaia , L. Nikolskaia, Size of OBDD representation of 2-level redundancies functions, Theoretical Computer Science, v.255 n.1-2, p.615-625, March 28, 2001[doi>10.1016/S0304-3975(00)00368-6]
Macha Nikolskaia and Antoine Rauzy. 1998. Heuristics for BDD handling of sum-of-products formulae. In Proceedings of the European Safety and Reliability Association Conference. 1459--1465.
Balasubramanian Padmanabhan and Doug Edwards. 2010. Self-timed realization of combinational logic. In Proceedings of the International Workshop on Logic Synthesis.
Claude E. Shannon. 1938. A symbolic analysis of relay and switching circuits. Transactions of the American Institute of Electrical Engineers 57, 38--80, 713--723.
V. V. Shende , A. K. Prasad , I. L. Markov , J. P. Hayes, Synthesis of reversible logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.710-722, November 2006[doi>10.1109/TCAD.2003.811448]
Mathias Soeken , Stefan Frehse , Robert Wille , Rolf Drechsler, RevKit: an open source toolkit for the design of reversible circuits, Proceedings of the Third international conference on Reversible Computation, p.64-76, July 04-05, 2011, Gent, Belgium[doi>10.1007/978-3-642-29517-1_6]
Mathias Soeken , Laura Tague , Gerhard W. Dueck , Rolf Drechsler, Ancilla-free synthesis of large reversible functions using binary decision diagrams, Journal of Symbolic Computation, v.73 n.C, p.1-26, March 2016[doi>10.1016/j.jsc.2015.03.002]
Mathias Soeken, Robert Wille, Christoph Hilken, Nils Przigoda, and Rolf Drechsler. 2012. Synthesis of reversible circuits with minimal lines for large functions. In Proceedings of the Asia and South Pacific Design Automation Conference. 85--92.
Robert Wille , Rolf Drechsler, BDD-based synthesis of reversible logic for large functions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629984]
Robert Wille, Oliver KeszÃ¶cze, and Rolf Drechsler. 2011. Determining the minimal number of lines for large reversible circuits. In Proceedings of the Conference on Design, Automation, and Test in Europe. 1204--1207.
Robert Wille , Mathias Soeken , Rolf Drechsler, Reducing the number of lines in reversible circuits, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837439]
Robert Wille , Mathias Soeken , D. Michael Miller , Rolf Drechsler, Trading off circuit lines and gate costs in the synthesis of reversible logic, Integration, the VLSI Journal, v.47 n.2, p.284-294, March, 2014[doi>10.1016/j.vlsi.2013.08.002]
