;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #300, 91
	SUB 1, @80
	DAT #127, #106
	SUB @-43, 0
	SPL 0, <932
	SPL 0, <40
	ADD 0, 40
	JMP <127, 106
	CMP 1, @0
	CMP @124, 106
	CMP @124, 106
	SLT #0, -92
	SUB -0, 0
	SLT #0, -92
	JMP <767, 106
	SUB <30, 9
	SUB <30, 9
	SUB @121, 103
	SUB @0, @2
	MOV -7, <-20
	JMZ @30, 9
	MOV -7, <-20
	CMP 0, @-8
	SLT 26, 12
	SUB 303, 301
	SLT 26, 12
	CMP 37, 9
	DJN 7, <40
	SPL 0, <970
	ADD 270, 60
	CMP 11, 800
	ADD #66, <1
	JMZ 121, #-700
	SUB 303, 301
	MOV -4, <-20
	DJN <12, #-270
	SPL 0, <970
	CMP @127, 106
	JMP -7, @-20
	CMP -207, <-122
	SUB 1, @0
	CMP 11, 800
	CMP <912, @29
	SUB @767, 106
	CMP 11, 800
	JMP <127, 106
