// Seed: 3213380514
module module_0 ();
  tri1 id_1, id_2, id_3;
  assign id_2 = -1;
  wire id_4;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  buf primCall (id_1, id_2);
  always id_1 <= -1;
  assign id_3 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wor  id_7;
  wire id_8;
  bit id_9 = {-1, id_9}, id_10 = -1;
  wire id_11, id_12;
  initial begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        begin : LABEL_0
          id_1 <= id_10;
        end
      end
    end
  end
  id_13(
      .id_0(id_12)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_14;
endmodule
