Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TDE_testbench_func_synth xil_defaultlib.TDE_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <TDE> not found while processing module instance <uut> [C:/Users/EE720a/cadvlsi_final/cadvlsi_final.srcs/sim_1/imports/Desktop/TDE_testbench.v:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
