# Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os)

.model Assignment1
.inputs A B C D
.outputs W
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt SDIOMUX_CELL I_DAT=W_LUT4_O.TB1 I_EN=$true I_PAD_$inp=A O_EN=$true
.cname $iopadmap$Assignment1.A
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:26.20-33.8"
.subckt SDIOMUX_CELL I_DAT=W_LUT4_O.TSL I_EN=$true I_PAD_$inp=B O_EN=$true
.cname $iopadmap$Assignment1.B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:26.20-33.8"
.subckt BIDIR_CELL I_DAT=W_LUT4_O.TAB I_EN=$true I_PAD_$inp=C O_EN=$false
.cname $iopadmap$Assignment1.C
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=W_LUT4_O.TBS I_EN=$true I_PAD_$inp=D O_EN=$false
.cname $iopadmap$Assignment1.D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$W O_EN=$true O_PAD_$out=W
.cname $iopadmap$Assignment1.W
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt C_FRAG BA1=$false BA2=W_LUT4_O.TB1 BAB=W_LUT4_O.TAB BB1=W_LUT4_O.TB1 BB2=W_LUT4_O.TB1 BSL=W_LUT4_O.TSL CZ=$iopadmap$W TA1=$false TA2=W_LUT4_O.TB1 TAB=W_LUT4_O.TAB TB1=W_LUT4_O.TB1 TB2=$false TBS=W_LUT4_O.TBS TSL=W_LUT4_O.TSL
.cname W_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.names $false W_LUT4_O.BA1
1 1
.names W_LUT4_O.TB1 W_LUT4_O.BA2
1 1
.names W_LUT4_O.TAB W_LUT4_O.BAB
1 1
.names W_LUT4_O.TB1 W_LUT4_O.BB1
1 1
.names W_LUT4_O.TB1 W_LUT4_O.BB2
1 1
.names W_LUT4_O.TSL W_LUT4_O.BSL
1 1
.names $false W_LUT4_O.I0
1 1
.names $false W_LUT4_O.I1
1 1
.names $false W_LUT4_O.I2
1 1
.names $false W_LUT4_O.I3
1 1
.names $false W_LUT4_O.O
1 1
.names $false W_LUT4_O.TA1
1 1
.names W_LUT4_O.TB1 W_LUT4_O.TA2
1 1
.names $false W_LUT4_O.TB2
1 1
.end
