Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Wed Feb 21 04:53:50 2018
| Host             : T3400 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file KC705_Gen2x8If128_power_routed.rpt -pb KC705_Gen2x8If128_power_summary_routed.pb -rpx KC705_Gen2x8If128_power_routed.rpx
| Design           : KC705_Gen2x8If128
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.894 |
| Dynamic (W)              | 3.688 |
| Device Static (W)        | 0.206 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 78.1  |
| Junction Temperature (C) | 31.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.355 |       12 |       --- |             --- |
| Slice Logic              |     0.218 |    63564 |       --- |             --- |
|   LUT as Logic           |     0.188 |    21859 |    203800 |           10.73 |
|   Register               |     0.016 |    30655 |    407600 |            7.52 |
|   CARRY4                 |     0.012 |     1732 |     50950 |            3.40 |
|   LUT as Shift Register  |     0.002 |     1256 |     64000 |            1.96 |
|   LUT as Distributed RAM |     0.001 |      320 |     64000 |            0.50 |
|   F7/F8 Muxes            |    <0.001 |      301 |    203800 |            0.15 |
|   Others                 |     0.000 |     1812 |       --- |             --- |
| Signals                  |     0.258 |    46613 |       --- |             --- |
| Block RAM                |     0.158 |      138 |       445 |           31.01 |
| MMCM                     |     0.109 |        1 |        10 |           10.00 |
| DSPs                     |     0.001 |        2 |       840 |            0.24 |
| I/O                      |     0.000 |        5 |       500 |            1.00 |
| GTX                      |     2.506 |        8 |        16 |           50.00 |
| Hard IPs                 |     0.082 |        1 |       --- |             --- |
|   PCIE                   |     0.082 |        1 |         1 |          100.00 |
| Static Power             |     0.206 |          |           |                 |
| Total                    |     3.894 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.449 |       1.355 |      0.095 |
| Vccaux    |       1.800 |     0.089 |       0.059 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.017 |       0.010 |      0.007 |
| MGTAVcc   |       1.000 |     1.280 |       1.274 |      0.005 |
| MGTAVtt   |       1.200 |     0.759 |       0.754 |      0.005 |
| MGTVccaux |       1.800 |     0.021 |       0.021 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                                                          | Constraint (ns) |
+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y0                                                     | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK    |             4.0 |
| clk_125mhz_x0y0                                                         | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz      |             8.0 |
| clk_250mhz_mux_x0y0                                                     | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK    |             4.0 |
| clk_250mhz_x0y0                                                         | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz      |             4.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                               |            33.0 |
| mmcm_fb                                                                 | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb         |            10.0 |
| pcie_refclk                                                             | pcie_refclk                                                                                     |            10.0 |
| txoutclk_x0y0                                                           | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| userclk1                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1        |             2.0 |
| userclk2                                                                | PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2        |             4.0 |
+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| KC705_Gen2x8If128                                                                |     3.688 |
|   PCIeGen2x8If128_i                                                              |     2.841 |
|     inst                                                                         |     2.841 |
|       inst                                                                       |     2.841 |
|         gt_top_i                                                                 |     2.689 |
|           gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                       |    <0.001 |
|           gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                       |    <0.001 |
|           gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                       |    <0.001 |
|           gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                       |    <0.001 |
|           gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst                       |    <0.001 |
|           gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst                       |    <0.001 |
|           gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst                       |    <0.001 |
|           gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst                       |    <0.001 |
|           pipe_wrapper_i                                                         |     2.683 |
|             pipe_clock_int.pipe_clock_i                                          |     0.111 |
|             pipe_lane[0].gt_wrapper_i                                            |     0.314 |
|               cpllPDInst                                                         |    <0.001 |
|             pipe_lane[0].pipe_drp.pipe_drp_i                                     |     0.001 |
|             pipe_lane[0].pipe_eq.pipe_eq_i                                       |     0.002 |
|               rxeq_scan_i                                                        |    <0.001 |
|             pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i   |    <0.001 |
|               qpll_drp_i                                                         |    <0.001 |
|               qpll_wrapper_i                                                     |    <0.001 |
|             pipe_lane[0].pipe_rate.pipe_rate_i                                   |     0.003 |
|             pipe_lane[0].pipe_sync_i                                             |    <0.001 |
|             pipe_lane[0].pipe_user_i                                             |     0.001 |
|             pipe_lane[1].gt_wrapper_i                                            |     0.314 |
|               cpllPDInst                                                         |    <0.001 |
|             pipe_lane[1].pipe_drp.pipe_drp_i                                     |     0.001 |
|             pipe_lane[1].pipe_eq.pipe_eq_i                                       |     0.002 |
|               rxeq_scan_i                                                        |    <0.001 |
|             pipe_lane[1].pipe_rate.pipe_rate_i                                   |     0.003 |
|             pipe_lane[1].pipe_sync_i                                             |    <0.001 |
|             pipe_lane[1].pipe_user_i                                             |     0.001 |
|             pipe_lane[2].gt_wrapper_i                                            |     0.314 |
|               cpllPDInst                                                         |    <0.001 |
|             pipe_lane[2].pipe_drp.pipe_drp_i                                     |     0.001 |
|             pipe_lane[2].pipe_eq.pipe_eq_i                                       |     0.002 |
|               rxeq_scan_i                                                        |    <0.001 |
|             pipe_lane[2].pipe_rate.pipe_rate_i                                   |     0.003 |
|             pipe_lane[2].pipe_sync_i                                             |    <0.001 |
|             pipe_lane[2].pipe_user_i                                             |     0.001 |
|             pipe_lane[3].gt_wrapper_i                                            |     0.314 |
|               cpllPDInst                                                         |    <0.001 |
|             pipe_lane[3].pipe_drp.pipe_drp_i                                     |     0.001 |
|             pipe_lane[3].pipe_eq.pipe_eq_i                                       |     0.002 |
|               rxeq_scan_i                                                        |    <0.001 |
|             pipe_lane[3].pipe_rate.pipe_rate_i                                   |     0.003 |
|             pipe_lane[3].pipe_sync_i                                             |    <0.001 |
|             pipe_lane[3].pipe_user_i                                             |     0.001 |
|             pipe_lane[4].gt_wrapper_i                                            |     0.314 |
|               cpllPDInst                                                         |    <0.001 |
|             pipe_lane[4].pipe_drp.pipe_drp_i                                     |     0.001 |
|             pipe_lane[4].pipe_eq.pipe_eq_i                                       |     0.002 |
|               rxeq_scan_i                                                        |    <0.001 |
|             pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i   |    <0.001 |
|               qpll_drp_i                                                         |    <0.001 |
|               qpll_wrapper_i                                                     |    <0.001 |
|             pipe_lane[4].pipe_rate.pipe_rate_i                                   |     0.003 |
|             pipe_lane[4].pipe_sync_i                                             |    <0.001 |
|             pipe_lane[4].pipe_user_i                                             |     0.001 |
|             pipe_lane[5].gt_wrapper_i                                            |     0.314 |
|               cpllPDInst                                                         |    <0.001 |
|             pipe_lane[5].pipe_drp.pipe_drp_i                                     |     0.001 |
|             pipe_lane[5].pipe_eq.pipe_eq_i                                       |     0.002 |
|               rxeq_scan_i                                                        |    <0.001 |
|             pipe_lane[5].pipe_rate.pipe_rate_i                                   |     0.003 |
|             pipe_lane[5].pipe_sync_i                                             |    <0.001 |
|             pipe_lane[5].pipe_user_i                                             |     0.001 |
|             pipe_lane[6].gt_wrapper_i                                            |     0.314 |
|               cpllPDInst                                                         |    <0.001 |
|             pipe_lane[6].pipe_drp.pipe_drp_i                                     |     0.001 |
|             pipe_lane[6].pipe_eq.pipe_eq_i                                       |     0.002 |
|               rxeq_scan_i                                                        |    <0.001 |
|             pipe_lane[6].pipe_rate.pipe_rate_i                                   |     0.003 |
|             pipe_lane[6].pipe_sync_i                                             |    <0.001 |
|             pipe_lane[6].pipe_user_i                                             |     0.001 |
|             pipe_lane[7].gt_wrapper_i                                            |     0.314 |
|               cpllPDInst                                                         |    <0.001 |
|             pipe_lane[7].pipe_drp.pipe_drp_i                                     |     0.001 |
|             pipe_lane[7].pipe_eq.pipe_eq_i                                       |     0.002 |
|               rxeq_scan_i                                                        |    <0.001 |
|             pipe_lane[7].pipe_rate.pipe_rate_i                                   |     0.003 |
|             pipe_lane[7].pipe_sync_i                                             |    <0.001 |
|             pipe_lane[7].pipe_user_i                                             |     0.001 |
|             pipe_reset.pipe_reset_i                                              |     0.002 |
|             qpll_reset.qpll_reset_i                                              |     0.001 |
|         pcie_top_i                                                               |     0.152 |
|           axi_basic_top                                                          |     0.007 |
|             rx_inst                                                              |     0.004 |
|               rx_null_gen_inst                                                   |     0.001 |
|               rx_pipeline_inst                                                   |     0.003 |
|             tx_inst                                                              |     0.003 |
|               thrtl_ctl_enabled.tx_thrl_ctl_inst                                 |    <0.001 |
|               tx_pipeline_inst                                                   |     0.002 |
|           pcie_7x_i                                                              |     0.135 |
|             pcie_bram_top                                                        |     0.047 |
|               pcie_brams_rx                                                      |     0.023 |
|                 brams[0].ram                                                     |     0.012 |
|                   use_sdp.ramb36sdp                                              |     0.012 |
|                 brams[1].ram                                                     |     0.012 |
|                   use_sdp.ramb36sdp                                              |     0.012 |
|               pcie_brams_tx                                                      |     0.023 |
|                 brams[0].ram                                                     |     0.012 |
|                   use_sdp.ramb36sdp                                              |     0.012 |
|                 brams[1].ram                                                     |     0.012 |
|                   use_sdp.ramb36sdp                                              |     0.012 |
|           pcie_pipe_pipeline_i                                                   |     0.010 |
|             pipe_2_lane.pipe_lane_1_i                                            |     0.001 |
|             pipe_4_lane.pipe_lane_2_i                                            |     0.001 |
|             pipe_4_lane.pipe_lane_3_i                                            |     0.001 |
|             pipe_8_lane.pipe_lane_4_i                                            |     0.001 |
|             pipe_8_lane.pipe_lane_5_i                                            |     0.001 |
|             pipe_8_lane.pipe_lane_6_i                                            |    <0.001 |
|             pipe_8_lane.pipe_lane_7_i                                            |    <0.001 |
|             pipe_lane_0_i                                                        |     0.001 |
|             pipe_misc_i                                                          |    <0.001 |
|         phy_lnk_up_cdc                                                           |    <0.001 |
|         pl_received_hot_rst_cdc                                                  |    <0.001 |
|   chnl_user_app                                                                  |     0.083 |
|     perf_measure                                                                 |     0.009 |
|       edge_mon                                                                   |     0.004 |
|       node_mon                                                                   |     0.004 |
|     procUnitWrapper                                                              |     0.074 |
|       c_strm                                                                     |     0.002 |
|         U0                                                                       |     0.002 |
|           inst_fifo_gen                                                          |     0.002 |
|             gconvfifo.rf                                                         |     0.002 |
|               grf.rf                                                             |     0.002 |
|                 gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                   gr1.gr1_int.rfwft                                              |    <0.001 |
|                   grss.rsts                                                      |    <0.001 |
|                   rpntr                                                          |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                   gwss.wsts                                                      |    <0.001 |
|                   wpntr                                                          |    <0.001 |
|                 gntv_or_sync_fifo.mem                                            |     0.001 |
|                   gdm.dm_gen.dm                                                  |    <0.001 |
|                     RAM_reg_0_15_0_5                                             |    <0.001 |
|                     RAM_reg_0_15_12_17                                           |    <0.001 |
|                     RAM_reg_0_15_18_23                                           |    <0.001 |
|                     RAM_reg_0_15_24_29                                           |    <0.001 |
|                     RAM_reg_0_15_30_31                                           |    <0.001 |
|                     RAM_reg_0_15_6_11                                            |    <0.001 |
|                 rstblk                                                           |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|       dst_strm                                                                   |    <0.001 |
|         U0                                                                       |    <0.001 |
|           inst_fifo_gen                                                          |    <0.001 |
|             gconvfifo.rf                                                         |    <0.001 |
|               grf.rf                                                             |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                   gr1.gr1_int.rfwft                                              |    <0.001 |
|                   grss.rsts                                                      |    <0.001 |
|                   rpntr                                                          |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                   gwss.wsts                                                      |    <0.001 |
|                   wpntr                                                          |    <0.001 |
|                 gntv_or_sync_fifo.mem                                            |    <0.001 |
|                   gdm.dm_gen.dm                                                  |    <0.001 |
|                     RAM_reg_0_15_0_5                                             |    <0.001 |
|                 rstblk                                                           |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|       edge_strm                                                                  |     0.010 |
|         U0                                                                       |     0.010 |
|           inst_fifo_gen                                                          |     0.010 |
|             gconvfifo.rf                                                         |     0.010 |
|               grf.rf                                                             |     0.010 |
|                 gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                   gr1.gr1_int.rfwft                                              |    <0.001 |
|                   grss.rsts                                                      |    <0.001 |
|                   rpntr                                                          |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                   gwss.wsts                                                      |    <0.001 |
|                   wpntr                                                          |    <0.001 |
|                 gntv_or_sync_fifo.mem                                            |     0.009 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                       |     0.009 |
|                     inst_blk_mem_gen                                             |     0.009 |
|                       gnbram.gnativebmg.native_blk_mem_gen                       |     0.009 |
|                         valid.cstr                                               |     0.009 |
|                           ramloop[0].ram.r                                       |     0.004 |
|                             prim_noinit.ram                                      |     0.004 |
|                           ramloop[1].ram.r                                       |     0.004 |
|                             prim_noinit.ram                                      |     0.004 |
|                 rstblk                                                           |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|       metadata_strm                                                              |     0.009 |
|         U0                                                                       |     0.009 |
|           inst_fifo_gen                                                          |     0.009 |
|             gconvfifo.rf                                                         |     0.009 |
|               grf.rf                                                             |     0.009 |
|                 gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                   gr1.gr1_int.rfwft                                              |    <0.001 |
|                   grss.rsts                                                      |    <0.001 |
|                   rpntr                                                          |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                   gwss.wsts                                                      |    <0.001 |
|                   wpntr                                                          |    <0.001 |
|                 gntv_or_sync_fifo.mem                                            |     0.008 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                       |     0.008 |
|                     inst_blk_mem_gen                                             |     0.008 |
|                       gnbram.gnativebmg.native_blk_mem_gen                       |     0.008 |
|                         valid.cstr                                               |     0.008 |
|                           ramloop[0].ram.r                                       |     0.004 |
|                             prim_noinit.ram                                      |     0.004 |
|                           ramloop[1].ram.r                                       |     0.004 |
|                             prim_noinit.ram                                      |     0.004 |
|                 rstblk                                                           |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|       node_in_strm                                                               |     0.014 |
|         U0                                                                       |     0.014 |
|           inst_fifo_gen                                                          |     0.014 |
|             gconvfifo.rf                                                         |     0.014 |
|               grf.rf                                                             |     0.014 |
|                 gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                   gr1.gr1_int.rfwft                                              |    <0.001 |
|                   grss.rsts                                                      |    <0.001 |
|                   rpntr                                                          |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                   gwss.wsts                                                      |    <0.001 |
|                   wpntr                                                          |    <0.001 |
|                 gntv_or_sync_fifo.mem                                            |     0.013 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                       |     0.013 |
|                     inst_blk_mem_gen                                             |     0.013 |
|                       gnbram.gnativebmg.native_blk_mem_gen                       |     0.013 |
|                         valid.cstr                                               |     0.013 |
|                           ramloop[0].ram.r                                       |     0.006 |
|                             prim_noinit.ram                                      |     0.006 |
|                           ramloop[1].ram.r                                       |     0.006 |
|                             prim_noinit.ram                                      |     0.006 |
|                 rstblk                                                           |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|       node_out_strm                                                              |     0.009 |
|         U0                                                                       |     0.009 |
|           inst_fifo_gen                                                          |     0.009 |
|             gconvfifo.rf                                                         |     0.009 |
|               grf.rf                                                             |     0.009 |
|                 gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                   gr1.gr1_int.rfwft                                              |    <0.001 |
|                   grss.rsts                                                      |    <0.001 |
|                   rpntr                                                          |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                   gwss.wsts                                                      |    <0.001 |
|                   wpntr                                                          |    <0.001 |
|                 gntv_or_sync_fifo.mem                                            |     0.008 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                       |     0.007 |
|                     inst_blk_mem_gen                                             |     0.007 |
|                       gnbram.gnativebmg.native_blk_mem_gen                       |     0.007 |
|                         valid.cstr                                               |     0.007 |
|                           ramloop[0].ram.r                                       |     0.004 |
|                             prim_noinit.ram                                      |     0.004 |
|                           ramloop[1].ram.r                                       |     0.003 |
|                             prim_noinit.ram                                      |     0.003 |
|                 rstblk                                                           |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|       procUnit                                                                   |     0.028 |
|         inst                                                                     |     0.028 |
|           node_in_bram_U                                                         |     0.016 |
|             top_node_in_bram_ram_U                                               |     0.016 |
|           node_out_bram_U                                                        |     0.002 |
|             top_node_out_bram_ram_U                                              |     0.002 |
|           top_fadd_32ns_32nbkb_U1                                                |     0.006 |
|             top_ap_fadd_6_full_dsp_32_u                                          |     0.005 |
|               U0                                                                 |     0.005 |
|                 i_synth                                                          |     0.005 |
|                   ADDSUB_OP.ADDSUB                                               |     0.005 |
|                     SPEED_OP.DSP.OP                                              |     0.005 |
|                       A_IP_DELAY                                                 |    <0.001 |
|                         i_pipe                                                   |    <0.001 |
|                       B_IP_DELAY                                                 |    <0.001 |
|                         i_pipe                                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                     |     0.002 |
|                         DSP2                                                     |    <0.001 |
|                         LEAD16_DELAY                                             |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         SUM_DELAY                                                |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         SUM_LSBS_DELAY                                           |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                     |    <0.001 |
|                           CARRY_ZERO_DET                                         |    <0.001 |
|                         Z_14_LZD_DELAY                                           |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                                           |     0.001 |
|                         A_EXP_DELAY                                              |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         A_SIGN_DELAY                                             |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         BMA_EXP_DELAY                                            |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         B_EXP_DELAY                                              |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         B_SIGN_DELAY                                             |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         CANCELLATION_DELAY                                       |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         COND_DET_A                                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                            |    <0.001 |
|                             i_pipe                                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                           |    <0.001 |
|                             i_pipe                                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                           |    <0.001 |
|                             CARRY_ZERO_DET                                       |    <0.001 |
|                         COND_DET_B                                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                            |    <0.001 |
|                             i_pipe                                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                           |    <0.001 |
|                             i_pipe                                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                           |    <0.001 |
|                             CARRY_ZERO_DET                                       |    <0.001 |
|                         DET_SIGN_DELAY                                           |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                    |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                       |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         NUMB_CMP                                                 |    <0.001 |
|                           NOT_FAST.CMP                                           |    <0.001 |
|                             C_CHAIN                                              |    <0.001 |
|                         STATE_DELAY                                              |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         SUB_DELAY                                                |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                                       |    <0.001 |
|                           DIST_DELAY                                             |    <0.001 |
|                             i_pipe                                               |    <0.001 |
|                           SHIFT_DELAY                                            |    <0.001 |
|                             i_pipe                                               |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                           |    <0.001 |
|                           i_pipe                                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                 |     0.001 |
|                       OP                                                         |    <0.001 |
|       src_strm                                                                   |    <0.001 |
|         U0                                                                       |    <0.001 |
|           inst_fifo_gen                                                          |    <0.001 |
|             gconvfifo.rf                                                         |    <0.001 |
|               grf.rf                                                             |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                   gr1.gr1_int.rfwft                                              |    <0.001 |
|                   grss.rsts                                                      |    <0.001 |
|                   rpntr                                                          |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                   gwss.wsts                                                      |    <0.001 |
|                   wpntr                                                          |    <0.001 |
|                 rstblk                                                           |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|   dbg_hub                                                                        |     0.005 |
|     inst                                                                         |     0.005 |
|       CORE_XSDB.UUT_MASTER                                                       |     0.005 |
|         U_ICON_INTERFACE                                                         |     0.003 |
|           U_CMD1                                                                 |    <0.001 |
|           U_CMD2                                                                 |    <0.001 |
|           U_CMD3                                                                 |    <0.001 |
|           U_CMD4                                                                 |    <0.001 |
|           U_CMD5                                                                 |    <0.001 |
|           U_CMD6_RD                                                              |     0.001 |
|             U_RD_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.gr1_int.rfwft                                        |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD6_WR                                                              |    <0.001 |
|             U_WR_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD7_CTL                                                             |    <0.001 |
|           U_CMD7_STAT                                                            |    <0.001 |
|           U_STATIC_STATUS                                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                    |     0.001 |
|           U_RD_ABORT_FLAG                                                        |    <0.001 |
|           U_RD_REQ_FLAG                                                          |    <0.001 |
|           U_TIMER                                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|       CORE_XSDB.U_ICON                                                           |    <0.001 |
|         U_CMD                                                                    |    <0.001 |
|         U_STAT                                                                   |    <0.001 |
|         U_SYNC                                                                   |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   riffa                                                                          |     0.665 |
|     engine_layer_inst                                                            |     0.066 |
|       rx_engine_classic_inst                                                     |     0.011 |
|         data_shiftreg_inst                                                       |     0.009 |
|         eoff_shiftreg_inst                                                       |    <0.001 |
|         eop_shiftreg_inst                                                        |    <0.001 |
|         rxc_engine_inst                                                          |     0.001 |
|           hdr_register_127_64                                                    |    <0.001 |
|           hdr_register_63_0                                                      |    <0.001 |
|           metadata                                                               |    <0.001 |
|           metadata_valid                                                         |    <0.001 |
|           output_pipeline                                                        |    <0.001 |
|             pipeline_inst                                                        |    <0.001 |
|           sf4dwh                                                                 |    <0.001 |
|         rxr_engine_inst                                                          |    <0.001 |
|           delayed_sop                                                            |    <0.001 |
|           hdr_register_127_64                                                    |    <0.001 |
|           hdr_register_63_0                                                      |    <0.001 |
|           metadata                                                               |    <0.001 |
|           metadata_valid                                                         |    <0.001 |
|           output_pipeline                                                        |    <0.001 |
|             pipeline_inst                                                        |    <0.001 |
|           sf4dwh                                                                 |    <0.001 |
|         soff_shiftreg_inst                                                       |    <0.001 |
|         sop_shiftreg_inst                                                        |    <0.001 |
|         valid_shiftreg_inst                                                      |    <0.001 |
|       tx_engine_classic_inst                                                     |     0.055 |
|         output_reg_inst                                                          |     0.002 |
|           pipeline_inst                                                          |     0.002 |
|         rc_inst                                                                  |    <0.001 |
|           rst_counter                                                            |    <0.001 |
|         rst_shiftreg                                                             |    <0.001 |
|         tx_mux_inst                                                              |     0.002 |
|           tx_arbiter_inst                                                        |    <0.001 |
|           tx_output_inst                                                         |     0.002 |
|             pipeline_inst                                                        |     0.002 |
|         txc_engine_inst                                                          |     0.020 |
|           txc_engine_inst                                                        |     0.019 |
|             tx_alignment_inst                                                    |     0.007 |
|               compute_reg                                                        |     0.002 |
|                 pipeline_inst                                                    |     0.002 |
|               gen_data_input_regs[0].data_register_                              |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[0].packet_valid_register                       |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[1].data_register_                              |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[1].packet_valid_register                       |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[2].data_register_                              |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[2].packet_valid_register                       |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[3].data_register_                              |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[3].packet_valid_register                       |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               hdr_input_reg                                                      |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               output_register_inst                                               |     0.001 |
|                 pipeline_inst                                                    |     0.001 |
|               pktctr_inst                                                        |    <0.001 |
|               ready_reg                                                          |     0.001 |
|                 pipeline_inst                                                    |     0.001 |
|               rot_inst                                                           |    <0.001 |
|               satctr_inst                                                        |    <0.001 |
|               select_reg                                                         |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|             tx_data_pipeline_inst                                                |     0.005 |
|               tx_shift_inst                                                      |    <0.001 |
|                 input_register                                                   |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|               txdf_inst                                                          |     0.005 |
|                 gen_regs_fifos[0].fifo_inst_                                     |    <0.001 |
|                   mem                                                            |    <0.001 |
|                 gen_regs_fifos[0].fifo_pipeline_inst_                            |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|                 gen_regs_fifos[0].input_pipeline_inst_                           |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|                 gen_regs_fifos[0].perfifo_ctr_inst                               |    <0.001 |
|                 gen_regs_fifos[1].fifo_inst_                                     |     0.001 |
|                   mem                                                            |    <0.001 |
|                 gen_regs_fifos[1].fifo_pipeline_inst_                            |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|                 gen_regs_fifos[1].perfifo_ctr_inst                               |    <0.001 |
|                 gen_regs_fifos[2].fifo_inst_                                     |    <0.001 |
|                   mem                                                            |    <0.001 |
|                 gen_regs_fifos[2].fifo_pipeline_inst_                            |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|                 gen_regs_fifos[2].perfifo_ctr_inst                               |    <0.001 |
|                 gen_regs_fifos[3].fifo_inst_                                     |    <0.001 |
|                   mem                                                            |    <0.001 |
|                 gen_regs_fifos[3].fifo_pipeline_inst_                            |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|                 gen_regs_fifos[3].perfifo_ctr_inst                               |    <0.001 |
|                 packet_valid_reg                                                 |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|             txhf_inst                                                            |     0.007 |
|               fifo_inst                                                          |     0.006 |
|                 mem                                                              |     0.005 |
|               input_pipeline_inst                                                |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|           txc_formatter_inst                                                     |    <0.001 |
|             input_inst                                                           |    <0.001 |
|               pipeline_inst                                                      |    <0.001 |
|         txr_engine_inst                                                          |     0.031 |
|           txr_engine_inst                                                        |     0.026 |
|             tx_alignment_inst                                                    |     0.007 |
|               compute_reg                                                        |     0.002 |
|                 pipeline_inst                                                    |     0.002 |
|               gen_data_input_regs[0].data_register_                              |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[0].packet_valid_register                       |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[1].data_register_                              |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[1].packet_valid_register                       |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[2].data_register_                              |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[2].packet_valid_register                       |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[3].data_register_                              |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               gen_data_input_regs[3].packet_valid_register                       |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               hdr_input_reg                                                      |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|               output_register_inst                                               |     0.002 |
|                 pipeline_inst                                                    |     0.002 |
|               pktctr_inst                                                        |    <0.001 |
|               ready_reg                                                          |     0.001 |
|                 pipeline_inst                                                    |     0.001 |
|               rot_inst                                                           |    <0.001 |
|               satctr_inst                                                        |    <0.001 |
|               select_reg                                                         |    <0.001 |
|                 pipeline_inst                                                    |    <0.001 |
|             tx_data_pipeline_inst                                                |     0.014 |
|               tx_shift_inst                                                      |     0.004 |
|                 input_register                                                   |     0.004 |
|                   pipeline_inst                                                  |     0.004 |
|               txdf_inst                                                          |     0.010 |
|                 gen_regs_fifos[0].fifo_inst_                                     |     0.002 |
|                   mem                                                            |     0.001 |
|                 gen_regs_fifos[0].fifo_pipeline_inst_                            |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|                 gen_regs_fifos[0].input_pipeline_inst_                           |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|                 gen_regs_fifos[0].perfifo_ctr_inst                               |    <0.001 |
|                 gen_regs_fifos[1].fifo_inst_                                     |    <0.001 |
|                   mem                                                            |    <0.001 |
|                 gen_regs_fifos[1].fifo_pipeline_inst_                            |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|                 gen_regs_fifos[1].input_pipeline_inst_                           |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|                 gen_regs_fifos[1].perfifo_ctr_inst                               |    <0.001 |
|                 gen_regs_fifos[2].fifo_inst_                                     |     0.002 |
|                   mem                                                            |     0.001 |
|                 gen_regs_fifos[2].fifo_pipeline_inst_                            |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|                 gen_regs_fifos[2].input_pipeline_inst_                           |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|                 gen_regs_fifos[2].perfifo_ctr_inst                               |    <0.001 |
|                 gen_regs_fifos[3].fifo_inst_                                     |    <0.001 |
|                   mem                                                            |    <0.001 |
|                 gen_regs_fifos[3].fifo_pipeline_inst_                            |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|                 gen_regs_fifos[3].input_pipeline_inst_                           |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|                 gen_regs_fifos[3].perfifo_ctr_inst                               |    <0.001 |
|                 packet_valid_reg                                                 |    <0.001 |
|                   pipeline_inst                                                  |    <0.001 |
|             txhf_inst                                                            |     0.005 |
|               fifo_inst                                                          |     0.001 |
|                 mem                                                              |     0.001 |
|               input_pipeline_inst                                                |     0.004 |
|                 pipeline_inst                                                    |     0.004 |
|           txr_formatter_inst                                                     |     0.005 |
|             input_inst                                                           |     0.005 |
|               pipeline_inst                                                      |     0.005 |
|     riffa_inst                                                                   |     0.599 |
|       channels[0].channel                                                        |     0.144 |
|         channel                                                                  |     0.140 |
|           rxPort                                                                 |     0.091 |
|             gate                                                                 |     0.002 |
|               countSync                                                          |    <0.001 |
|                 sigAtoB                                                          |    <0.001 |
|                   metaFF                                                         |    <0.001 |
|                   syncFF                                                         |    <0.001 |
|                 sigBtoA                                                          |    <0.001 |
|                   metaFF                                                         |    <0.001 |
|                   syncFF                                                         |    <0.001 |
|               rxAckSig                                                           |    <0.001 |
|                 metaFF                                                           |    <0.001 |
|                 syncFF                                                           |    <0.001 |
|               rxSig                                                              |    <0.001 |
|                 sigAtoB                                                          |    <0.001 |
|                   metaFF                                                         |    <0.001 |
|                   syncFF                                                         |    <0.001 |
|                 sigBtoA                                                          |    <0.001 |
|                   metaFF                                                         |    <0.001 |
|                   syncFF                                                         |    <0.001 |
|             mainFifo                                                             |     0.019 |
|               fifo                                                               |     0.014 |
|                 asyncCompare                                                     |    <0.001 |
|                 mem                                                              |     0.009 |
|                 rdPtrEmpty                                                       |     0.003 |
|                 wrPtrFull                                                        |     0.002 |
|             mainFifoPacker                                                       |     0.008 |
|             reader                                                               |     0.018 |
|             requesterMux                                                         |     0.001 |
|             sgListReader                                                         |     0.003 |
|             sgRxFifo                                                             |     0.002 |
|               mem                                                                |    <0.001 |
|             sgRxFifoPacker                                                       |     0.008 |
|             sgRxReq                                                              |     0.009 |
|             sgTxFifo                                                             |     0.001 |
|               mem                                                                |    <0.001 |
|             sgTxFifoPacker                                                       |     0.008 |
|             sgTxReq                                                              |     0.010 |
|           txPort                                                                 |     0.050 |
|             buffer                                                               |     0.014 |
|               fifo                                                               |    <0.001 |
|                 mem                                                              |    <0.001 |
|             gate                                                                 |     0.010 |
|               fifo                                                               |     0.007 |
|                 asyncCompare                                                     |    <0.001 |
|                 mem                                                              |     0.005 |
|                   rRAM_reg_0_7_0_5                                               |    <0.001 |
|                   rRAM_reg_0_7_102_107                                           |    <0.001 |
|                   rRAM_reg_0_7_108_113                                           |    <0.001 |
|                   rRAM_reg_0_7_114_119                                           |    <0.001 |
|                   rRAM_reg_0_7_120_125                                           |    <0.001 |
|                   rRAM_reg_0_7_126_128                                           |    <0.001 |
|                   rRAM_reg_0_7_12_17                                             |    <0.001 |
|                   rRAM_reg_0_7_18_23                                             |    <0.001 |
|                   rRAM_reg_0_7_24_29                                             |    <0.001 |
|                   rRAM_reg_0_7_30_35                                             |    <0.001 |
|                   rRAM_reg_0_7_36_41                                             |    <0.001 |
|                   rRAM_reg_0_7_42_47                                             |    <0.001 |
|                   rRAM_reg_0_7_48_53                                             |    <0.001 |
|                   rRAM_reg_0_7_54_59                                             |    <0.001 |
|                   rRAM_reg_0_7_60_65                                             |    <0.001 |
|                   rRAM_reg_0_7_66_71                                             |    <0.001 |
|                   rRAM_reg_0_7_6_11                                              |    <0.001 |
|                   rRAM_reg_0_7_72_77                                             |    <0.001 |
|                   rRAM_reg_0_7_78_83                                             |    <0.001 |
|                   rRAM_reg_0_7_84_89                                             |    <0.001 |
|                   rRAM_reg_0_7_90_95                                             |    <0.001 |
|                   rRAM_reg_0_7_96_101                                            |    <0.001 |
|                 rdPtrEmpty                                                       |    <0.001 |
|                 wrPtrFull                                                        |     0.001 |
|             monitor                                                              |     0.004 |
|             sgListReader                                                         |     0.003 |
|             writer                                                               |     0.020 |
|       channels[1].channel                                                        |     0.130 |
|         channel                                                                  |     0.124 |
|           rxPort                                                                 |     0.093 |
|             gate                                                                 |     0.002 |
|               countSync                                                          |    <0.001 |
|                 sigAtoB                                                          |    <0.001 |
|                   metaFF                                                         |    <0.001 |
|                   syncFF                                                         |    <0.001 |
|                 sigBtoA                                                          |    <0.001 |
|                   metaFF                                                         |    <0.001 |
|                   syncFF                                                         |    <0.001 |
|               rxAckSig                                                           |    <0.001 |
|                 metaFF                                                           |    <0.001 |
|                 syncFF                                                           |    <0.001 |
|               rxSig                                                              |    <0.001 |
|                 sigAtoB                                                          |    <0.001 |
|                   metaFF                                                         |    <0.001 |
|                   syncFF                                                         |    <0.001 |
|                 sigBtoA                                                          |    <0.001 |
|                   metaFF                                                         |    <0.001 |
|                   syncFF                                                         |    <0.001 |
|             mainFifo                                                             |     0.020 |
|               fifo                                                               |     0.014 |
|                 asyncCompare                                                     |    <0.001 |
|                 mem                                                              |     0.009 |
|                 rdPtrEmpty                                                       |     0.003 |
|                 wrPtrFull                                                        |     0.002 |
|             mainFifoPacker                                                       |     0.009 |
|             reader                                                               |     0.019 |
|             requesterMux                                                         |     0.001 |
|             sgListReader                                                         |     0.003 |
|             sgRxFifo                                                             |     0.003 |
|               mem                                                                |     0.001 |
|             sgRxFifoPacker                                                       |     0.008 |
|             sgRxReq                                                              |     0.008 |
|             sgTxFifo                                                             |    <0.001 |
|               mem                                                                |    <0.001 |
|             sgTxFifoPacker                                                       |     0.008 |
|             sgTxReq                                                              |     0.010 |
|           txPort                                                                 |     0.031 |
|             buffer                                                               |     0.008 |
|               fifo                                                               |    <0.001 |
|                 mem                                                              |    <0.001 |
|             gate                                                                 |    <0.001 |
|               fifo                                                               |    <0.001 |
|                 asyncCompare                                                     |    <0.001 |
|                 mem                                                              |    <0.001 |
|                   rRAM_reg_0_7_126_128                                           |     0.000 |
|                 rdPtrEmpty                                                       |    <0.001 |
|             monitor                                                              |     0.003 |
|             sgListReader                                                         |     0.003 |
|             writer                                                               |     0.017 |
|       channels[2].channel                                                        |     0.110 |
|         channel                                                                  |     0.105 |
|           rxPort                                                                 |     0.073 |
|             mainFifoPacker                                                       |    <0.001 |
|             reader                                                               |     0.023 |
|             requesterMux                                                         |     0.001 |
|             sgListReader                                                         |     0.003 |
|             sgRxFifo                                                             |     0.003 |
|               mem                                                                |     0.001 |
|             sgRxFifoPacker                                                       |     0.008 |
|             sgRxReq                                                              |     0.009 |
|             sgTxFifo                                                             |     0.001 |
|               mem                                                                |    <0.001 |
|             sgTxFifoPacker                                                       |     0.015 |
|             sgTxReq                                                              |     0.010 |
|           txPort                                                                 |     0.032 |
|             buffer                                                               |     0.007 |
|               fifo                                                               |    <0.001 |
|                 mem                                                              |    <0.001 |
|             gate                                                                 |    <0.001 |
|               fifo                                                               |    <0.001 |
|                 asyncCompare                                                     |    <0.001 |
|                 mem                                                              |    <0.001 |
|                   rRAM_reg_0_7_126_128                                           |     0.000 |
|                 rdPtrEmpty                                                       |    <0.001 |
|             monitor                                                              |     0.003 |
|             sgListReader                                                         |     0.003 |
|             writer                                                               |     0.018 |
|       channels[3].channel                                                        |     0.130 |
|         channel                                                                  |     0.125 |
|           rxPort                                                                 |     0.093 |
|             gate                                                                 |     0.002 |
|               countSync                                                          |    <0.001 |
|                 sigAtoB                                                          |    <0.001 |
|                   metaFF                                                         |    <0.001 |
|                   syncFF                                                         |    <0.001 |
|                 sigBtoA                                                          |    <0.001 |
|                   metaFF                                                         |    <0.001 |
|                   syncFF                                                         |    <0.001 |
|               rxAckSig                                                           |    <0.001 |
|                 metaFF                                                           |    <0.001 |
|                 syncFF                                                           |    <0.001 |
|               rxSig                                                              |    <0.001 |
|                 sigAtoB                                                          |    <0.001 |
|                   metaFF                                                         |    <0.001 |
|                   syncFF                                                         |    <0.001 |
|                 sigBtoA                                                          |    <0.001 |
|                   metaFF                                                         |    <0.001 |
|                   syncFF                                                         |    <0.001 |
|             mainFifo                                                             |     0.019 |
|               fifo                                                               |     0.013 |
|                 asyncCompare                                                     |    <0.001 |
|                 mem                                                              |     0.009 |
|                 rdPtrEmpty                                                       |     0.002 |
|                 wrPtrFull                                                        |     0.002 |
|             mainFifoPacker                                                       |     0.008 |
|             reader                                                               |     0.019 |
|             requesterMux                                                         |     0.002 |
|             sgListReader                                                         |     0.003 |
|             sgRxFifo                                                             |     0.003 |
|               mem                                                                |     0.001 |
|             sgRxFifoPacker                                                       |     0.009 |
|             sgRxReq                                                              |     0.009 |
|             sgTxFifo                                                             |     0.001 |
|               mem                                                                |    <0.001 |
|             sgTxFifoPacker                                                       |     0.008 |
|             sgTxReq                                                              |     0.010 |
|           txPort                                                                 |     0.032 |
|             buffer                                                               |     0.008 |
|               fifo                                                               |    <0.001 |
|                 mem                                                              |    <0.001 |
|             gate                                                                 |    <0.001 |
|               fifo                                                               |    <0.001 |
|                 asyncCompare                                                     |    <0.001 |
|                 mem                                                              |    <0.001 |
|                   rRAM_reg_0_7_126_128                                           |     0.000 |
|                 rdPtrEmpty                                                       |    <0.001 |
|             monitor                                                              |     0.003 |
|             sgListReader                                                         |     0.003 |
|             writer                                                               |     0.018 |
|       intr                                                                       |    <0.001 |
|         intrCtlr                                                                 |    <0.001 |
|       rc_fc                                                                      |    <0.001 |
|       reg_inst                                                                   |     0.005 |
|         chnl_output_register                                                     |     0.001 |
|           pipeline_inst                                                          |     0.001 |
|         rxr_input_register                                                       |     0.003 |
|           pipeline_inst                                                          |     0.003 |
|         txc_output_register                                                      |     0.001 |
|           pipeline_inst                                                          |     0.001 |
|       reorderQueue                                                               |     0.046 |
|         data_input                                                               |     0.015 |
|           countRam                                                               |    <0.001 |
|             rRAM_reg_0_31_0_5                                                    |    <0.001 |
|             rRAM_reg_0_31_6_7                                                    |    <0.001 |
|           posRam                                                                 |    <0.001 |
|             rRAM_reg_0_31_0_5                                                    |    <0.001 |
|             rRAM_reg_0_31_12_17                                                  |    <0.001 |
|             rRAM_reg_0_31_18_19                                                  |    <0.001 |
|             rRAM_reg_0_31_6_11                                                   |    <0.001 |
|         data_output                                                              |     0.008 |
|         mapRam                                                                   |    <0.001 |
|           rRAM_reg_0_31_0_5                                                      |    <0.001 |
|         pktRam                                                                   |    <0.001 |
|           rRAM_reg_0_31_0_5                                                      |    <0.001 |
|           rRAM_reg_0_31_6_11                                                     |    <0.001 |
|         rams[0].ram                                                              |     0.005 |
|         rams[1].ram                                                              |     0.006 |
|         rams[2].ram                                                              |     0.006 |
|         rams[3].ram                                                              |     0.005 |
|       reset_extender_inst                                                        |    <0.001 |
|         rst_counter                                                              |    <0.001 |
|         rst_shiftreg                                                             |    <0.001 |
|       tx_mux_inst                                                                |     0.031 |
|         req_ack_fifo                                                             |    <0.001 |
|           mem                                                                    |    <0.001 |
|             rMemory_reg_0_31_0_3                                                 |    <0.001 |
|         tx_mux_128_inst                                                          |     0.030 |
|           selRd                                                                  |     0.001 |
|           selWr                                                                  |     0.001 |
|       txc_data_hold                                                              |    <0.001 |
|         pipeline_inst                                                            |    <0.001 |
|       txc_meta_hold                                                              |    <0.001 |
|         pipeline_inst                                                            |    <0.001 |
|   u_ila_0                                                                        |     0.092 |
|     inst                                                                         |     0.092 |
|       ila_core_inst                                                              |     0.092 |
|         ADV_TRIG.u_adv_trig                                                      |     0.003 |
|           fsm_mem_data_reg_r1_0_63_0_2                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_12_14                                         |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_15_17                                         |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_18_20                                         |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_21_23                                         |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_3_5                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_6_8                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_9_11                                          |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_0_2                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_12_14                                       |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_15_17                                       |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_18_20                                       |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_21_23                                       |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_3_5                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_6_8                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_9_11                                        |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_0_2                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_12_14                                         |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_15_17                                         |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_18_20                                         |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_21_23                                         |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_3_5                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_6_8                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_9_11                                          |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_0_2                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_12_14                                       |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_15_17                                       |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_18_20                                       |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_21_23                                       |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_3_5                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_6_8                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_9_11                                        |    <0.001 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                 |    <0.001 |
|         COUNTER.u_count                                                          |     0.002 |
|           G_COUNTER[0].U_COUNTER                                                 |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                                 |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                                 |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                                 |    <0.001 |
|         ila_trace_memory_inst                                                    |     0.014 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                               |     0.014 |
|             inst_blk_mem_gen                                                     |     0.014 |
|               gnbram.gnativebmg.native_blk_mem_gen                               |     0.014 |
|                 valid.cstr                                                       |     0.014 |
|                   ramloop[0].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                              |    <0.001 |
|                   ramloop[1].ram.r                                               |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|                   ramloop[2].ram.r                                               |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|                   ramloop[3].ram.r                                               |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|                   ramloop[4].ram.r                                               |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|                   ramloop[5].ram.r                                               |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|                   ramloop[6].ram.r                                               |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|                   ramloop[7].ram.r                                               |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|         u_ila_cap_ctrl                                                           |     0.003 |
|           U_CDONE                                                                |    <0.001 |
|           U_NS0                                                                  |    <0.001 |
|           U_NS1                                                                  |    <0.001 |
|           u_cap_addrgen                                                          |     0.002 |
|             U_CMPRESET                                                           |    <0.001 |
|             u_cap_sample_counter                                                 |    <0.001 |
|               U_SCE                                                              |    <0.001 |
|               U_SCMPCE                                                           |    <0.001 |
|               U_SCRST                                                            |    <0.001 |
|               u_scnt_cmp                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|             u_cap_window_counter                                                 |    <0.001 |
|               U_WCE                                                              |    <0.001 |
|               U_WHCMPCE                                                          |    <0.001 |
|               U_WLCMPCE                                                          |    <0.001 |
|               u_wcnt_hcmp                                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               u_wcnt_lcmp                                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|         u_ila_regs                                                               |     0.033 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                             |    <0.001 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                             |    <0.001 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                             |    <0.001 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                             |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                   |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                            |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[10].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[11].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[12].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[13].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[14].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[15].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[16].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[17].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[18].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[19].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[1].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[20].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[21].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[22].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[23].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[24].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[25].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[26].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[27].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[28].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[29].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[2].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[30].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[31].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[3].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[4].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[5].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[6].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[7].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[8].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[9].tc_srl_reg                                                   |    <0.001 |
|           U_XSDB_SLAVE                                                           |     0.001 |
|           reg_15                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_16                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_17                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_18                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_19                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_1a                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_6                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_7                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_8                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_80                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_81                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_82                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_83                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_84                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_85                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_887                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_88d                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_88f                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_890                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_892                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_9                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_srl_fff                                                            |    <0.001 |
|           reg_stream_ffd                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_stream_ffe                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|         u_ila_reset_ctrl                                                         |    <0.001 |
|           arm_detection_inst                                                     |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                             |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                            |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                            |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                           |    <0.001 |
|           halt_detection_inst                                                    |    <0.001 |
|         u_trig                                                                   |     0.027 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                  |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           U_TM                                                                   |     0.020 |
|             N_DDR_MODE.G_NMU[0].U_M                                              |     0.003 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |     0.003 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                             |     0.003 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |     0.003 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                              |     0.003 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |     0.003 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                              |     0.003 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |     0.003 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|         xsdb_memory_read_inst                                                    |     0.003 |
+----------------------------------------------------------------------------------+-----------+


