117. Printing statistics.

=== and_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_and2_1                   1

   Chip area for module '\and_cell': 9.072000
     of which used for sequential elements: 0.000000 (0.00%)

=== dff_cell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  1
     sg13g2_tiehi                    1

   Chip area for module '\dff_cell': 54.432000
     of which used for sequential elements: 47.174400 (86.67%)

=== dffsr_cell ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     sg13g2_inv_1                    2
     sg13g2_sdfbbp_1                 1
     sg13g2_tielo                    2

   Area for cell type \sg13g2_sdfbbp_1 is unknown!

   Chip area for module '\dffsr_cell': 25.401600
     of which used for sequential elements: 0.000000 (0.00%)

=== mux_cell ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

   Chip area for module '\mux_cell': 18.144000
     of which used for sequential elements: 0.000000 (0.00%)

=== not_cell ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_inv_1                    1

   Chip area for module '\not_cell': 5.443200
     of which used for sequential elements: 0.000000 (0.00%)

=== or_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_or2_1                    1

   Chip area for module '\or_cell': 9.072000
     of which used for sequential elements: 0.000000 (0.00%)

=== tt_um_wokwi_group_8 ===

   Number of wires:                231
   Number of wire bits:            266
   Number of public wires:         160
   Number of public wire bits:     195
   Number of ports:                  8
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                239
     and_cell                       63
     dff_cell                        9
     dffsr_cell                      8
     mux_cell                        3
     not_cell                       26
     or_cell                        23
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                  5
     sg13g2_a221oi_1                 2
     sg13g2_a22oi_1                 26
     sg13g2_and2_1                   3
     sg13g2_and3_1                   1
     sg13g2_and4_1                   4
     sg13g2_inv_1                    3
     sg13g2_nand2_1                  4
     sg13g2_nand2b_1                 4
     sg13g2_nand3_1                  3
     sg13g2_nand4_1                  2
     sg13g2_nor2_1                   8
     sg13g2_nor2b_1                  1
     sg13g2_nor3_1                   6
     sg13g2_nor4_1                   2
     sg13g2_o21ai_1                  3
     sg13g2_or3_1                    1
     sg13g2_tielo                   16
     xor_cell                       12

   Area for cell type \dff_cell is unknown!
   Area for cell type \xor_cell is unknown!
   Area for cell type \and_cell is unknown!
   Area for cell type \or_cell is unknown!
   Area for cell type \not_cell is unknown!
   Area for cell type \dffsr_cell is unknown!
   Area for cell type \mux_cell is unknown!

   Chip area for module '\tt_um_wokwi_group_8': 897.145200
     of which used for sequential elements: 0.000000 (0.00%)

=== xor_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_xor2_1                   1

   Chip area for module '\xor_cell': 14.515200
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   tt_um_wokwi_group_8               1
     and_cell                       63
     dff_cell                        9
     dffsr_cell                      8
     mux_cell                        3
     not_cell                       26
     or_cell                        23
     xor_cell                       12

   Number of wires:                714
   Number of wire bits:            749
   Number of public wires:         602
   Number of public wire bits:     637
   Number of ports:                450
   Number of port bits:            485
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                280
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                  5
     sg13g2_a221oi_1                 2
     sg13g2_a22oi_1                 26
     sg13g2_and2_1                  66
     sg13g2_and3_1                   1
     sg13g2_and4_1                   4
     sg13g2_dfrbp_1                  9
     sg13g2_inv_1                   45
     sg13g2_mux2_1                   3
     sg13g2_nand2_1                  4
     sg13g2_nand2b_1                 4
     sg13g2_nand3_1                  3
     sg13g2_nand4_1                  2
     sg13g2_nor2_1                   8
     sg13g2_nor2b_1                  1
     sg13g2_nor3_1                   6
     sg13g2_nor4_1                   2
     sg13g2_o21ai_1                  3
     sg13g2_or2_1                   23
     sg13g2_or3_1                    1
     sg13g2_sdfbbp_1                 8
     sg13g2_tiehi                    9
     sg13g2_tielo                   32
     sg13g2_xor2_1                  12

   Chip area for top module '\tt_um_wokwi_group_8': 2740.575600
     of which used for sequential elements: 0.000000 (0.00%)

