Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/mips/MIPS/Test_pipeline_isim_beh.exe -prj E:/mips/MIPS/Test_pipeline_beh.prj work.Test_pipeline work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/mips/MIPS/UC.v" into library work
Analyzing Verilog file "E:/mips/MIPS/signExtend.v" into library work
Analyzing Verilog file "E:/mips/MIPS/muxForwarding.v" into library work
Analyzing Verilog file "E:/mips/MIPS/mux9.v" into library work
Analyzing Verilog file "E:/mips/MIPS/Mux5Bit.v" into library work
Analyzing Verilog file "E:/mips/MIPS/Mux.v" into library work
Analyzing Verilog file "E:/mips/MIPS/Memoria.v" into library work
Analyzing Verilog file "E:/mips/MIPS/jumpControl.v" into library work
Analyzing Verilog file "E:/mips/MIPS/ipcore_dir/ROM.v" into library work
Analyzing Verilog file "E:/mips/MIPS/bancoDeRegistros.v" into library work
Analyzing Verilog file "E:/mips/MIPS/alu_adder.v" into library work
Analyzing Verilog file "E:/mips/MIPS/aluControl.v" into library work
Analyzing Verilog file "E:/mips/MIPS/alu.v" into library work
Analyzing Verilog file "E:/mips/MIPS/stage_wb.v" into library work
Analyzing Verilog file "E:/mips/MIPS/stage_mem.v" into library work
Analyzing Verilog file "E:/mips/MIPS/InstructionFetchNEW.v" into library work
Analyzing Verilog file "E:/mips/MIPS/InstructionDecode.v" into library work
Analyzing Verilog file "E:/mips/MIPS/Hazard_Unit.v" into library work
Analyzing Verilog file "E:/mips/MIPS/Forwarding_Unit.v" into library work
Analyzing Verilog file "E:/mips/MIPS/EX.v" into library work
Analyzing Verilog file "E:/mips/MIPS/Pipeline.v" into library work
Analyzing Verilog file "E:/mips/MIPS/Test_Pipeline.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module ROM
Compiling module InstructionFetchNEW
Compiling module UC
Compiling module mux9
Compiling module bancoDeRegistros
Compiling module signExtend
Compiling module jumpControl
Compiling module InstructionDecode
Compiling module AluAdder
Compiling module muxForwarding
Compiling module Mux32Bit
Compiling module Alu
Compiling module AluControl
Compiling module Mux5Bit
Compiling module Execute
Compiling module Memoria
Compiling module stage_mem
Compiling module stage_wb
Compiling module Forwarding_Unit
Compiling module Hazard_Unit
Compiling module Pipeline
Compiling module Test_pipeline
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 17 sub-compilation(s) to finish...
Compiled 24 Verilog Units
Built simulation executable E:/mips/MIPS/Test_pipeline_isim_beh.exe
Fuse Memory Usage: 29684 KB
Fuse CPU Usage: 810 ms
