digraph "CFG for '_Z25median_reduce_shuffle_gpuPKfPfS1_i' function" {
	label="CFG for '_Z25median_reduce_shuffle_gpuPKfPfS1_i' function";

	Node0x4e76a20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = mul i32 %6, 243\l  %8 = add i32 %7, %5\l  %9 = sext i32 %8 to i64\l  %10 = getelementptr inbounds float, float addrspace(1)* %2, i64 %9\l  %11 = load float, float addrspace(1)* %10, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %12 = sitofp i32 %3 to float\l  %13 = fmul contract float %11, %12\l  %14 = tail call float @llvm.floor.f32(float %13)\l  %15 = fptosi float %14 to i32\l  %16 = sext i32 %15 to i64\l  %17 = getelementptr inbounds float, float addrspace(1)* %0, i64 %16\l  %18 = load float, float addrspace(1)* %17, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %19 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %5\l  store float %18, float addrspace(3)* %19, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %20 = mul nuw nsw i32 %5, 3\l  %21 = icmp ult i32 %5, 81\l  br i1 %21, label %22, label %35\l|{<s0>T|<s1>F}}"];
	Node0x4e76a20:s0 -> Node0x4e79e10;
	Node0x4e76a20:s1 -> Node0x4e79ea0;
	Node0x4e79e10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%22:\l22:                                               \l  %23 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %20\l  %24 = load float, float addrspace(3)* %23, align 4, !tbaa !5\l  %25 = add nuw nsw i32 %20, 1\l  %26 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %25\l  %27 = load float, float addrspace(3)* %26, align 4, !tbaa !5\l  %28 = add nuw nsw i32 %20, 2\l  %29 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %28\l  %30 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %31 = tail call float @llvm.minnum.f32(float %24, float %27)\l  %32 = tail call float @llvm.maxnum.f32(float %24, float %27)\l  %33 = tail call float @llvm.maxnum.f32(float %31, float %30)\l  %34 = tail call float @llvm.minnum.f32(float %32, float %33)\l  store float %34, float addrspace(3)* %23, align 4, !tbaa !5\l  br label %35\l}"];
	Node0x4e79e10 -> Node0x4e79ea0;
	Node0x4e79ea0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%35:\l35:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %36 = mul nuw nsw i32 %5, 9\l  %37 = icmp ult i32 %5, 27\l  br i1 %37, label %38, label %51\l|{<s0>T|<s1>F}}"];
	Node0x4e79ea0:s0 -> Node0x4e7b070;
	Node0x4e79ea0:s1 -> Node0x4e7b0c0;
	Node0x4e7b070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%38:\l38:                                               \l  %39 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %36\l  %40 = load float, float addrspace(3)* %39, align 4, !tbaa !5\l  %41 = add nuw nsw i32 %36, 3\l  %42 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %41\l  %43 = load float, float addrspace(3)* %42, align 4, !tbaa !5\l  %44 = add nuw nsw i32 %36, 6\l  %45 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %44\l  %46 = load float, float addrspace(3)* %45, align 4, !tbaa !5\l  %47 = tail call float @llvm.minnum.f32(float %40, float %43)\l  %48 = tail call float @llvm.maxnum.f32(float %40, float %43)\l  %49 = tail call float @llvm.maxnum.f32(float %47, float %46)\l  %50 = tail call float @llvm.minnum.f32(float %48, float %49)\l  store float %50, float addrspace(3)* %39, align 4, !tbaa !5\l  br label %51\l}"];
	Node0x4e7b070 -> Node0x4e7b0c0;
	Node0x4e7b0c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %52 = mul nuw nsw i32 %5, 27\l  %53 = icmp ult i32 %5, 9\l  br i1 %53, label %54, label %67\l|{<s0>T|<s1>F}}"];
	Node0x4e7b0c0:s0 -> Node0x4e7bf40;
	Node0x4e7b0c0:s1 -> Node0x4e7bf90;
	Node0x4e7bf40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%54:\l54:                                               \l  %55 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %52\l  %56 = load float, float addrspace(3)* %55, align 4, !tbaa !5\l  %57 = add nuw nsw i32 %52, 9\l  %58 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %57\l  %59 = load float, float addrspace(3)* %58, align 4, !tbaa !5\l  %60 = add nuw nsw i32 %52, 18\l  %61 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %60\l  %62 = load float, float addrspace(3)* %61, align 4, !tbaa !5\l  %63 = tail call float @llvm.minnum.f32(float %56, float %59)\l  %64 = tail call float @llvm.maxnum.f32(float %56, float %59)\l  %65 = tail call float @llvm.maxnum.f32(float %63, float %62)\l  %66 = tail call float @llvm.minnum.f32(float %64, float %65)\l  store float %66, float addrspace(3)* %55, align 4, !tbaa !5\l  br label %67\l}"];
	Node0x4e7bf40 -> Node0x4e7bf90;
	Node0x4e7bf90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%67:\l67:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %68 = mul nuw nsw i32 %5, 81\l  %69 = icmp ult i32 %5, 3\l  br i1 %69, label %70, label %83\l|{<s0>T|<s1>F}}"];
	Node0x4e7bf90:s0 -> Node0x4e7cf80;
	Node0x4e7bf90:s1 -> Node0x4e7cfd0;
	Node0x4e7cf80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%70:\l70:                                               \l  %71 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %68\l  %72 = load float, float addrspace(3)* %71, align 4, !tbaa !5\l  %73 = add nuw nsw i32 %68, 27\l  %74 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %73\l  %75 = load float, float addrspace(3)* %74, align 4, !tbaa !5\l  %76 = add nuw nsw i32 %68, 54\l  %77 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %76\l  %78 = load float, float addrspace(3)* %77, align 4, !tbaa !5\l  %79 = tail call float @llvm.minnum.f32(float %72, float %75)\l  %80 = tail call float @llvm.maxnum.f32(float %72, float %75)\l  %81 = tail call float @llvm.maxnum.f32(float %79, float %78)\l  %82 = tail call float @llvm.minnum.f32(float %80, float %81)\l  store float %82, float addrspace(3)* %71, align 4, !tbaa !5\l  br label %83\l}"];
	Node0x4e7cf80 -> Node0x4e7cfd0;
	Node0x4e7cfd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%83:\l83:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %84 = mul nuw nsw i32 %5, 243\l  %85 = icmp eq i32 %5, 0\l  br i1 %85, label %86, label %99\l|{<s0>T|<s1>F}}"];
	Node0x4e7cfd0:s0 -> Node0x4e7dd80;
	Node0x4e7cfd0:s1 -> Node0x4e7ddd0;
	Node0x4e7dd80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%86:\l86:                                               \l  %87 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %84\l  %88 = load float, float addrspace(3)* %87, align 4, !tbaa !5\l  %89 = add nuw nsw i32 %84, 81\l  %90 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %89\l  %91 = load float, float addrspace(3)* %90, align 4, !tbaa !5\l  %92 = add nuw nsw i32 %84, 162\l  %93 = getelementptr inbounds [243 x float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 %92\l  %94 = load float, float addrspace(3)* %93, align 4, !tbaa !5\l  %95 = tail call float @llvm.minnum.f32(float %88, float %91)\l  %96 = tail call float @llvm.maxnum.f32(float %88, float %91)\l  %97 = tail call float @llvm.maxnum.f32(float %95, float %94)\l  %98 = tail call float @llvm.minnum.f32(float %96, float %97)\l  store float %98, float addrspace(3)* %87, align 4, !tbaa !5\l  br label %99\l}"];
	Node0x4e7dd80 -> Node0x4e7ddd0;
	Node0x4e7ddd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%99:\l99:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %100 = icmp eq i32 %5, 0\l  br i1 %100, label %101, label %105\l|{<s0>T|<s1>F}}"];
	Node0x4e7ddd0:s0 -> Node0x4e7eaf0;
	Node0x4e7ddd0:s1 -> Node0x4e7eb40;
	Node0x4e7eaf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%101:\l101:                                              \l  %102 = load float, float addrspace(3)* getelementptr inbounds ([243 x\l... float], [243 x float] addrspace(3)*\l... @_ZZ25median_reduce_shuffle_gpuPKfPfS1_iE4DATA, i32 0, i32 0), align 16,\l... !tbaa !5\l  %103 = zext i32 %6 to i64\l  %104 = getelementptr inbounds float, float addrspace(1)* %1, i64 %103\l  store float %102, float addrspace(1)* %104, align 4, !tbaa !5\l  br label %105\l}"];
	Node0x4e7eaf0 -> Node0x4e7eb40;
	Node0x4e7eb40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%105:\l105:                                              \l  ret void\l}"];
}
