// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
// Date        : Fri Nov  6 14:57:05 2020
// Host        : R2-D2 running 64-bit Linux Mint 19.3 Tricia
// Command     : write_verilog -force synth_system.v
// Design      : top_system
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module boot_ctr
   (DOADO,
    sram_valid_reg_0,
    cpu_rst_reg_0,
    boot_reg_0,
    i_ready_reg,
    ready_reg,
    ram_reg,
    \s_sel_reg_reg[0] ,
    ADDRARDADDR,
    \ram_w_addr_reg[11]_0 ,
    cpu_rst_reg_1,
    sys_rst_int_reg,
    sys_rst_int_reg_0,
    mem_do_rinst0,
    sys_rst_int_reg_1,
    sys_rst_int_reg_2,
    boot_ctr_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    cpu_rst_req,
    boot_reg_1,
    mem_valid_reg,
    mem_valid_reg_0,
    s_sel_reg,
    cpu_instr,
    DOBDO,
    \mem_rdata_word_reg[0]_i_1 ,
    \mem_rdata_word_reg[0]_i_1_0 ,
    \mem_rdata_word_reg[0]_i_1_1 ,
    cpu_rst_req_reg_0,
    cpu_rst_req_reg_1,
    \mem_rdata_word_reg[0]_i_5_0 ,
    \mem_rdata_word_reg[0]_i_5_1 ,
    cpu_rst_req_reg_2,
    d_ready,
    slaves_resp,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    pcpi_ready0,
    mem_do_rinst_reg,
    \mem_wstrb_reg[0] ,
    \cpu_state_reg[5] );
  output [31:0]DOADO;
  output sram_valid_reg_0;
  output cpu_rst_reg_0;
  output boot_reg_0;
  output i_ready_reg;
  output ready_reg;
  output ram_reg;
  output \s_sel_reg_reg[0] ;
  output [0:0]ADDRARDADDR;
  output [10:0]\ram_w_addr_reg[11]_0 ;
  output cpu_rst_reg_1;
  output sys_rst_int_reg;
  output [0:0]sys_rst_int_reg_0;
  output mem_do_rinst0;
  output sys_rst_int_reg_1;
  output [0:0]sys_rst_int_reg_2;
  input [0:0]boot_ctr_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input cpu_rst_req;
  input boot_reg_1;
  input mem_valid_reg;
  input mem_valid_reg_0;
  input [0:0]s_sel_reg;
  input cpu_instr;
  input [0:0]DOBDO;
  input \mem_rdata_word_reg[0]_i_1 ;
  input \mem_rdata_word_reg[0]_i_1_0 ;
  input \mem_rdata_word_reg[0]_i_1_1 ;
  input cpu_rst_req_reg_0;
  input cpu_rst_req_reg_1;
  input \mem_rdata_word_reg[0]_i_5_0 ;
  input \mem_rdata_word_reg[0]_i_5_1 ;
  input cpu_rst_req_reg_2;
  input d_ready;
  input [0:0]slaves_resp;
  input [1:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input pcpi_ready0;
  input mem_do_rinst_reg;
  input \mem_wstrb_reg[0] ;
  input [0:0]\cpu_state_reg[5] ;

  wire \<const1> ;
  wire [0:0]ADDRARDADDR;
  wire [31:0]DOADO;
  wire [0:0]DOBDO;
  wire [0:0]boot_ctr_req;
  wire boot_reg_0;
  wire boot_reg_1;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire cpu_ready_reg_n_0;
  wire cpu_rst0;
  wire cpu_rst_reg_0;
  wire cpu_rst_reg_1;
  wire cpu_rst_req;
  wire cpu_rst_req_reg_0;
  wire cpu_rst_req_reg_1;
  wire cpu_rst_req_reg_2;
  wire cpu_rst_req_reg_n_0;
  wire [0:0]\cpu_state_reg[5] ;
  wire d_ready;
  wire i_ready_reg;
  wire mem_do_rinst0;
  wire mem_do_rinst_reg;
  wire \mem_rdata_word_reg[0]_i_1 ;
  wire \mem_rdata_word_reg[0]_i_1_0 ;
  wire \mem_rdata_word_reg[0]_i_1_1 ;
  wire \mem_rdata_word_reg[0]_i_5_0 ;
  wire \mem_rdata_word_reg[0]_i_5_1 ;
  wire \mem_rdata_word_reg[0]_i_7_n_0 ;
  wire mem_valid_reg;
  wire mem_valid_reg_0;
  wire \mem_wstrb_reg[0] ;
  wire pcpi_ready0;
  wire ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [10:0]\ram_w_addr_reg[11]_0 ;
  wire ready_reg;
  wire reboot_rst;
  wire [9:0]rom_r_addr;
  wire [9:0]rom_r_addr_reg;
  wire \rom_r_addr_rep[0]_i_1_n_0 ;
  wire \rom_r_addr_rep[1]_i_1_n_0 ;
  wire \rom_r_addr_rep[2]_i_1_n_0 ;
  wire \rom_r_addr_rep[3]_i_1_n_0 ;
  wire \rom_r_addr_rep[4]_i_1_n_0 ;
  wire \rom_r_addr_rep[5]_i_1_n_0 ;
  wire \rom_r_addr_rep[6]_i_1_n_0 ;
  wire \rom_r_addr_rep[7]_i_1_n_0 ;
  wire \rom_r_addr_rep[8]_i_1_n_0 ;
  wire \rom_r_addr_rep[9]_i_1_n_0 ;
  wire \rom_r_addr_rep[9]_i_2_n_0 ;
  wire \rom_r_addr_rep[9]_i_4_n_0 ;
  wire rom_r_valid;
  wire rom_r_valid_i_1_n_0;
  wire [0:0]s_sel_reg;
  wire \s_sel_reg_reg[0] ;
  wire [0:0]slaves_resp;
  wire sram_valid_reg_0;
  wire sys_rst_int;
  wire sys_rst_int_reg;
  wire [0:0]sys_rst_int_reg_0;
  wire sys_rst_int_reg_1;
  wire [0:0]sys_rst_int_reg_2;

  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'hE)) 
    \active[1]_i_1 
       (.I0(sys_rst_int),
        .I1(cpu_rst_reg_0),
        .O(sys_rst_int_reg));
  FDPE boot_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(boot_reg_1),
        .PRE(sys_rst_int),
        .Q(boot_reg_0));
  FDCE cpu_ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(boot_ctr_req),
        .Q(cpu_ready_reg_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    cpu_rst_i_1
       (.I0(sram_valid_reg_0),
        .I1(cpu_rst_req_reg_n_0),
        .O(cpu_rst0));
  FDPE cpu_rst_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(cpu_rst0),
        .PRE(sys_rst_int),
        .Q(cpu_rst_reg_0));
  FDCE cpu_rst_req_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(cpu_rst_req),
        .Q(cpu_rst_req_reg_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    \cpu_state[5]_i_1 
       (.I0(sys_rst_int),
        .I1(cpu_rst_reg_0),
        .I2(\cpu_state_reg[5] ),
        .O(sys_rst_int_reg_2));
  LUT3 #(
    .INIT(8'h01)) 
    \mem_addr[31]_i_3 
       (.I0(sys_rst_int),
        .I1(cpu_rst_reg_0),
        .I2(\mem_wstrb_reg[0] ),
        .O(sys_rst_int_reg_1));
  LUT3 #(
    .INIT(8'hEF)) 
    mem_do_rdata_i_2
       (.I0(sys_rst_int),
        .I1(cpu_rst_reg_0),
        .I2(mem_do_rinst_reg),
        .O(mem_do_rinst0));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \mem_rdata_q[14]_i_3 
       (.I0(slaves_resp),
        .I1(cpu_rst_req_reg_2),
        .I2(cpu_rst_req_reg_0),
        .I3(cpu_ready_reg_n_0),
        .I4(cpu_rst_req_reg_1),
        .I5(d_ready),
        .O(ready_reg));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \mem_rdata_word_reg[0]_i_5 
       (.I0(\mem_rdata_word_reg[0]_i_7_n_0 ),
        .I1(DOBDO),
        .I2(\mem_rdata_word_reg[0]_i_1 ),
        .I3(\mem_rdata_word_reg[0]_i_1_0 ),
        .I4(\mem_rdata_word_reg[0]_i_1_1 ),
        .O(ram_reg));
  LUT6 #(
    .INIT(64'hFFFF100010001000)) 
    \mem_rdata_word_reg[0]_i_7 
       (.I0(cpu_rst_req_reg_0),
        .I1(cpu_instr),
        .I2(boot_reg_0),
        .I3(cpu_rst_req_reg_1),
        .I4(\mem_rdata_word_reg[0]_i_5_0 ),
        .I5(\mem_rdata_word_reg[0]_i_5_1 ),
        .O(\mem_rdata_word_reg[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000CAAAA)) 
    mem_valid_i_2
       (.I0(ready_reg),
        .I1(mem_valid_reg),
        .I2(mem_valid_reg_0),
        .I3(s_sel_reg),
        .I4(cpu_instr),
        .O(i_ready_reg));
  LUT3 #(
    .INIT(8'h01)) 
    \quotient_msk[31]_i_2 
       (.I0(sys_rst_int),
        .I1(cpu_rst_reg_0),
        .I2(pcpi_ready0),
        .O(sys_rst_int_reg_0));
  LUT6 #(
    .INIT(64'hAAD2FFFFAAD20000)) 
    ram_reg_i_3__2
       (.I0(boot_reg_0),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(\ram_w_addr_reg[11]_0 [10]),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'hAAAA303FFFFF303F)) 
    ram_reg_i_46
       (.I0(cpu_rst_req_reg_2),
        .I1(cpu_ready_reg_n_0),
        .I2(cpu_rst_req_reg_1),
        .I3(d_ready),
        .I4(cpu_rst_req_reg_0),
        .I5(slaves_resp),
        .O(\s_sel_reg_reg[0] ));
  FDCE \ram_w_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[0]),
        .Q(\ram_w_addr_reg[11]_0 [0]));
  FDCE \ram_w_addr_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(\<const1> ),
        .Q(\ram_w_addr_reg[11]_0 [10]));
  FDCE \ram_w_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[1]),
        .Q(\ram_w_addr_reg[11]_0 [1]));
  FDCE \ram_w_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[2]),
        .Q(\ram_w_addr_reg[11]_0 [2]));
  FDCE \ram_w_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[3]),
        .Q(\ram_w_addr_reg[11]_0 [3]));
  FDCE \ram_w_addr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[4]),
        .Q(\ram_w_addr_reg[11]_0 [4]));
  FDCE \ram_w_addr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[5]),
        .Q(\ram_w_addr_reg[11]_0 [5]));
  FDCE \ram_w_addr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[6]),
        .Q(\ram_w_addr_reg[11]_0 [6]));
  FDCE \ram_w_addr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[7]),
        .Q(\ram_w_addr_reg[11]_0 [7]));
  FDCE \ram_w_addr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[8]),
        .Q(\ram_w_addr_reg[11]_0 [8]));
  FDCE \ram_w_addr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[9]),
        .Q(\ram_w_addr_reg[11]_0 [9]));
  LUT2 #(
    .INIT(4'h1)) 
    rd0_i_21
       (.I0(cpu_rst_reg_0),
        .I1(sys_rst_int),
        .O(cpu_rst_reg_1));
  FDCE \rom_r_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[0]_i_1_n_0 ),
        .Q(rom_r_addr_reg[0]));
  FDCE \rom_r_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[1]_i_1_n_0 ),
        .Q(rom_r_addr_reg[1]));
  FDCE \rom_r_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[2]_i_1_n_0 ),
        .Q(rom_r_addr_reg[2]));
  FDCE \rom_r_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[3]_i_1_n_0 ),
        .Q(rom_r_addr_reg[3]));
  FDCE \rom_r_addr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[4]_i_1_n_0 ),
        .Q(rom_r_addr_reg[4]));
  FDCE \rom_r_addr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[5]_i_1_n_0 ),
        .Q(rom_r_addr_reg[5]));
  FDCE \rom_r_addr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[6]_i_1_n_0 ),
        .Q(rom_r_addr_reg[6]));
  FDCE \rom_r_addr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[7]_i_1_n_0 ),
        .Q(rom_r_addr_reg[7]));
  FDCE \rom_r_addr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[8]_i_1_n_0 ),
        .Q(rom_r_addr_reg[8]));
  FDCE \rom_r_addr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[9]_i_2_n_0 ),
        .Q(rom_r_addr_reg[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[0]_i_1_n_0 ),
        .Q(rom_r_addr[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[1]_i_1_n_0 ),
        .Q(rom_r_addr[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[2]_i_1_n_0 ),
        .Q(rom_r_addr[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[3]_i_1_n_0 ),
        .Q(rom_r_addr[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[4]_i_1_n_0 ),
        .Q(rom_r_addr[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[5]_i_1_n_0 ),
        .Q(rom_r_addr[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[6]_i_1_n_0 ),
        .Q(rom_r_addr[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[7]_i_1_n_0 ),
        .Q(rom_r_addr[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[8]_i_1_n_0 ),
        .Q(rom_r_addr[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[9]_i_2_n_0 ),
        .Q(rom_r_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \rom_r_addr_rep[0]_i_1 
       (.I0(rom_r_addr_reg[0]),
        .O(\rom_r_addr_rep[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rom_r_addr_rep[1]_i_1 
       (.I0(rom_r_addr_reg[0]),
        .I1(rom_r_addr_reg[1]),
        .O(\rom_r_addr_rep[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \rom_r_addr_rep[2]_i_1 
       (.I0(rom_r_addr_reg[1]),
        .I1(rom_r_addr_reg[0]),
        .I2(rom_r_addr_reg[2]),
        .O(\rom_r_addr_rep[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \rom_r_addr_rep[3]_i_1 
       (.I0(rom_r_addr_reg[2]),
        .I1(rom_r_addr_reg[0]),
        .I2(rom_r_addr_reg[1]),
        .I3(rom_r_addr_reg[3]),
        .O(\rom_r_addr_rep[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rom_r_addr_rep[4]_i_1 
       (.I0(rom_r_addr_reg[3]),
        .I1(rom_r_addr_reg[1]),
        .I2(rom_r_addr_reg[0]),
        .I3(rom_r_addr_reg[2]),
        .I4(rom_r_addr_reg[4]),
        .O(\rom_r_addr_rep[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rom_r_addr_rep[5]_i_1 
       (.I0(rom_r_addr_reg[4]),
        .I1(rom_r_addr_reg[2]),
        .I2(rom_r_addr_reg[0]),
        .I3(rom_r_addr_reg[1]),
        .I4(rom_r_addr_reg[3]),
        .I5(rom_r_addr_reg[5]),
        .O(\rom_r_addr_rep[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rom_r_addr_rep[6]_i_1 
       (.I0(\rom_r_addr_rep[9]_i_4_n_0 ),
        .I1(rom_r_addr_reg[6]),
        .O(\rom_r_addr_rep[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \rom_r_addr_rep[7]_i_1 
       (.I0(rom_r_addr_reg[6]),
        .I1(\rom_r_addr_rep[9]_i_4_n_0 ),
        .I2(rom_r_addr_reg[7]),
        .O(\rom_r_addr_rep[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \rom_r_addr_rep[8]_i_1 
       (.I0(rom_r_addr_reg[7]),
        .I1(\rom_r_addr_rep[9]_i_4_n_0 ),
        .I2(rom_r_addr_reg[6]),
        .I3(rom_r_addr_reg[8]),
        .O(\rom_r_addr_rep[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \rom_r_addr_rep[9]_i_1 
       (.I0(rom_r_addr_reg[7]),
        .I1(\rom_r_addr_rep[9]_i_4_n_0 ),
        .I2(rom_r_addr_reg[6]),
        .I3(rom_r_addr_reg[8]),
        .I4(rom_r_addr_reg[9]),
        .O(\rom_r_addr_rep[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \rom_r_addr_rep[9]_i_2 
       (.I0(rom_r_addr_reg[8]),
        .I1(rom_r_addr_reg[6]),
        .I2(\rom_r_addr_rep[9]_i_4_n_0 ),
        .I3(rom_r_addr_reg[7]),
        .I4(rom_r_addr_reg[9]),
        .O(\rom_r_addr_rep[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rom_r_addr_rep[9]_i_3 
       (.I0(cpu_rst_req_reg_n_0),
        .I1(sys_rst_int),
        .O(reboot_rst));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rom_r_addr_rep[9]_i_4 
       (.I0(rom_r_addr_reg[4]),
        .I1(rom_r_addr_reg[2]),
        .I2(rom_r_addr_reg[0]),
        .I3(rom_r_addr_reg[1]),
        .I4(rom_r_addr_reg[3]),
        .I5(rom_r_addr_reg[5]),
        .O(\rom_r_addr_rep[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAAAAAAAAAAAAA)) 
    rom_r_valid_i_1
       (.I0(rom_r_valid),
        .I1(rom_r_addr_reg[7]),
        .I2(\rom_r_addr_rep[9]_i_4_n_0 ),
        .I3(rom_r_addr_reg[6]),
        .I4(rom_r_addr_reg[8]),
        .I5(rom_r_addr_reg[9]),
        .O(rom_r_valid_i_1_n_0));
  FDPE rom_r_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rom_r_valid_i_1_n_0),
        .PRE(reboot_rst),
        .Q(rom_r_valid));
  sp_rom sp_rom0
       (.DOADO(DOADO),
        .Q(rom_r_addr),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pwropt(\rom_r_addr_rep[9]_i_1_n_0 ),
        .pwropt_2(cpu_rst_req_reg_n_0),
        .pwropt_3(sys_rst_int),
        .rom_r_valid(rom_r_valid));
  FDPE sram_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rom_r_valid),
        .PRE(reboot_rst),
        .Q(sram_valid_reg_0));
endmodule

module int_mem
   (ram_reg,
    ram_reg_0,
    DOBDO,
    \s_sel_reg_reg[0] ,
    DOADO,
    sram_valid_reg,
    sel_reg,
    boot_reset,
    boot,
    sel_en_reg,
    i_ready_reg,
    ready_reg,
    mem_instr_reg,
    \sel_reg_reg[0] ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    \s_sel_reg_reg[0]_0 ,
    sram_valid_reg_0,
    \ram_w_addr_reg[11] ,
    cpu_rst_reg,
    sys_rst_int_reg,
    sys_rst_int_reg_0,
    mem_valid_reg,
    mem_valid_reg_0,
    instr_jalr0,
    \mem_rdata_q_reg[6] ,
    \mem_rdata_q_reg[1] ,
    \mem_rdata_q_reg[4] ,
    \mem_rdata_q_reg[11] ,
    \mem_rdata_q_reg[31] ,
    \mem_rdata_q_reg[19] ,
    D,
    mem_do_rinst0,
    sys_rst_int_reg_1,
    ram_reg_27,
    sys_rst_int_reg_2,
    clk_IBUF_BUFG,
    ram_reg_28,
    ram_reg_29,
    ADDRBWRADDR,
    DIBDI,
    WEBWE,
    ram_reg_30,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    ram_reg_35,
    sys_rst_int,
    boot_ctr_req,
    \s_sel_reg_reg[0]_1 ,
    cpu_rst_req,
    boot_reg,
    s_sel_reg,
    cpu_instr,
    \mem_rdata_q_reg[8] ,
    \mem_rdata_q_reg[0] ,
    instr_jalr_reg,
    \mem_rdata_word_reg[1]_i_2 ,
    \mem_rdata_word_reg[1]_i_2_0 ,
    \mem_rdata_word_reg[2]_i_2 ,
    \mem_rdata_word_reg[2]_i_2_0 ,
    instr_jalr_i_3,
    instr_jalr_i_3_0,
    \mem_rdata_word_reg[4]_i_2 ,
    \mem_rdata_word_reg[4]_i_2_0 ,
    \mem_rdata_word_reg[5]_i_2 ,
    \mem_rdata_word_reg[5]_i_2_0 ,
    \mem_rdata_word_reg[6]_i_2 ,
    \mem_rdata_word_reg[6]_i_2_0 ,
    \mem_rdata_q_reg[7] ,
    \mem_rdata_q_reg[7]_0 ,
    Q,
    \mem_rdata_q_reg[8]_0 ,
    \mem_rdata_q_reg[24] ,
    \mem_rdata_q_reg[0]_0 ,
    \mem_rdata_q_reg[0]_1 ,
    \mem_rdata_word_reg[0]_i_5 ,
    \mem_rdata_word_reg[0]_i_5_0 ,
    cpu_rst_req_reg,
    slaves_resp,
    ram_reg_36,
    ram_reg_37,
    ram_reg_38,
    pcpi_ready0,
    instr_jalr_reg_0,
    instr_jalr_reg_1,
    \decoded_imm_uj_reg[14] ,
    \decoded_rd_reg[0] ,
    \decoded_rd_reg[1] ,
    \decoded_rd_reg[2] ,
    \decoded_rd_reg[3] ,
    \decoded_rd_reg[4] ,
    \decoded_rs1_reg_rep[0] ,
    \decoded_rs1_reg_rep[1] ,
    \decoded_rs1_reg_rep[2] ,
    \decoded_rs1_reg_rep[3] ,
    \decoded_rs1_reg_rep[4] ,
    \decoded_rs2_reg_rep[0] ,
    \decoded_rs2_reg_rep[1] ,
    \decoded_rs2_reg_rep[2] ,
    \decoded_rs2_reg_rep[3] ,
    \decoded_rs2_reg_rep[4] ,
    \decoded_imm_uj_reg[5] ,
    \decoded_imm_uj_reg[6] ,
    \decoded_imm_uj_reg[7] ,
    \decoded_imm_uj_reg[8] ,
    \decoded_imm_uj_reg[9] ,
    \decoded_imm_uj_reg[10] ,
    \decoded_imm_uj_reg[30] ,
    mem_do_rinst_reg,
    cpu_valid,
    \mem_wstrb_reg[0] ,
    \mem_rdata_word_reg[23] ,
    \mem_rdata_word_reg[7]_i_1 ,
    \mem_rdata_word_reg[0]_i_1 ,
    \cpu_state_reg[5] ,
    \mem_rdata_word_reg[23]_0 );
  output [15:0]ram_reg;
  output [5:0]ram_reg_0;
  output [7:0]DOBDO;
  output \s_sel_reg_reg[0] ;
  output [31:0]DOADO;
  output sram_valid_reg;
  output sel_reg;
  output boot_reset;
  output boot;
  output sel_en_reg;
  output i_ready_reg;
  output ready_reg;
  output mem_instr_reg;
  output \sel_reg_reg[0] ;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output ram_reg_9;
  output ram_reg_10;
  output ram_reg_11;
  output ram_reg_12;
  output ram_reg_13;
  output ram_reg_14;
  output ram_reg_15;
  output ram_reg_16;
  output ram_reg_17;
  output ram_reg_18;
  output ram_reg_19;
  output ram_reg_20;
  output ram_reg_21;
  output ram_reg_22;
  output ram_reg_23;
  output ram_reg_24;
  output ram_reg_25;
  output ram_reg_26;
  output \s_sel_reg_reg[0]_0 ;
  output sram_valid_reg_0;
  output [10:0]\ram_w_addr_reg[11] ;
  output cpu_rst_reg;
  output sys_rst_int_reg;
  output [0:0]sys_rst_int_reg_0;
  output mem_valid_reg;
  output mem_valid_reg_0;
  output instr_jalr0;
  output \mem_rdata_q_reg[6] ;
  output \mem_rdata_q_reg[1] ;
  output \mem_rdata_q_reg[4] ;
  output [4:0]\mem_rdata_q_reg[11] ;
  output [9:0]\mem_rdata_q_reg[31] ;
  output [4:0]\mem_rdata_q_reg[19] ;
  output [4:0]D;
  output mem_do_rinst0;
  output sys_rst_int_reg_1;
  output [15:0]ram_reg_27;
  output [0:0]sys_rst_int_reg_2;
  input clk_IBUF_BUFG;
  input [46:0]ram_reg_28;
  input ram_reg_29;
  input [11:0]ADDRBWRADDR;
  input [7:0]DIBDI;
  input [0:0]WEBWE;
  input [7:0]ram_reg_30;
  input [0:0]ram_reg_31;
  input [7:0]ram_reg_32;
  input [0:0]ram_reg_33;
  input [7:0]ram_reg_34;
  input [0:0]ram_reg_35;
  input sys_rst_int;
  input [0:0]boot_ctr_req;
  input \s_sel_reg_reg[0]_1 ;
  input cpu_rst_req;
  input boot_reg;
  input [0:0]s_sel_reg;
  input cpu_instr;
  input \mem_rdata_q_reg[8] ;
  input \mem_rdata_q_reg[0] ;
  input instr_jalr_reg;
  input \mem_rdata_word_reg[1]_i_2 ;
  input \mem_rdata_word_reg[1]_i_2_0 ;
  input \mem_rdata_word_reg[2]_i_2 ;
  input \mem_rdata_word_reg[2]_i_2_0 ;
  input instr_jalr_i_3;
  input instr_jalr_i_3_0;
  input \mem_rdata_word_reg[4]_i_2 ;
  input \mem_rdata_word_reg[4]_i_2_0 ;
  input \mem_rdata_word_reg[5]_i_2 ;
  input \mem_rdata_word_reg[5]_i_2_0 ;
  input \mem_rdata_word_reg[6]_i_2 ;
  input \mem_rdata_word_reg[6]_i_2_0 ;
  input \mem_rdata_q_reg[7] ;
  input \mem_rdata_q_reg[7]_0 ;
  input [7:0]Q;
  input \mem_rdata_q_reg[8]_0 ;
  input \mem_rdata_q_reg[24] ;
  input \mem_rdata_q_reg[0]_0 ;
  input \mem_rdata_q_reg[0]_1 ;
  input \mem_rdata_word_reg[0]_i_5 ;
  input \mem_rdata_word_reg[0]_i_5_0 ;
  input cpu_rst_req_reg;
  input [0:0]slaves_resp;
  input [1:0]ram_reg_36;
  input ram_reg_37;
  input ram_reg_38;
  input pcpi_ready0;
  input instr_jalr_reg_0;
  input instr_jalr_reg_1;
  input [9:0]\decoded_imm_uj_reg[14] ;
  input \decoded_rd_reg[0] ;
  input \decoded_rd_reg[1] ;
  input \decoded_rd_reg[2] ;
  input \decoded_rd_reg[3] ;
  input \decoded_rd_reg[4] ;
  input \decoded_rs1_reg_rep[0] ;
  input \decoded_rs1_reg_rep[1] ;
  input \decoded_rs1_reg_rep[2] ;
  input \decoded_rs1_reg_rep[3] ;
  input \decoded_rs1_reg_rep[4] ;
  input \decoded_rs2_reg_rep[0] ;
  input \decoded_rs2_reg_rep[1] ;
  input \decoded_rs2_reg_rep[2] ;
  input \decoded_rs2_reg_rep[3] ;
  input \decoded_rs2_reg_rep[4] ;
  input \decoded_imm_uj_reg[5] ;
  input \decoded_imm_uj_reg[6] ;
  input \decoded_imm_uj_reg[7] ;
  input \decoded_imm_uj_reg[8] ;
  input \decoded_imm_uj_reg[9] ;
  input \decoded_imm_uj_reg[10] ;
  input \decoded_imm_uj_reg[30] ;
  input mem_do_rinst_reg;
  input cpu_valid;
  input \mem_wstrb_reg[0] ;
  input \mem_rdata_word_reg[23] ;
  input \mem_rdata_word_reg[7]_i_1 ;
  input [1:0]\mem_rdata_word_reg[0]_i_1 ;
  input [0:0]\cpu_state_reg[5] ;
  input \mem_rdata_word_reg[23]_0 ;

  wire [11:0]ADDRBWRADDR;
  wire [4:0]D;
  wire [7:0]DIBDI;
  wire [31:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire boot;
  wire boot_ctr0_n_37;
  wire [0:0]boot_ctr_req;
  wire boot_reg;
  wire boot_reset;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire cpu_rst_reg;
  wire cpu_rst_req;
  wire cpu_rst_req_reg;
  wire [0:0]\cpu_state_reg[5] ;
  wire cpu_valid;
  wire d_ready;
  wire \decoded_imm_uj_reg[10] ;
  wire [9:0]\decoded_imm_uj_reg[14] ;
  wire \decoded_imm_uj_reg[30] ;
  wire \decoded_imm_uj_reg[5] ;
  wire \decoded_imm_uj_reg[6] ;
  wire \decoded_imm_uj_reg[7] ;
  wire \decoded_imm_uj_reg[8] ;
  wire \decoded_imm_uj_reg[9] ;
  wire \decoded_rd_reg[0] ;
  wire \decoded_rd_reg[1] ;
  wire \decoded_rd_reg[2] ;
  wire \decoded_rd_reg[3] ;
  wire \decoded_rd_reg[4] ;
  wire \decoded_rs1_reg_rep[0] ;
  wire \decoded_rs1_reg_rep[1] ;
  wire \decoded_rs1_reg_rep[2] ;
  wire \decoded_rs1_reg_rep[3] ;
  wire \decoded_rs1_reg_rep[4] ;
  wire \decoded_rs2_reg_rep[0] ;
  wire \decoded_rs2_reg_rep[1] ;
  wire \decoded_rs2_reg_rep[2] ;
  wire \decoded_rs2_reg_rep[3] ;
  wire \decoded_rs2_reg_rep[4] ;
  wire i_ready_reg;
  wire instr_jalr0;
  wire instr_jalr_i_3;
  wire instr_jalr_i_3_0;
  wire instr_jalr_reg;
  wire instr_jalr_reg_0;
  wire instr_jalr_reg_1;
  wire int_sram_n_30;
  wire int_sram_n_31;
  wire int_sram_n_32;
  wire int_sram_n_33;
  wire int_sram_n_34;
  wire int_sram_n_35;
  wire int_sram_n_36;
  wire int_sram_n_37;
  wire int_sram_n_38;
  wire mem_do_rinst0;
  wire mem_do_rinst_reg;
  wire mem_instr_reg;
  wire \mem_rdata_q_reg[0] ;
  wire \mem_rdata_q_reg[0]_0 ;
  wire \mem_rdata_q_reg[0]_1 ;
  wire [4:0]\mem_rdata_q_reg[11] ;
  wire [4:0]\mem_rdata_q_reg[19] ;
  wire \mem_rdata_q_reg[1] ;
  wire \mem_rdata_q_reg[24] ;
  wire [9:0]\mem_rdata_q_reg[31] ;
  wire \mem_rdata_q_reg[4] ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire [1:0]\mem_rdata_word_reg[0]_i_1 ;
  wire \mem_rdata_word_reg[0]_i_5 ;
  wire \mem_rdata_word_reg[0]_i_5_0 ;
  wire \mem_rdata_word_reg[1]_i_2 ;
  wire \mem_rdata_word_reg[1]_i_2_0 ;
  wire \mem_rdata_word_reg[23] ;
  wire \mem_rdata_word_reg[23]_0 ;
  wire \mem_rdata_word_reg[2]_i_2 ;
  wire \mem_rdata_word_reg[2]_i_2_0 ;
  wire \mem_rdata_word_reg[4]_i_2 ;
  wire \mem_rdata_word_reg[4]_i_2_0 ;
  wire \mem_rdata_word_reg[5]_i_2 ;
  wire \mem_rdata_word_reg[5]_i_2_0 ;
  wire \mem_rdata_word_reg[6]_i_2 ;
  wire \mem_rdata_word_reg[6]_i_2_0 ;
  wire \mem_rdata_word_reg[7]_i_1 ;
  wire mem_valid_reg;
  wire mem_valid_reg_0;
  wire \mem_wstrb_reg[0] ;
  wire pcpi_ready0;
  wire [68:49]ram_i_req;
  wire [24:17]ram_i_resp;
  wire [15:0]ram_reg;
  wire [5:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire [15:0]ram_reg_27;
  wire [46:0]ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire [7:0]ram_reg_30;
  wire [0:0]ram_reg_31;
  wire [7:0]ram_reg_32;
  wire [0:0]ram_reg_33;
  wire [7:0]ram_reg_34;
  wire [0:0]ram_reg_35;
  wire [1:0]ram_reg_36;
  wire ram_reg_37;
  wire ram_reg_38;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [10:0]\ram_w_addr_reg[11] ;
  wire ready_reg;
  wire [0:0]s_sel_reg;
  wire \s_sel_reg_reg[0] ;
  wire \s_sel_reg_reg[0]_0 ;
  wire \s_sel_reg_reg[0]_1 ;
  wire sel_en_reg;
  wire sel_reg;
  wire \sel_reg_reg[0] ;
  wire [0:0]slaves_resp;
  wire sram_valid_reg;
  wire sram_valid_reg_0;
  wire sys_rst_int;
  wire sys_rst_int_reg;
  wire [0:0]sys_rst_int_reg_0;
  wire sys_rst_int_reg_1;
  wire [0:0]sys_rst_int_reg_2;

  boot_ctr boot_ctr0
       (.ADDRARDADDR(ram_i_req[49]),
        .DOADO(DOADO),
        .DOBDO(int_sram_n_30),
        .boot_ctr_req(boot_ctr_req),
        .boot_reg_0(boot),
        .boot_reg_1(boot_reg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .cpu_rst_reg_0(boot_reset),
        .cpu_rst_reg_1(cpu_rst_reg),
        .cpu_rst_req(cpu_rst_req),
        .cpu_rst_req_reg_0(\mem_rdata_q_reg[24] ),
        .cpu_rst_req_reg_1(\s_sel_reg_reg[0] ),
        .cpu_rst_req_reg_2(cpu_rst_req_reg),
        .\cpu_state_reg[5] (\cpu_state_reg[5] ),
        .d_ready(d_ready),
        .i_ready_reg(i_ready_reg),
        .mem_do_rinst0(mem_do_rinst0),
        .mem_do_rinst_reg(mem_do_rinst_reg),
        .\mem_rdata_word_reg[0]_i_1 (\mem_rdata_q_reg[8] ),
        .\mem_rdata_word_reg[0]_i_1_0 (\mem_rdata_q_reg[0] ),
        .\mem_rdata_word_reg[0]_i_1_1 (instr_jalr_reg),
        .\mem_rdata_word_reg[0]_i_5_0 (\mem_rdata_word_reg[0]_i_5 ),
        .\mem_rdata_word_reg[0]_i_5_1 (\mem_rdata_word_reg[0]_i_5_0 ),
        .mem_valid_reg(ram_reg[0]),
        .mem_valid_reg_0(sel_reg),
        .\mem_wstrb_reg[0] (\mem_wstrb_reg[0] ),
        .pcpi_ready0(pcpi_ready0),
        .ram_reg(boot_ctr0_n_37),
        .ram_reg_0(ram_reg_36),
        .ram_reg_1(ram_reg_37),
        .ram_reg_2(sram_valid_reg_0),
        .\ram_w_addr_reg[11]_0 (\ram_w_addr_reg[11] ),
        .ready_reg(ready_reg),
        .s_sel_reg(s_sel_reg),
        .\s_sel_reg_reg[0] (\s_sel_reg_reg[0]_0 ),
        .slaves_resp(slaves_resp),
        .sram_valid_reg_0(sram_valid_reg),
        .sys_rst_int(sys_rst_int),
        .sys_rst_int_reg(sys_rst_int_reg),
        .sys_rst_int_reg_0(sys_rst_int_reg_0),
        .sys_rst_int_reg_1(sys_rst_int_reg_1),
        .sys_rst_int_reg_2(sys_rst_int_reg_2));
  split__parameterized2 data_bootctr_split
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\s_sel_reg_reg[0]_0 (\s_sel_reg_reg[0] ),
        .\s_sel_reg_reg[0]_1 (\s_sel_reg_reg[0]_1 ),
        .sys_rst_int(sys_rst_int));
  merge ibus_merge
       (.D(D),
        .DOADO(ram_i_resp),
        .DOBDO({int_sram_n_31,int_sram_n_32,int_sram_n_33,int_sram_n_34,int_sram_n_35,int_sram_n_36,int_sram_n_37,int_sram_n_38}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .cpu_valid(cpu_valid),
        .\decoded_imm_uj_reg[10] (\decoded_imm_uj_reg[10] ),
        .\decoded_imm_uj_reg[12] (ram_reg_6),
        .\decoded_imm_uj_reg[13] (ram_reg_7),
        .\decoded_imm_uj_reg[14] (\decoded_imm_uj_reg[14] [9:7]),
        .\decoded_imm_uj_reg[14]_0 (ram_reg_8),
        .\decoded_imm_uj_reg[30] (\mem_rdata_q_reg[8] ),
        .\decoded_imm_uj_reg[30]_0 (DOBDO),
        .\decoded_imm_uj_reg[30]_1 (ram_reg[15:8]),
        .\decoded_imm_uj_reg[30]_2 (\decoded_imm_uj_reg[30] ),
        .\decoded_imm_uj_reg[30]_3 (ready_reg),
        .\decoded_imm_uj_reg[5] (\decoded_imm_uj_reg[5] ),
        .\decoded_imm_uj_reg[6] (\decoded_imm_uj_reg[6] ),
        .\decoded_imm_uj_reg[7] (\decoded_imm_uj_reg[7] ),
        .\decoded_imm_uj_reg[8] (\decoded_imm_uj_reg[8] ),
        .\decoded_imm_uj_reg[9] (\decoded_imm_uj_reg[9] ),
        .\decoded_rd_reg[0] (\decoded_rd_reg[0] ),
        .\decoded_rd_reg[0]_0 (ram_reg_1),
        .\decoded_rd_reg[1] (\decoded_rd_reg[1] ),
        .\decoded_rd_reg[1]_0 (ram_reg_2),
        .\decoded_rd_reg[2] (\decoded_rd_reg[2] ),
        .\decoded_rd_reg[2]_0 (ram_reg_3),
        .\decoded_rd_reg[3] (\decoded_rd_reg[3] ),
        .\decoded_rd_reg[3]_0 (ram_reg_4),
        .\decoded_rd_reg[4] (\decoded_rd_reg[4] ),
        .\decoded_rd_reg[4]_0 (ram_reg_5),
        .\decoded_rs1_reg_rep[0] (\decoded_rs1_reg_rep[0] ),
        .\decoded_rs1_reg_rep[0]_0 (ram_reg_9),
        .\decoded_rs1_reg_rep[1] (\decoded_rs1_reg_rep[1] ),
        .\decoded_rs1_reg_rep[2] (\decoded_rs1_reg_rep[2] ),
        .\decoded_rs1_reg_rep[3] (\decoded_rs1_reg_rep[3] ),
        .\decoded_rs1_reg_rep[4] (\decoded_rs1_reg_rep[4] ),
        .\decoded_rs2_reg_rep[0] (\decoded_rs2_reg_rep[0] ),
        .\decoded_rs2_reg_rep[1] (\decoded_rs2_reg_rep[1] ),
        .\decoded_rs2_reg_rep[2] (\decoded_rs2_reg_rep[2] ),
        .\decoded_rs2_reg_rep[3] (\decoded_rs2_reg_rep[3] ),
        .\decoded_rs2_reg_rep[4] (\decoded_rs2_reg_rep[4] ),
        .mem_instr_reg(mem_instr_reg),
        .\mem_rdata_q_reg[11] (\mem_rdata_q_reg[11] ),
        .\mem_rdata_q_reg[19] (\mem_rdata_q_reg[19] ),
        .\mem_rdata_q_reg[31] (\mem_rdata_q_reg[31] ),
        .mem_valid_reg(mem_valid_reg),
        .mem_valid_reg_0(mem_valid_reg_0),
        .ram_i_req(ram_i_req[68]),
        .ram_reg(ram_reg[0]),
        .ram_reg_0(ram_reg_38),
        .s_sel_reg(s_sel_reg),
        .sel_en_reg_0(sel_en_reg),
        .\sel_reg_reg[0]_0 (sel_reg),
        .\sel_reg_reg[0]_1 (\sel_reg_reg[0] ),
        .\sel_reg_reg[0]_2 (sram_valid_reg),
        .sram_valid_reg(sram_valid_reg_0),
        .sys_rst_int(sys_rst_int));
  sram int_sram
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DIBDI(DIBDI),
        .DOADO(ram_i_resp),
        .DOBDO({ram_reg_0,int_sram_n_30}),
        .Q(Q),
        .WEBWE(WEBWE),
        .boot(boot),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .d_ready(d_ready),
        .instr_jalr0(instr_jalr0),
        .instr_jalr_i_3(instr_jalr_i_3),
        .instr_jalr_i_3_0(instr_jalr_i_3_0),
        .instr_jalr_reg(instr_jalr_reg_0),
        .instr_jalr_reg_0(instr_jalr_reg_1),
        .instr_jalr_reg_1(\decoded_imm_uj_reg[14] ),
        .instr_jalr_reg_2(instr_jalr_reg),
        .instr_jalr_reg_3(mem_valid_reg_0),
        .\mem_rdata_q_reg[0] (\mem_rdata_q_reg[0] ),
        .\mem_rdata_q_reg[0]_0 (\mem_rdata_q_reg[0]_0 ),
        .\mem_rdata_q_reg[0]_1 (\mem_rdata_q_reg[0]_1 ),
        .\mem_rdata_q_reg[1] (\mem_rdata_q_reg[1] ),
        .\mem_rdata_q_reg[24] (\sel_reg_reg[0] ),
        .\mem_rdata_q_reg[24]_0 (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[24]_1 (\s_sel_reg_reg[0] ),
        .\mem_rdata_q_reg[4] (\mem_rdata_q_reg[4] ),
        .\mem_rdata_q_reg[6] (\mem_rdata_q_reg[6] ),
        .\mem_rdata_q_reg[7] (\mem_rdata_q_reg[7] ),
        .\mem_rdata_q_reg[7]_0 (\mem_rdata_q_reg[7]_0 ),
        .\mem_rdata_q_reg[8] (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[8]_0 (\mem_rdata_q_reg[8]_0 ),
        .\mem_rdata_word_reg[0] (boot_ctr0_n_37),
        .\mem_rdata_word_reg[0]_i_1 (\mem_rdata_word_reg[0]_i_1 ),
        .\mem_rdata_word_reg[1]_i_2 (\mem_rdata_word_reg[1]_i_2 ),
        .\mem_rdata_word_reg[1]_i_2_0 (\mem_rdata_word_reg[1]_i_2_0 ),
        .\mem_rdata_word_reg[23] (\mem_rdata_word_reg[23] ),
        .\mem_rdata_word_reg[23]_0 (\mem_rdata_word_reg[23]_0 ),
        .\mem_rdata_word_reg[2]_i_2 (\mem_rdata_word_reg[2]_i_2 ),
        .\mem_rdata_word_reg[2]_i_2_0 (\mem_rdata_word_reg[2]_i_2_0 ),
        .\mem_rdata_word_reg[4]_i_2 (\mem_rdata_word_reg[4]_i_2 ),
        .\mem_rdata_word_reg[4]_i_2_0 (\mem_rdata_word_reg[4]_i_2_0 ),
        .\mem_rdata_word_reg[5]_i_2 (\mem_rdata_word_reg[5]_i_2 ),
        .\mem_rdata_word_reg[5]_i_2_0 (\mem_rdata_word_reg[5]_i_2_0 ),
        .\mem_rdata_word_reg[6]_i_2 (\mem_rdata_word_reg[6]_i_2 ),
        .\mem_rdata_word_reg[6]_i_2_0 (\mem_rdata_word_reg[6]_i_2_0 ),
        .\mem_rdata_word_reg[7]_i_1 (\mem_rdata_word_reg[7]_i_1 ),
        .ram_i_req({ram_i_req[68],ram_i_req[49]}),
        .ram_reg(ram_reg),
        .ram_reg_0({int_sram_n_31,int_sram_n_32,int_sram_n_33,int_sram_n_34,int_sram_n_35,int_sram_n_36,int_sram_n_37,int_sram_n_38}),
        .ram_reg_1(DOBDO),
        .ram_reg_10(ram_reg_9),
        .ram_reg_11(ram_reg_10),
        .ram_reg_12(ram_reg_11),
        .ram_reg_13(ram_reg_12),
        .ram_reg_14(ram_reg_13),
        .ram_reg_15(ram_reg_14),
        .ram_reg_16(ram_reg_15),
        .ram_reg_17(ram_reg_16),
        .ram_reg_18(ram_reg_17),
        .ram_reg_19(ram_reg_18),
        .ram_reg_2(ram_reg_1),
        .ram_reg_20(ram_reg_19),
        .ram_reg_21(ram_reg_20),
        .ram_reg_22(ram_reg_21),
        .ram_reg_23(ram_reg_22),
        .ram_reg_24(ram_reg_23),
        .ram_reg_25(ram_reg_24),
        .ram_reg_26(ram_reg_25),
        .ram_reg_27(ram_reg_26),
        .ram_reg_28(ram_reg_27),
        .ram_reg_29(ram_reg_29),
        .ram_reg_3(ram_reg_2),
        .ram_reg_30(ram_reg_28),
        .ram_reg_31(ram_reg_30),
        .ram_reg_32(ram_reg_31),
        .ram_reg_33(ram_reg_32),
        .ram_reg_34(ram_reg_33),
        .ram_reg_35(ram_reg_34),
        .ram_reg_36(ram_reg_35),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .sys_rst_int(sys_rst_int));
endmodule

module iob_picorv32
   (trap_reg,
    cpu_instr,
    Q,
    cpu_valid,
    mem_instr_reg,
    mem_instr_reg_0,
    \mem_addr_reg[13] ,
    rst_soft,
    boot_ctr_req,
    \mem_wstrb_reg[1] ,
    \mem_wdata_reg[7] ,
    \mem_addr_reg[2] ,
    \mem_addr_reg[2]_0 ,
    E,
    slaves_req,
    cpu_rst_req,
    mem_instr_reg_1,
    \send_bitcnt_reg[0] ,
    mem_instr_reg_2,
    ram_i_req,
    mem_instr_reg_3,
    \mem_addr_reg[31] ,
    ADDRBWRADDR,
    WEBWE,
    \mem_wstrb_reg[1]_0 ,
    \mem_wstrb_reg[2] ,
    \mem_wstrb_reg[3] ,
    DIBDI,
    \mem_wdata_reg[15] ,
    \mem_wdata_reg[23] ,
    \mem_wdata_reg[31] ,
    \mem_wdata_reg[15]_0 ,
    mem_instr_reg_4,
    \mem_addr_reg[31]_0 ,
    s_sel_reg0,
    \mem_rdata_q_reg[14] ,
    \mem_rdata_q_reg[20] ,
    \mem_rdata_q_reg[7] ,
    \reg_op1_reg[1] ,
    \mem_wordsize_reg[0] ,
    \mem_wordsize_reg[1] ,
    \mem_wdata_reg[0] ,
    recv_buf_valid_reg,
    \mem_wdata_reg[0]_0 ,
    pcpi_ready0,
    \mem_rdata_q_reg[2] ,
    \mem_rdata_q_reg[4] ,
    \mem_state_reg[0] ,
    \mem_rdata_q_reg[22] ,
    \mem_rdata_q_reg[23] ,
    \mem_rdata_q_reg[21] ,
    \mem_rdata_q_reg[15] ,
    \mem_rdata_q_reg[30] ,
    \mem_rdata_q_reg[24] ,
    \mem_rdata_q_reg[26] ,
    \mem_rdata_q_reg[25] ,
    \mem_rdata_q_reg[27] ,
    \mem_rdata_q_reg[31] ,
    \mem_rdata_q_reg[29] ,
    \mem_rdata_q_reg[28] ,
    \mem_rdata_q_reg[11] ,
    \mem_rdata_q_reg[9] ,
    \mem_rdata_q_reg[8] ,
    \mem_rdata_q_reg[10] ,
    \mem_rdata_q_reg[16] ,
    \mem_rdata_q_reg[17] ,
    \mem_rdata_q_reg[18] ,
    \mem_rdata_q_reg[19] ,
    \mem_wordsize_reg[1]_0 ,
    \mem_wordsize_reg[0]_0 ,
    clk_IBUF_BUFG,
    \active_reg[1] ,
    instr_jalr0,
    D,
    \decoded_rs1_reg_rep[4] ,
    mem_do_rinst0,
    is_beq_bne_blt_bge_bltu_bgeu_reg,
    instr_jal_reg,
    is_beq_bne_blt_bge_bltu_bgeu_reg_0,
    \mem_rdata_q_reg[6] ,
    \mem_rdata_q_reg[6]_0 ,
    cpu_rst_req_reg,
    \send_pattern_reg[7] ,
    \send_bitcnt_reg[0]_0 ,
    \send_bitcnt_reg[0]_1 ,
    ram_reg,
    sel_reg,
    ram_reg_0,
    DOADO,
    ram_reg_1,
    ram_reg_2,
    boot,
    \cpu_state_reg[7] ,
    \mem_rdata_q_reg[6]_1 ,
    sys_rst_int,
    boot_reset,
    \mem_wordsize[1]_i_6 ,
    ram_i_resp,
    DOBDO,
    recv_buf_valid_reg_0,
    recv_buf_valid,
    tx_en,
    mem_valid_reg,
    \mem_rdata_q_reg[6]_2 ,
    \mem_rdata_q_reg[1] ,
    \mem_rdata_q_reg[2]_0 ,
    \mem_rdata_q_reg[3] ,
    \mem_rdata_q_reg[4]_0 ,
    \mem_rdata_q_reg[5] ,
    \mem_rdata_q_reg[6]_3 ,
    \mem_wstrb_reg[0] ,
    \mem_wordsize[1]_i_7 ,
    \cpu_state_reg[5] ,
    \mem_rdata_q_reg[8]_0 ,
    \mem_rdata_q_reg[24]_0 ,
    \mem_rdata_q_reg[9]_0 ,
    \mem_rdata_q_reg[25]_0 ,
    \mem_rdata_q_reg[10]_0 ,
    \mem_rdata_q_reg[26]_0 ,
    \mem_rdata_q_reg[11]_0 ,
    \mem_rdata_q_reg[27]_0 ,
    \mem_rdata_word_reg[12] ,
    \mem_rdata_q_reg[28]_0 ,
    \mem_rdata_word_reg[13] ,
    \mem_rdata_q_reg[29]_0 ,
    \mem_rdata_word_reg[14] ,
    \mem_rdata_q_reg[30]_0 ,
    \mem_rdata_q_reg[15]_0 ,
    \mem_rdata_q_reg[31]_0 ,
    \quotient_msk_reg[31] ,
    \mem_wdata_reg[0]_1 ,
    \reg_out[23]_i_3 ,
    \decoded_imm_uj_reg[30] ,
    \mem_rdata_q_reg[0] ,
    \mem_rdata_q_reg[7]_0 ,
    \mem_rdata_q_reg[23]_0 ,
    \mem_rdata_q_reg[22]_0 ,
    \mem_rdata_q_reg[21]_0 ,
    \mem_rdata_q_reg[20]_0 ,
    \mem_rdata_q_reg[19]_0 ,
    \mem_rdata_q_reg[18]_0 ,
    \mem_rdata_q_reg[17]_0 ,
    \mem_rdata_q_reg[16]_0 ,
    \mem_rdata_q_reg[7]_1 ,
    \decoded_rd_reg[4] );
  output trap_reg;
  output cpu_instr;
  output [0:0]Q;
  output cpu_valid;
  output mem_instr_reg;
  output mem_instr_reg_0;
  output [4:0]\mem_addr_reg[13] ;
  output rst_soft;
  output [0:0]boot_ctr_req;
  output \mem_wstrb_reg[1] ;
  output [8:0]\mem_wdata_reg[7] ;
  output \mem_addr_reg[2] ;
  output \mem_addr_reg[2]_0 ;
  output [0:0]E;
  output [1:0]slaves_req;
  output cpu_rst_req;
  output mem_instr_reg_1;
  output [0:0]\send_bitcnt_reg[0] ;
  output mem_instr_reg_2;
  output [46:0]ram_i_req;
  output mem_instr_reg_3;
  output \mem_addr_reg[31] ;
  output [11:0]ADDRBWRADDR;
  output [0:0]WEBWE;
  output [0:0]\mem_wstrb_reg[1]_0 ;
  output [0:0]\mem_wstrb_reg[2] ;
  output [0:0]\mem_wstrb_reg[3] ;
  output [7:0]DIBDI;
  output [7:0]\mem_wdata_reg[15] ;
  output [7:0]\mem_wdata_reg[23] ;
  output [7:0]\mem_wdata_reg[31] ;
  output [14:0]\mem_wdata_reg[15]_0 ;
  output mem_instr_reg_4;
  output \mem_addr_reg[31]_0 ;
  output s_sel_reg0;
  output [9:0]\mem_rdata_q_reg[14] ;
  output \mem_rdata_q_reg[20] ;
  output \mem_rdata_q_reg[7] ;
  output [1:0]\reg_op1_reg[1] ;
  output \mem_wordsize_reg[0] ;
  output \mem_wordsize_reg[1] ;
  output \mem_wdata_reg[0] ;
  output recv_buf_valid_reg;
  output \mem_wdata_reg[0]_0 ;
  output pcpi_ready0;
  output \mem_rdata_q_reg[2] ;
  output \mem_rdata_q_reg[4] ;
  output \mem_state_reg[0] ;
  output \mem_rdata_q_reg[22] ;
  output \mem_rdata_q_reg[23] ;
  output \mem_rdata_q_reg[21] ;
  output \mem_rdata_q_reg[15] ;
  output \mem_rdata_q_reg[30] ;
  output \mem_rdata_q_reg[24] ;
  output \mem_rdata_q_reg[26] ;
  output \mem_rdata_q_reg[25] ;
  output \mem_rdata_q_reg[27] ;
  output \mem_rdata_q_reg[31] ;
  output \mem_rdata_q_reg[29] ;
  output \mem_rdata_q_reg[28] ;
  output \mem_rdata_q_reg[11] ;
  output \mem_rdata_q_reg[9] ;
  output \mem_rdata_q_reg[8] ;
  output \mem_rdata_q_reg[10] ;
  output \mem_rdata_q_reg[16] ;
  output \mem_rdata_q_reg[17] ;
  output \mem_rdata_q_reg[18] ;
  output \mem_rdata_q_reg[19] ;
  output \mem_wordsize_reg[1]_0 ;
  output \mem_wordsize_reg[0]_0 ;
  input clk_IBUF_BUFG;
  input \active_reg[1] ;
  input instr_jalr0;
  input [4:0]D;
  input [4:0]\decoded_rs1_reg_rep[4] ;
  input mem_do_rinst0;
  input is_beq_bne_blt_bge_bltu_bgeu_reg;
  input instr_jal_reg;
  input is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  input \mem_rdata_q_reg[6] ;
  input \mem_rdata_q_reg[6]_0 ;
  input cpu_rst_req_reg;
  input [7:0]\send_pattern_reg[7] ;
  input [0:0]\send_bitcnt_reg[0]_0 ;
  input \send_bitcnt_reg[0]_1 ;
  input ram_reg;
  input sel_reg;
  input ram_reg_0;
  input [31:0]DOADO;
  input ram_reg_1;
  input [10:0]ram_reg_2;
  input boot;
  input \cpu_state_reg[7] ;
  input \mem_rdata_q_reg[6]_1 ;
  input sys_rst_int;
  input boot_reset;
  input \mem_wordsize[1]_i_6 ;
  input [8:0]ram_i_resp;
  input [7:0]DOBDO;
  input [0:0]recv_buf_valid_reg_0;
  input recv_buf_valid;
  input tx_en;
  input mem_valid_reg;
  input [5:0]\mem_rdata_q_reg[6]_2 ;
  input \mem_rdata_q_reg[1] ;
  input \mem_rdata_q_reg[2]_0 ;
  input \mem_rdata_q_reg[3] ;
  input \mem_rdata_q_reg[4]_0 ;
  input \mem_rdata_q_reg[5] ;
  input \mem_rdata_q_reg[6]_3 ;
  input \mem_wstrb_reg[0] ;
  input \mem_wordsize[1]_i_7 ;
  input [0:0]\cpu_state_reg[5] ;
  input \mem_rdata_q_reg[8]_0 ;
  input \mem_rdata_q_reg[24]_0 ;
  input \mem_rdata_q_reg[9]_0 ;
  input \mem_rdata_q_reg[25]_0 ;
  input \mem_rdata_q_reg[10]_0 ;
  input \mem_rdata_q_reg[26]_0 ;
  input \mem_rdata_q_reg[11]_0 ;
  input \mem_rdata_q_reg[27]_0 ;
  input \mem_rdata_word_reg[12] ;
  input \mem_rdata_q_reg[28]_0 ;
  input \mem_rdata_word_reg[13] ;
  input \mem_rdata_q_reg[29]_0 ;
  input \mem_rdata_word_reg[14] ;
  input \mem_rdata_q_reg[30]_0 ;
  input \mem_rdata_q_reg[15]_0 ;
  input \mem_rdata_q_reg[31]_0 ;
  input [0:0]\quotient_msk_reg[31] ;
  input [0:0]\mem_wdata_reg[0]_1 ;
  input [15:0]\reg_out[23]_i_3 ;
  input [9:0]\decoded_imm_uj_reg[30] ;
  input [0:0]\mem_rdata_q_reg[0] ;
  input \mem_rdata_q_reg[7]_0 ;
  input \mem_rdata_q_reg[23]_0 ;
  input \mem_rdata_q_reg[22]_0 ;
  input \mem_rdata_q_reg[21]_0 ;
  input \mem_rdata_q_reg[20]_0 ;
  input \mem_rdata_q_reg[19]_0 ;
  input \mem_rdata_q_reg[18]_0 ;
  input \mem_rdata_q_reg[17]_0 ;
  input \mem_rdata_q_reg[16]_0 ;
  input \mem_rdata_q_reg[7]_1 ;
  input [4:0]\decoded_rd_reg[4] ;

  wire [11:0]ADDRBWRADDR;
  wire [4:0]D;
  wire [7:0]DIBDI;
  wire [31:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire \active[0]_i_5_n_0 ;
  wire \active_reg[1] ;
  wire boot;
  wire [0:0]boot_ctr_req;
  wire boot_reset;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire cpu_rst_req;
  wire cpu_rst_req_reg;
  wire [0:0]\cpu_state_reg[5] ;
  wire \cpu_state_reg[7] ;
  wire cpu_valid;
  wire [9:0]\decoded_imm_uj_reg[30] ;
  wire [4:0]\decoded_rd_reg[4] ;
  wire [4:0]\decoded_rs1_reg_rep[4] ;
  wire instr_add;
  wire instr_addi;
  wire instr_ecall_ebreak;
  wire instr_jal_reg;
  wire instr_jalr;
  wire instr_jalr0;
  wire instr_lh;
  wire instr_lui0;
  wire instr_sub;
  wire is_beq_bne_blt_bge_bltu_bgeu;
  wire is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  wire is_lbu_lhu_lw;
  wire is_lui_auipc_jal_jalr_addi_add_sub0;
  wire is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0;
  wire latched_branch;
  wire latched_branch_i_1_n_0;
  wire latched_is_lh_i_1_n_0;
  wire latched_is_lu;
  wire latched_is_lu_i_1_n_0;
  wire latched_stalu_i_1_n_0;
  wire latched_store_i_1_n_0;
  wire [4:0]\mem_addr_reg[13] ;
  wire \mem_addr_reg[2] ;
  wire \mem_addr_reg[2]_0 ;
  wire \mem_addr_reg[31] ;
  wire \mem_addr_reg[31]_0 ;
  wire mem_do_rdata;
  wire mem_do_rdata_i_1_n_0;
  wire mem_do_rinst0;
  wire mem_do_wdata;
  wire mem_do_wdata_i_1_n_0;
  wire mem_instr_reg;
  wire mem_instr_reg_0;
  wire mem_instr_reg_1;
  wire mem_instr_reg_2;
  wire mem_instr_reg_3;
  wire mem_instr_reg_4;
  wire [0:0]\mem_rdata_q_reg[0] ;
  wire \mem_rdata_q_reg[10] ;
  wire \mem_rdata_q_reg[10]_0 ;
  wire \mem_rdata_q_reg[11] ;
  wire \mem_rdata_q_reg[11]_0 ;
  wire [9:0]\mem_rdata_q_reg[14] ;
  wire \mem_rdata_q_reg[15] ;
  wire \mem_rdata_q_reg[15]_0 ;
  wire \mem_rdata_q_reg[16] ;
  wire \mem_rdata_q_reg[16]_0 ;
  wire \mem_rdata_q_reg[17] ;
  wire \mem_rdata_q_reg[17]_0 ;
  wire \mem_rdata_q_reg[18] ;
  wire \mem_rdata_q_reg[18]_0 ;
  wire \mem_rdata_q_reg[19] ;
  wire \mem_rdata_q_reg[19]_0 ;
  wire \mem_rdata_q_reg[1] ;
  wire \mem_rdata_q_reg[20] ;
  wire \mem_rdata_q_reg[20]_0 ;
  wire \mem_rdata_q_reg[21] ;
  wire \mem_rdata_q_reg[21]_0 ;
  wire \mem_rdata_q_reg[22] ;
  wire \mem_rdata_q_reg[22]_0 ;
  wire \mem_rdata_q_reg[23] ;
  wire \mem_rdata_q_reg[23]_0 ;
  wire \mem_rdata_q_reg[24] ;
  wire \mem_rdata_q_reg[24]_0 ;
  wire \mem_rdata_q_reg[25] ;
  wire \mem_rdata_q_reg[25]_0 ;
  wire \mem_rdata_q_reg[26] ;
  wire \mem_rdata_q_reg[26]_0 ;
  wire \mem_rdata_q_reg[27] ;
  wire \mem_rdata_q_reg[27]_0 ;
  wire \mem_rdata_q_reg[28] ;
  wire \mem_rdata_q_reg[28]_0 ;
  wire \mem_rdata_q_reg[29] ;
  wire \mem_rdata_q_reg[29]_0 ;
  wire \mem_rdata_q_reg[2] ;
  wire \mem_rdata_q_reg[2]_0 ;
  wire \mem_rdata_q_reg[30] ;
  wire \mem_rdata_q_reg[30]_0 ;
  wire \mem_rdata_q_reg[31] ;
  wire \mem_rdata_q_reg[31]_0 ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[4] ;
  wire \mem_rdata_q_reg[4]_0 ;
  wire \mem_rdata_q_reg[5] ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[6]_0 ;
  wire \mem_rdata_q_reg[6]_1 ;
  wire [5:0]\mem_rdata_q_reg[6]_2 ;
  wire \mem_rdata_q_reg[6]_3 ;
  wire \mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire \mem_rdata_q_reg[7]_1 ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_q_reg[9] ;
  wire \mem_rdata_q_reg[9]_0 ;
  wire \mem_rdata_word_reg[12] ;
  wire \mem_rdata_word_reg[13] ;
  wire \mem_rdata_word_reg[14] ;
  wire \mem_state_reg[0] ;
  wire mem_valid_reg;
  wire \mem_wdata_reg[0] ;
  wire \mem_wdata_reg[0]_0 ;
  wire [0:0]\mem_wdata_reg[0]_1 ;
  wire [7:0]\mem_wdata_reg[15] ;
  wire [14:0]\mem_wdata_reg[15]_0 ;
  wire [7:0]\mem_wdata_reg[23] ;
  wire [7:0]\mem_wdata_reg[31] ;
  wire [8:0]\mem_wdata_reg[7] ;
  wire \mem_wordsize[1]_i_6 ;
  wire \mem_wordsize[1]_i_7 ;
  wire \mem_wordsize_reg[0] ;
  wire \mem_wordsize_reg[0]_0 ;
  wire \mem_wordsize_reg[1] ;
  wire \mem_wordsize_reg[1]_0 ;
  wire \mem_wstrb_reg[0] ;
  wire \mem_wstrb_reg[1] ;
  wire [0:0]\mem_wstrb_reg[1]_0 ;
  wire [0:0]\mem_wstrb_reg[2] ;
  wire [0:0]\mem_wstrb_reg[3] ;
  wire pcpi_ready0;
  wire pcpi_timeout;
  wire pcpi_valid_i_1_n_0;
  wire picorv32_core_n_1;
  wire picorv32_core_n_166;
  wire picorv32_core_n_168;
  wire picorv32_core_n_169;
  wire picorv32_core_n_17;
  wire picorv32_core_n_170;
  wire picorv32_core_n_171;
  wire picorv32_core_n_18;
  wire picorv32_core_n_189;
  wire picorv32_core_n_19;
  wire picorv32_core_n_199;
  wire picorv32_core_n_20;
  wire picorv32_core_n_200;
  wire picorv32_core_n_201;
  wire picorv32_core_n_204;
  wire picorv32_core_n_206;
  wire picorv32_core_n_209;
  wire picorv32_core_n_21;
  wire picorv32_core_n_211;
  wire picorv32_core_n_213;
  wire picorv32_core_n_22;
  wire picorv32_core_n_227;
  wire picorv32_core_n_228;
  wire picorv32_core_n_230;
  wire picorv32_core_n_231;
  wire [0:0]\quotient_msk_reg[31] ;
  wire [46:0]ram_i_req;
  wire [8:0]ram_i_resp;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [10:0]ram_reg_2;
  wire recv_buf_valid;
  wire recv_buf_valid_reg;
  wire [0:0]recv_buf_valid_reg_0;
  wire [1:0]\reg_op1_reg[1] ;
  wire [15:0]\reg_out[23]_i_3 ;
  wire rst_soft;
  wire s_sel_reg0;
  wire sel_reg;
  wire [0:0]\send_bitcnt_reg[0] ;
  wire [0:0]\send_bitcnt_reg[0]_0 ;
  wire \send_bitcnt_reg[0]_1 ;
  wire [7:0]\send_pattern_reg[7] ;
  wire set_mem_do_wdata16_out;
  wire [1:0]slaves_req;
  wire sys_rst_int;
  wire trap_reg;
  wire tx_en;

  LUT2 #(
    .INIT(4'h7)) 
    \active[0]_i_5 
       (.I0(picorv32_core_n_200),
        .I1(picorv32_core_n_201),
        .O(\active[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu_reg),
        .I1(instr_jal_reg),
        .I2(is_beq_bne_blt_bge_bltu_bgeu_reg_0),
        .I3(picorv32_core_n_206),
        .I4(instr_lui0),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    is_lui_auipc_jal_jalr_addi_add_sub_i_1
       (.I0(instr_add),
        .I1(instr_addi),
        .I2(instr_sub),
        .I3(instr_jalr),
        .I4(picorv32_core_n_1),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub0),
        .O(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    latched_branch_i_1
       (.I0(picorv32_core_n_209),
        .I1(picorv32_core_n_231),
        .I2(picorv32_core_n_168),
        .I3(picorv32_core_n_230),
        .I4(latched_branch),
        .I5(picorv32_core_n_18),
        .O(latched_branch_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    latched_is_lh_i_1
       (.I0(instr_lh),
        .I1(Q),
        .I2(latched_is_lu),
        .I3(picorv32_core_n_20),
        .O(latched_is_lh_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    latched_is_lu_i_1
       (.I0(is_lbu_lhu_lw),
        .I1(Q),
        .I2(latched_is_lu),
        .I3(picorv32_core_n_21),
        .O(latched_is_lu_i_1_n_0));
  LUT5 #(
    .INIT(32'hF7F70020)) 
    latched_stalu_i_1
       (.I0(picorv32_core_n_199),
        .I1(Q),
        .I2(picorv32_core_n_168),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(picorv32_core_n_19),
        .O(latched_stalu_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF0000FE00)) 
    latched_store_i_1
       (.I0(picorv32_core_n_189),
        .I1(picorv32_core_n_227),
        .I2(picorv32_core_n_169),
        .I3(picorv32_core_n_213),
        .I4(picorv32_core_n_228),
        .I5(picorv32_core_n_17),
        .O(latched_store_i_1_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    mem_do_rdata_i_1
       (.I0(picorv32_core_n_204),
        .I1(picorv32_core_n_170),
        .I2(mem_do_rinst0),
        .I3(mem_do_rdata),
        .O(mem_do_rdata_i_1_n_0));
  LUT3 #(
    .INIT(8'hDC)) 
    mem_do_wdata_i_1
       (.I0(mem_do_rinst0),
        .I1(set_mem_do_wdata16_out),
        .I2(mem_do_wdata),
        .O(mem_do_wdata_i_1_n_0));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    pcpi_valid_i_1
       (.I0(picorv32_core_n_211),
        .I1(pcpi_timeout),
        .I2(instr_ecall_ebreak),
        .I3(picorv32_core_n_171),
        .I4(picorv32_core_n_166),
        .I5(picorv32_core_n_22),
        .O(pcpi_valid_i_1_n_0));
  picorv32 picorv32_core
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .E(instr_lui0),
        .Q(\mem_addr_reg[13] ),
        .WEBWE(WEBWE),
        .\active[0]_i_2 (\active[0]_i_5_n_0 ),
        .\active_reg[1] (\active_reg[1] ),
        .boot(boot),
        .boot_ctr_req(boot_ctr_req),
        .boot_reset(boot_reset),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_rst_req(cpu_rst_req),
        .cpu_rst_req_reg(cpu_rst_req_reg),
        .\cpu_state_reg[1]_0 (picorv32_core_n_171),
        .\cpu_state_reg[1]_1 (picorv32_core_n_199),
        .\cpu_state_reg[3]_0 (picorv32_core_n_189),
        .\cpu_state_reg[3]_1 (picorv32_core_n_227),
        .\cpu_state_reg[5]_0 (\cpu_state_reg[5] ),
        .\cpu_state_reg[6]_0 ({Q,picorv32_core_n_168,picorv32_core_n_169}),
        .\cpu_state_reg[6]_1 (picorv32_core_n_170),
        .\cpu_state_reg[6]_2 (picorv32_core_n_213),
        .\cpu_state_reg[7]_0 (picorv32_core_n_228),
        .\cpu_state_reg[7]_1 (\cpu_state_reg[7] ),
        .\decoded_imm_uj_reg[30]_0 (\decoded_imm_uj_reg[30] ),
        .\decoded_rd_reg[4]_0 (\decoded_rd_reg[4] ),
        .\decoded_rs1_reg_rep[4]_0 (\decoded_rs1_reg_rep[4] ),
        .decoder_trigger_reg_0(picorv32_core_n_230),
        .instr_add(instr_add),
        .instr_addi(instr_addi),
        .instr_ecall_ebreak(instr_ecall_ebreak),
        .instr_jal_reg_0(picorv32_core_n_1),
        .instr_jal_reg_1(instr_jal_reg),
        .instr_jalr(instr_jalr),
        .instr_jalr0(instr_jalr0),
        .instr_jalr_reg_0(picorv32_core_n_231),
        .instr_lh(instr_lh),
        .instr_lhu_reg_0(picorv32_core_n_166),
        .instr_sub(instr_sub),
        .is_beq_bne_blt_bge_bltu_bgeu(is_beq_bne_blt_bge_bltu_bgeu),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_0(picorv32_core_n_209),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_1(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0),
        .is_lbu_lhu_lw(is_lbu_lhu_lw),
        .is_lui_auipc_jal_jalr_addi_add_sub0(is_lui_auipc_jal_jalr_addi_add_sub0),
        .is_lui_auipc_jal_jalr_addi_add_sub_reg_0(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0),
        .latched_branch(latched_branch),
        .latched_branch_reg_0(picorv32_core_n_18),
        .latched_branch_reg_1(latched_branch_i_1_n_0),
        .latched_is_lh_reg_0(picorv32_core_n_20),
        .latched_is_lh_reg_1(latched_is_lh_i_1_n_0),
        .latched_is_lu(latched_is_lu),
        .latched_is_lu_reg_0(picorv32_core_n_21),
        .latched_is_lu_reg_1(latched_is_lu_i_1_n_0),
        .latched_stalu_reg_0(picorv32_core_n_19),
        .latched_stalu_reg_1(latched_stalu_i_1_n_0),
        .latched_store_reg_0(picorv32_core_n_17),
        .latched_store_reg_1(latched_store_i_1_n_0),
        .\mem_addr_reg[2]_0 (\mem_addr_reg[2] ),
        .\mem_addr_reg[2]_1 (\mem_addr_reg[2]_0 ),
        .\mem_addr_reg[2]_2 (E),
        .\mem_addr_reg[31]_0 (\mem_addr_reg[31] ),
        .\mem_addr_reg[31]_1 (\mem_addr_reg[31]_0 ),
        .mem_do_prefetch_reg_0(picorv32_core_n_204),
        .mem_do_rdata(mem_do_rdata),
        .mem_do_rdata_reg_0(mem_do_rdata_i_1_n_0),
        .mem_do_rinst0(mem_do_rinst0),
        .mem_do_wdata(mem_do_wdata),
        .mem_do_wdata_reg_0(mem_do_wdata_i_1_n_0),
        .mem_instr_reg_0(cpu_instr),
        .mem_instr_reg_1(mem_instr_reg),
        .mem_instr_reg_2(mem_instr_reg_0),
        .mem_instr_reg_3(mem_instr_reg_1),
        .mem_instr_reg_4(mem_instr_reg_2),
        .mem_instr_reg_5(mem_instr_reg_3),
        .mem_instr_reg_6(mem_instr_reg_4),
        .\mem_rdata_q_reg[0]_0 (\mem_rdata_q_reg[0] ),
        .\mem_rdata_q_reg[10]_0 (\mem_rdata_q_reg[10] ),
        .\mem_rdata_q_reg[10]_1 (\mem_rdata_q_reg[10]_0 ),
        .\mem_rdata_q_reg[11]_0 (\mem_rdata_q_reg[11] ),
        .\mem_rdata_q_reg[11]_1 (\mem_rdata_q_reg[11]_0 ),
        .\mem_rdata_q_reg[15]_0 (\mem_rdata_q_reg[15] ),
        .\mem_rdata_q_reg[15]_1 (\mem_rdata_q_reg[15]_0 ),
        .\mem_rdata_q_reg[16]_0 (\mem_rdata_q_reg[16] ),
        .\mem_rdata_q_reg[16]_1 (\mem_rdata_q_reg[16]_0 ),
        .\mem_rdata_q_reg[17]_0 (\mem_rdata_q_reg[17] ),
        .\mem_rdata_q_reg[17]_1 (\mem_rdata_q_reg[17]_0 ),
        .\mem_rdata_q_reg[18]_0 (\mem_rdata_q_reg[18] ),
        .\mem_rdata_q_reg[18]_1 (\mem_rdata_q_reg[18]_0 ),
        .\mem_rdata_q_reg[19]_0 (\mem_rdata_q_reg[19] ),
        .\mem_rdata_q_reg[19]_1 (\mem_rdata_q_reg[19]_0 ),
        .\mem_rdata_q_reg[1]_0 (\mem_rdata_q_reg[1] ),
        .\mem_rdata_q_reg[20]_0 (\mem_rdata_q_reg[20] ),
        .\mem_rdata_q_reg[20]_1 (\mem_rdata_q_reg[20]_0 ),
        .\mem_rdata_q_reg[21]_0 (\mem_rdata_q_reg[21] ),
        .\mem_rdata_q_reg[21]_1 (\mem_rdata_q_reg[21]_0 ),
        .\mem_rdata_q_reg[22]_0 (\mem_rdata_q_reg[22] ),
        .\mem_rdata_q_reg[22]_1 (\mem_rdata_q_reg[22]_0 ),
        .\mem_rdata_q_reg[23]_0 (\mem_rdata_q_reg[23] ),
        .\mem_rdata_q_reg[23]_1 (\mem_rdata_q_reg[23]_0 ),
        .\mem_rdata_q_reg[24]_0 (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[24]_1 (\mem_rdata_q_reg[24]_0 ),
        .\mem_rdata_q_reg[25]_0 (\mem_rdata_q_reg[25]_0 ),
        .\mem_rdata_q_reg[26]_0 (\mem_rdata_q_reg[26]_0 ),
        .\mem_rdata_q_reg[27]_0 (\mem_rdata_q_reg[27]_0 ),
        .\mem_rdata_q_reg[28]_0 (\mem_rdata_q_reg[28]_0 ),
        .\mem_rdata_q_reg[29]_0 (\mem_rdata_q_reg[29]_0 ),
        .\mem_rdata_q_reg[2]_0 (\mem_rdata_q_reg[2]_0 ),
        .\mem_rdata_q_reg[30]_0 (\mem_rdata_q_reg[30]_0 ),
        .\mem_rdata_q_reg[31]_0 ({\mem_rdata_q_reg[31] ,\mem_rdata_q_reg[30] ,\mem_rdata_q_reg[29] ,\mem_rdata_q_reg[28] ,\mem_rdata_q_reg[27] ,\mem_rdata_q_reg[26] ,\mem_rdata_q_reg[25] ,\mem_rdata_q_reg[14] }),
        .\mem_rdata_q_reg[31]_1 (\mem_rdata_q_reg[31]_0 ),
        .\mem_rdata_q_reg[3]_0 (\mem_rdata_q_reg[3] ),
        .\mem_rdata_q_reg[4]_0 ({\mem_rdata_q_reg[4] ,picorv32_core_n_206,\mem_rdata_q_reg[2] }),
        .\mem_rdata_q_reg[4]_1 (\mem_rdata_q_reg[4]_0 ),
        .\mem_rdata_q_reg[5]_0 (\mem_rdata_q_reg[5] ),
        .\mem_rdata_q_reg[6]_0 (\mem_rdata_q_reg[6] ),
        .\mem_rdata_q_reg[6]_1 (\mem_rdata_q_reg[6]_0 ),
        .\mem_rdata_q_reg[6]_2 (\mem_rdata_q_reg[6]_1 ),
        .\mem_rdata_q_reg[6]_3 (\mem_rdata_q_reg[6]_2 ),
        .\mem_rdata_q_reg[6]_4 (\mem_rdata_q_reg[6]_3 ),
        .\mem_rdata_q_reg[7]_0 (\mem_rdata_q_reg[7] ),
        .\mem_rdata_q_reg[7]_1 (\mem_rdata_q_reg[7]_0 ),
        .\mem_rdata_q_reg[7]_2 (\mem_rdata_q_reg[7]_1 ),
        .\mem_rdata_q_reg[8]_0 (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[8]_1 (\mem_rdata_q_reg[8]_0 ),
        .\mem_rdata_q_reg[9]_0 (\mem_rdata_q_reg[9] ),
        .\mem_rdata_q_reg[9]_1 (\mem_rdata_q_reg[9]_0 ),
        .\mem_rdata_word_reg[12]_0 (\mem_rdata_word_reg[12] ),
        .\mem_rdata_word_reg[13]_0 (\mem_rdata_word_reg[13] ),
        .\mem_rdata_word_reg[14]_0 (\mem_rdata_word_reg[14] ),
        .\mem_state_reg[0]_0 (\mem_state_reg[0] ),
        .mem_valid_reg_0(cpu_valid),
        .mem_valid_reg_1(mem_valid_reg),
        .\mem_wdata_reg[0]_0 (\mem_wdata_reg[0] ),
        .\mem_wdata_reg[0]_1 (\mem_wdata_reg[0]_0 ),
        .\mem_wdata_reg[0]_2 (\mem_wdata_reg[0]_1 ),
        .\mem_wdata_reg[15]_0 (\mem_wdata_reg[15] ),
        .\mem_wdata_reg[15]_1 (\mem_wdata_reg[15]_0 ),
        .\mem_wdata_reg[23]_0 (\mem_wdata_reg[23] ),
        .\mem_wdata_reg[31]_0 (\mem_wdata_reg[31] ),
        .\mem_wdata_reg[7]_0 (\mem_wdata_reg[7] ),
        .\mem_wordsize[1]_i_6_0 (\mem_wordsize[1]_i_6 ),
        .\mem_wordsize[1]_i_7_0 (\mem_wordsize[1]_i_7 ),
        .\mem_wordsize_reg[0]_0 (\mem_wordsize_reg[0] ),
        .\mem_wordsize_reg[0]_1 (\mem_wordsize_reg[0]_0 ),
        .\mem_wordsize_reg[1]_0 (\mem_wordsize_reg[1] ),
        .\mem_wordsize_reg[1]_1 (\mem_wordsize_reg[1]_0 ),
        .\mem_wstrb_reg[0]_0 (\mem_wstrb_reg[0] ),
        .\mem_wstrb_reg[1]_0 (\mem_wstrb_reg[1] ),
        .\mem_wstrb_reg[1]_1 (\mem_wstrb_reg[1]_0 ),
        .\mem_wstrb_reg[2]_0 (\mem_wstrb_reg[2] ),
        .\mem_wstrb_reg[3]_0 (\mem_wstrb_reg[3] ),
        .\pcpi_insn_reg[1]_0 ({picorv32_core_n_200,picorv32_core_n_201}),
        .pcpi_ready_reg(picorv32_core_n_211),
        .pcpi_timeout(pcpi_timeout),
        .pcpi_valid_reg_0(picorv32_core_n_22),
        .pcpi_valid_reg_1(pcpi_valid_i_1_n_0),
        .\quotient_msk_reg[16] (pcpi_ready0),
        .\quotient_msk_reg[31] (\quotient_msk_reg[31] ),
        .ram_i_req(ram_i_req),
        .ram_i_resp(ram_i_resp),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .recv_buf_valid(recv_buf_valid),
        .recv_buf_valid_reg(recv_buf_valid_reg),
        .recv_buf_valid_reg_0(recv_buf_valid_reg_0),
        .\reg_op1_reg[1]_0 (\reg_op1_reg[1] ),
        .\reg_out[23]_i_3_0 (\reg_out[23]_i_3 ),
        .rst_soft(rst_soft),
        .s_sel_reg0(s_sel_reg0),
        .sel_reg(sel_reg),
        .\send_bitcnt_reg[0] (\send_bitcnt_reg[0] ),
        .\send_bitcnt_reg[0]_0 (\send_bitcnt_reg[0]_0 ),
        .\send_bitcnt_reg[0]_1 (\send_bitcnt_reg[0]_1 ),
        .\send_pattern_reg[7] (\send_pattern_reg[7] ),
        .set_mem_do_wdata16_out(set_mem_do_wdata16_out),
        .slaves_req(slaves_req),
        .sys_rst_int(sys_rst_int),
        .trap_reg_0(trap_reg),
        .tx_en(tx_en));
endmodule

module iob_tdp_ram
   (ram_reg_0,
    DOBDO,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    instr_jalr0,
    \mem_rdata_q_reg[6] ,
    \mem_rdata_q_reg[1] ,
    \mem_rdata_q_reg[4] ,
    clk_IBUF_BUFG,
    ram_i_req,
    ram_reg_9,
    ram_reg_10,
    ADDRBWRADDR,
    DIBDI,
    WEBWE,
    \mem_rdata_q_reg[7] ,
    \mem_rdata_word_reg[1]_i_2 ,
    \mem_rdata_word_reg[1]_i_2_0 ,
    \mem_rdata_q_reg[7]_0 ,
    \mem_rdata_word_reg[2]_i_2 ,
    \mem_rdata_word_reg[2]_i_2_0 ,
    instr_jalr_i_3,
    instr_jalr_i_3_0,
    \mem_rdata_word_reg[4]_i_2 ,
    \mem_rdata_word_reg[4]_i_2_0 ,
    \mem_rdata_word_reg[5]_i_2 ,
    \mem_rdata_word_reg[5]_i_2_0 ,
    \mem_rdata_word_reg[6]_i_2 ,
    \mem_rdata_word_reg[6]_i_2_0 ,
    \mem_rdata_q_reg[7]_1 ,
    \mem_rdata_q_reg[7]_2 ,
    \mem_rdata_q_reg[0] ,
    \mem_rdata_q_reg[0]_0 ,
    \mem_rdata_q_reg[0]_1 ,
    boot,
    \mem_rdata_q_reg[0]_2 ,
    instr_jalr_reg,
    instr_jalr_reg_0,
    instr_jalr_reg_1,
    instr_jalr_reg_2,
    instr_jalr_reg_3,
    instr_jalr_reg_4,
    instr_jalr_reg_5);
  output [6:0]ram_reg_0;
  output [6:0]DOBDO;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output instr_jalr0;
  output \mem_rdata_q_reg[6] ;
  output \mem_rdata_q_reg[1] ;
  output \mem_rdata_q_reg[4] ;
  input clk_IBUF_BUFG;
  input [1:0]ram_i_req;
  input ram_reg_9;
  input [19:0]ram_reg_10;
  input [11:0]ADDRBWRADDR;
  input [7:0]DIBDI;
  input [0:0]WEBWE;
  input \mem_rdata_q_reg[7] ;
  input \mem_rdata_word_reg[1]_i_2 ;
  input \mem_rdata_word_reg[1]_i_2_0 ;
  input \mem_rdata_q_reg[7]_0 ;
  input \mem_rdata_word_reg[2]_i_2 ;
  input \mem_rdata_word_reg[2]_i_2_0 ;
  input instr_jalr_i_3;
  input instr_jalr_i_3_0;
  input \mem_rdata_word_reg[4]_i_2 ;
  input \mem_rdata_word_reg[4]_i_2_0 ;
  input \mem_rdata_word_reg[5]_i_2 ;
  input \mem_rdata_word_reg[5]_i_2_0 ;
  input \mem_rdata_word_reg[6]_i_2 ;
  input \mem_rdata_word_reg[6]_i_2_0 ;
  input \mem_rdata_q_reg[7]_1 ;
  input \mem_rdata_q_reg[7]_2 ;
  input \mem_rdata_q_reg[0] ;
  input \mem_rdata_q_reg[0]_0 ;
  input \mem_rdata_q_reg[0]_1 ;
  input boot;
  input \mem_rdata_q_reg[0]_2 ;
  input instr_jalr_reg;
  input instr_jalr_reg_0;
  input instr_jalr_reg_1;
  input instr_jalr_reg_2;
  input [5:0]instr_jalr_reg_3;
  input instr_jalr_reg_4;
  input instr_jalr_reg_5;

  wire \<const0> ;
  wire \<const1> ;
  wire [11:0]ADDRBWRADDR;
  wire [7:0]DIBDI;
  wire [6:0]DOBDO;
  wire GND_2;
  wire [0:0]WEBWE;
  wire boot;
  wire clk_IBUF_BUFG;
  wire instr_jalr0;
  wire instr_jalr_i_3;
  wire instr_jalr_i_3_0;
  wire instr_jalr_reg;
  wire instr_jalr_reg_0;
  wire instr_jalr_reg_1;
  wire instr_jalr_reg_2;
  wire [5:0]instr_jalr_reg_3;
  wire instr_jalr_reg_4;
  wire instr_jalr_reg_5;
  wire \mem_rdata_q_reg[0] ;
  wire \mem_rdata_q_reg[0]_0 ;
  wire \mem_rdata_q_reg[0]_1 ;
  wire \mem_rdata_q_reg[0]_2 ;
  wire \mem_rdata_q_reg[1] ;
  wire \mem_rdata_q_reg[4] ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire \mem_rdata_q_reg[7]_1 ;
  wire \mem_rdata_q_reg[7]_2 ;
  wire \mem_rdata_word_reg[1]_i_2 ;
  wire \mem_rdata_word_reg[1]_i_2_0 ;
  wire \mem_rdata_word_reg[2]_i_2 ;
  wire \mem_rdata_word_reg[2]_i_2_0 ;
  wire \mem_rdata_word_reg[4]_i_2 ;
  wire \mem_rdata_word_reg[4]_i_2_0 ;
  wire \mem_rdata_word_reg[5]_i_2 ;
  wire \mem_rdata_word_reg[5]_i_2_0 ;
  wire \mem_rdata_word_reg[6]_i_2 ;
  wire \mem_rdata_word_reg[6]_i_2_0 ;
  wire [1:0]ram_i_req;
  wire [8:8]ram_i_resp;
  wire [6:0]ram_reg_0;
  wire ram_reg_1;
  wire [19:0]ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_n_60;
  wire [7:0]NLW_ram_reg_WEBWE_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hAAA0CCCCAAA00000)) 
    instr_jal_i_4
       (.I0(ram_reg_1),
        .I1(instr_jalr_reg_3[1]),
        .I2(instr_jalr_reg_4),
        .I3(ram_reg_8),
        .I4(instr_jalr_reg_5),
        .I5(instr_jalr_reg_3[0]),
        .O(\mem_rdata_q_reg[1] ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    instr_jalr_i_1
       (.I0(instr_jalr_reg),
        .I1(instr_jalr_reg_0),
        .I2(\mem_rdata_q_reg[6] ),
        .I3(instr_jalr_reg_1),
        .I4(instr_jalr_reg_2),
        .I5(\mem_rdata_q_reg[1] ),
        .O(instr_jalr0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hA0CCA000)) 
    instr_jalr_i_2
       (.I0(ram_reg_6),
        .I1(instr_jalr_reg_3[5]),
        .I2(ram_reg_5),
        .I3(instr_jalr_reg_5),
        .I4(instr_jalr_reg_3[4]),
        .O(\mem_rdata_q_reg[6] ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFAFFFACC)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_2
       (.I0(ram_reg_4),
        .I1(instr_jalr_reg_3[3]),
        .I2(ram_reg_2),
        .I3(instr_jalr_reg_5),
        .I4(instr_jalr_reg_3[2]),
        .O(\mem_rdata_q_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFEFAFEFAFAFAFA)) 
    \mem_rdata_q[0]_i_2 
       (.I0(\mem_rdata_q_reg[0] ),
        .I1(DOBDO[0]),
        .I2(\mem_rdata_q_reg[0]_0 ),
        .I3(\mem_rdata_q_reg[0]_1 ),
        .I4(boot),
        .I5(\mem_rdata_q_reg[0]_2 ),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \mem_rdata_q[7]_i_1 
       (.I0(ram_reg_n_60),
        .I1(\mem_rdata_q_reg[7] ),
        .I2(\mem_rdata_q_reg[7]_1 ),
        .I3(\mem_rdata_q_reg[7]_2 ),
        .I4(ram_i_resp),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \mem_rdata_word_reg[1]_i_4 
       (.I0(DOBDO[1]),
        .I1(\mem_rdata_q_reg[7] ),
        .I2(\mem_rdata_word_reg[1]_i_2 ),
        .I3(\mem_rdata_word_reg[1]_i_2_0 ),
        .I4(ram_reg_0[1]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \mem_rdata_word_reg[2]_i_4 
       (.I0(DOBDO[2]),
        .I1(\mem_rdata_q_reg[7] ),
        .I2(\mem_rdata_word_reg[2]_i_2 ),
        .I3(\mem_rdata_word_reg[2]_i_2_0 ),
        .I4(ram_reg_0[2]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \mem_rdata_word_reg[3]_i_4 
       (.I0(DOBDO[3]),
        .I1(\mem_rdata_q_reg[7] ),
        .I2(instr_jalr_i_3),
        .I3(instr_jalr_i_3_0),
        .I4(ram_reg_0[3]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \mem_rdata_word_reg[4]_i_4 
       (.I0(DOBDO[4]),
        .I1(\mem_rdata_q_reg[7] ),
        .I2(\mem_rdata_word_reg[4]_i_2 ),
        .I3(\mem_rdata_word_reg[4]_i_2_0 ),
        .I4(ram_reg_0[4]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \mem_rdata_word_reg[5]_i_4 
       (.I0(DOBDO[5]),
        .I1(\mem_rdata_q_reg[7] ),
        .I2(\mem_rdata_word_reg[5]_i_2 ),
        .I3(\mem_rdata_word_reg[5]_i_2_0 ),
        .I4(ram_reg_0[5]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \mem_rdata_word_reg[6]_i_4 
       (.I0(DOBDO[6]),
        .I1(\mem_rdata_q_reg[7] ),
        .I2(\mem_rdata_word_reg[6]_i_2 ),
        .I3(\mem_rdata_word_reg[6]_i_2_0 ),
        .I4(ram_reg_0[6]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2323232323232323239323136FEF136F13830363031323231373233793EF1337),
    .INIT_01(256'hE31383631393671303830383038303830383EF63031393232323232323231323),
    .INIT_02(256'h23936F230313836FEF136F13632303231383E31363136F136363136313636313),
    .INIT_03(256'h239383EF13136313B3B3B3836F936F236303139323636393B3B313139393236F),
    .INIT_04(256'h13EF2323231393932323136F13EF232313039313836FEF231303836F3393836F),
    .INIT_05(256'h831383030383EF13EFEF13EF139313EF136393339333EFB39313EF93EF13EFEF),
    .INIT_06(256'hB3EF13EF1313EF1313EF13EF13EF23239393132313232313136F9323B3EF6713),
    .INIT_07(256'h8303E3EFEF13132323136FEF93036F13138303838303EFEF13EF139313EF1363),
    .INIT_08(256'h6723E30383B767130383B767E38303B7670383B76723232323239323B76F1313),
    .INIT_09(256'hEF63239303B7EF1323232323136F671303E3039383B7670383B767E3039383B7),
    .INIT_0A(256'h000000000000000000000067E3931313238363136F93EF136713038323930383),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h6C67616467695225005549000000000000000000000000000000000000000000),
    .INIT_0F(256'h0030394E3A6100000A74647420462500652020666953250A746464652046252E),
    .INIT_10(256'h3793130A6C20650A32703300017300006D327604166300410070303205000069),
    .INIT_11(256'h6713031383132363139313232313006D3276041663004167131383EF1337EF23),
    .INIT_12(256'h0077736F6B6763383430006D327604166300416F6F936FEFB393332393636393),
    .INIT_13(256'hB333139393B367130383031383132363139393EF2313931313932323B7132313),
    .INIT_14(256'h00017300006D327604166300416F6F13239323833303E333933323E33393A383),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000327033),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({\<const1> ,ram_i_req[0],ram_reg_10[19:9],\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const0> ,\<const0> ,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_10[8:1]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,DIBDI}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({ram_i_resp,ram_reg_0}),
        .DOBDO({ram_reg_n_60,DOBDO}),
        .ENARDEN(ram_i_req[1]),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_10[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_WEBWE_UNCONNECTED[3:1],WEBWE}));
endmodule

(* ORIG_REF_NAME = "iob_tdp_ram" *) 
module iob_tdp_ram__parameterized0
   (ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    \mem_rdata_q_reg[12] ,
    \mem_rdata_q_reg[14] ,
    \reg_op1_reg[0] ,
    clk_IBUF_BUFG,
    ram_i_req,
    ram_reg_8,
    ram_reg_9,
    ADDRBWRADDR,
    ram_reg_10,
    ram_reg_11,
    \mem_rdata_q_reg[8] ,
    \mem_rdata_q_reg[8]_0 ,
    Q,
    \mem_rdata_q_reg[8]_1 ,
    instr_jalr_reg,
    instr_jalr_reg_0,
    instr_jalr_reg_1,
    \mem_rdata_word_reg[0]_i_1 ,
    \mem_rdata_word_reg[0]_i_1_0 ,
    \mem_rdata_word_reg[0]_i_1_1 );
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output \mem_rdata_q_reg[12] ;
  output \mem_rdata_q_reg[14] ;
  output \reg_op1_reg[0] ;
  input clk_IBUF_BUFG;
  input [1:0]ram_i_req;
  input ram_reg_8;
  input [19:0]ram_reg_9;
  input [11:0]ADDRBWRADDR;
  input [7:0]ram_reg_10;
  input [0:0]ram_reg_11;
  input \mem_rdata_q_reg[8] ;
  input \mem_rdata_q_reg[8]_0 ;
  input [7:0]Q;
  input \mem_rdata_q_reg[8]_1 ;
  input [3:0]instr_jalr_reg;
  input instr_jalr_reg_0;
  input instr_jalr_reg_1;
  input [1:0]\mem_rdata_word_reg[0]_i_1 ;
  input \mem_rdata_word_reg[0]_i_1_0 ;
  input \mem_rdata_word_reg[0]_i_1_1 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [11:0]ADDRBWRADDR;
  wire GND_2;
  wire [7:0]Q;
  wire clk_IBUF_BUFG;
  wire [3:0]instr_jalr_reg;
  wire instr_jalr_reg_0;
  wire instr_jalr_reg_1;
  wire \mem_rdata_q_reg[12] ;
  wire \mem_rdata_q_reg[14] ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_q_reg[8]_1 ;
  wire [1:0]\mem_rdata_word_reg[0]_i_1 ;
  wire \mem_rdata_word_reg[0]_i_1_0 ;
  wire \mem_rdata_word_reg[0]_i_1_1 ;
  wire [1:0]ram_i_req;
  wire [16:9]ram_i_resp;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_10;
  wire [0:0]ram_reg_11;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [19:0]ram_reg_9;
  wire ram_reg_n_60;
  wire ram_reg_n_61;
  wire ram_reg_n_62;
  wire ram_reg_n_63;
  wire ram_reg_n_64;
  wire ram_reg_n_65;
  wire ram_reg_n_66;
  wire ram_reg_n_67;
  wire \reg_op1_reg[0] ;
  wire [7:0]NLW_ram_reg_WEBWE_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFAFFFACC)) 
    instr_jalr_i_3
       (.I0(ram_reg_4),
        .I1(instr_jalr_reg[1]),
        .I2(instr_jalr_reg_0),
        .I3(instr_jalr_reg_1),
        .I4(instr_jalr_reg[0]),
        .O(\mem_rdata_q_reg[12] ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFAFFFACC)) 
    instr_jalr_i_4
       (.I0(ram_reg_6),
        .I1(instr_jalr_reg[3]),
        .I2(ram_reg_5),
        .I3(instr_jalr_reg_1),
        .I4(instr_jalr_reg[2]),
        .O(\mem_rdata_q_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[10]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[11]),
        .I2(\mem_rdata_q_reg[8]_0 ),
        .I3(ram_reg_n_65),
        .I4(Q[2]),
        .I5(\mem_rdata_q_reg[8]_1 ),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[11]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[12]),
        .I2(\mem_rdata_q_reg[8]_0 ),
        .I3(ram_reg_n_64),
        .I4(Q[3]),
        .I5(\mem_rdata_q_reg[8]_1 ),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[15]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[16]),
        .I2(\mem_rdata_q_reg[8]_0 ),
        .I3(ram_reg_n_60),
        .I4(Q[7]),
        .I5(\mem_rdata_q_reg[8]_1 ),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[8]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[9]),
        .I2(\mem_rdata_q_reg[8]_0 ),
        .I3(ram_reg_n_67),
        .I4(Q[0]),
        .I5(\mem_rdata_q_reg[8]_1 ),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[9]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[10]),
        .I2(\mem_rdata_q_reg[8]_0 ),
        .I3(ram_reg_n_66),
        .I4(Q[1]),
        .I5(\mem_rdata_q_reg[8]_1 ),
        .O(ram_reg_1));
  LUT5 #(
    .INIT(32'h0B0B0B08)) 
    \mem_rdata_word_reg[0]_i_3 
       (.I0(ram_reg_0),
        .I1(\mem_rdata_word_reg[0]_i_1 [0]),
        .I2(\mem_rdata_word_reg[0]_i_1 [1]),
        .I3(\mem_rdata_word_reg[0]_i_1_0 ),
        .I4(\mem_rdata_word_reg[0]_i_1_1 ),
        .O(\reg_op1_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[12]_i_2 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[13]),
        .I2(\mem_rdata_q_reg[8]_0 ),
        .I3(ram_reg_n_63),
        .I4(Q[4]),
        .I5(\mem_rdata_q_reg[8]_1 ),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[13]_i_2 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[14]),
        .I2(\mem_rdata_q_reg[8]_0 ),
        .I3(ram_reg_n_62),
        .I4(Q[5]),
        .I5(\mem_rdata_q_reg[8]_1 ),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[14]_i_2 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[15]),
        .I2(\mem_rdata_q_reg[8]_0 ),
        .I3(ram_reg_n_61),
        .I4(Q[6]),
        .I5(\mem_rdata_q_reg[8]_1 ),
        .O(ram_reg_6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2E242E202226282A2C072A01F00004000120241A450426240100200B0A000141),
    .INIT_01(256'h8C0A47160A0780012C2B2B2A2A2929242420001C450B0A262E2C28262422032C),
    .INIT_02(256'h0407F026C58727F0000500051C22A726872796078407F0038E86078407608407),
    .INIT_03(256'h20872700750560F5D7F79726F005F0045A270C0B20848286F7178605050620F0),
    .INIT_04(256'h05F02A2C2E050509262801F00500222687A5050627F0F02687A527F0058747F0),
    .INIT_05(256'h2485292924200005000005F005058600059804E417E400E49415000400040000),
    .INIT_06(256'h89005500755500755500750005F0262E0584052A04282C0601F0848087008001),
    .INIT_07(256'h20241A00000504262401F00084C50001052929242024000005F0050506000594),
    .INIT_08(256'h80A41EA7A7178035A5A717809E27A71780A5A717802A2C22262607AE17000105),
    .INIT_09(256'hF0C42C04A917F0042620222401008075A50EA786A71780A5A717800EA787A717),
    .INIT_0A(256'h0000000000000000000000801685030600830E03F084F005800129242C072420),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h652064202076657300414F000000000000000000000000000000000000000000),
    .INIT_0F(256'h00002E55204700000065202073697300736228696E657300652020697269730A),
    .INIT_10(256'h0505010A64776C0A7030320514630041327033100076722000305F6972000173),
    .INIT_11(256'h80012405200480F084070726240100327033100076722080010520F00515F026),
    .INIT_12(256'h007874706C6864393531003270331000767220F0F005F0000505058007501207),
    .INIT_13(256'h870607060577800129242405200400F4070786F02E0585060904282A15842C01),
    .INIT_14(256'h05146300413270331000767220F0F007008700450645D486070700FC59070FC7),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000703032),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({\<const1> ,ram_i_req[0],ram_reg_9[19:9],\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const0> ,\<const0> ,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_9[8:1]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_10}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_i_resp),
        .DOBDO({ram_reg_n_60,ram_reg_n_61,ram_reg_n_62,ram_reg_n_63,ram_reg_n_64,ram_reg_n_65,ram_reg_n_66,ram_reg_n_67}),
        .ENARDEN(ram_i_req[1]),
        .ENBWREN(ram_reg_8),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_9[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_WEBWE_UNCONNECTED[3:1],ram_reg_11}));
endmodule

(* ORIG_REF_NAME = "iob_tdp_ram" *) 
module iob_tdp_ram__parameterized1
   (DOADO,
    DOBDO,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    clk_IBUF_BUFG,
    ram_i_req,
    ram_reg_9,
    ram_reg_10,
    ADDRBWRADDR,
    ram_reg_11,
    ram_reg_12,
    cpu_instr,
    \mem_rdata_q_reg[16] ,
    \mem_rdata_q_reg[16]_0 ,
    \mem_rdata_q_reg[16]_1 ,
    \mem_rdata_word_reg[23] ,
    \mem_rdata_word_reg[1]_i_1_0 ,
    \mem_rdata_word_reg[1]_i_1_1 ,
    \mem_rdata_word_reg[7]_i_1_0 ,
    \mem_rdata_word_reg[1]_i_1_2 ,
    \mem_rdata_word_reg[2]_i_1_0 ,
    \mem_rdata_word_reg[2]_i_1_1 ,
    \mem_rdata_word_reg[2]_i_1_2 ,
    \mem_rdata_word_reg[3]_i_1_0 ,
    \mem_rdata_word_reg[3]_i_1_1 ,
    \mem_rdata_word_reg[3]_i_1_2 ,
    \mem_rdata_word_reg[4]_i_1_0 ,
    \mem_rdata_word_reg[4]_i_1_1 ,
    \mem_rdata_word_reg[4]_i_1_2 ,
    \mem_rdata_word_reg[5]_i_1_0 ,
    \mem_rdata_word_reg[5]_i_1_1 ,
    \mem_rdata_word_reg[5]_i_1_2 ,
    \mem_rdata_word_reg[6]_i_1_0 ,
    \mem_rdata_word_reg[6]_i_1_1 ,
    \mem_rdata_word_reg[6]_i_1_2 ,
    \mem_rdata_word_reg[7]_i_1_1 ,
    \mem_rdata_word_reg[7]_i_1_2 ,
    \mem_rdata_word_reg[7]_i_1_3 ,
    \mem_rdata_word_reg[7]_i_1_4 ,
    \mem_rdata_word_reg[23]_0 ,
    \mem_rdata_word_reg[7]_i_1_5 );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output [14:0]ram_reg_8;
  input clk_IBUF_BUFG;
  input [1:0]ram_i_req;
  input ram_reg_9;
  input [19:0]ram_reg_10;
  input [11:0]ADDRBWRADDR;
  input [7:0]ram_reg_11;
  input [0:0]ram_reg_12;
  input cpu_instr;
  input \mem_rdata_q_reg[16] ;
  input \mem_rdata_q_reg[16]_0 ;
  input \mem_rdata_q_reg[16]_1 ;
  input \mem_rdata_word_reg[23] ;
  input \mem_rdata_word_reg[1]_i_1_0 ;
  input \mem_rdata_word_reg[1]_i_1_1 ;
  input [1:0]\mem_rdata_word_reg[7]_i_1_0 ;
  input \mem_rdata_word_reg[1]_i_1_2 ;
  input \mem_rdata_word_reg[2]_i_1_0 ;
  input \mem_rdata_word_reg[2]_i_1_1 ;
  input \mem_rdata_word_reg[2]_i_1_2 ;
  input \mem_rdata_word_reg[3]_i_1_0 ;
  input \mem_rdata_word_reg[3]_i_1_1 ;
  input \mem_rdata_word_reg[3]_i_1_2 ;
  input \mem_rdata_word_reg[4]_i_1_0 ;
  input \mem_rdata_word_reg[4]_i_1_1 ;
  input \mem_rdata_word_reg[4]_i_1_2 ;
  input \mem_rdata_word_reg[5]_i_1_0 ;
  input \mem_rdata_word_reg[5]_i_1_1 ;
  input \mem_rdata_word_reg[5]_i_1_2 ;
  input \mem_rdata_word_reg[6]_i_1_0 ;
  input \mem_rdata_word_reg[6]_i_1_1 ;
  input \mem_rdata_word_reg[6]_i_1_2 ;
  input \mem_rdata_word_reg[7]_i_1_1 ;
  input \mem_rdata_word_reg[7]_i_1_2 ;
  input \mem_rdata_word_reg[7]_i_1_3 ;
  input \mem_rdata_word_reg[7]_i_1_4 ;
  input \mem_rdata_word_reg[23]_0 ;
  input \mem_rdata_word_reg[7]_i_1_5 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [11:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire GND_2;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire \mem_rdata_q_reg[16] ;
  wire \mem_rdata_q_reg[16]_0 ;
  wire \mem_rdata_q_reg[16]_1 ;
  wire \mem_rdata_word_reg[1]_i_1_0 ;
  wire \mem_rdata_word_reg[1]_i_1_1 ;
  wire \mem_rdata_word_reg[1]_i_1_2 ;
  wire \mem_rdata_word_reg[1]_i_2_n_0 ;
  wire \mem_rdata_word_reg[1]_i_3_n_0 ;
  wire \mem_rdata_word_reg[23] ;
  wire \mem_rdata_word_reg[23]_0 ;
  wire \mem_rdata_word_reg[2]_i_1_0 ;
  wire \mem_rdata_word_reg[2]_i_1_1 ;
  wire \mem_rdata_word_reg[2]_i_1_2 ;
  wire \mem_rdata_word_reg[2]_i_2_n_0 ;
  wire \mem_rdata_word_reg[2]_i_3_n_0 ;
  wire \mem_rdata_word_reg[3]_i_1_0 ;
  wire \mem_rdata_word_reg[3]_i_1_1 ;
  wire \mem_rdata_word_reg[3]_i_1_2 ;
  wire \mem_rdata_word_reg[3]_i_2_n_0 ;
  wire \mem_rdata_word_reg[3]_i_3_n_0 ;
  wire \mem_rdata_word_reg[4]_i_1_0 ;
  wire \mem_rdata_word_reg[4]_i_1_1 ;
  wire \mem_rdata_word_reg[4]_i_1_2 ;
  wire \mem_rdata_word_reg[4]_i_2_n_0 ;
  wire \mem_rdata_word_reg[4]_i_3_n_0 ;
  wire \mem_rdata_word_reg[5]_i_1_0 ;
  wire \mem_rdata_word_reg[5]_i_1_1 ;
  wire \mem_rdata_word_reg[5]_i_1_2 ;
  wire \mem_rdata_word_reg[5]_i_2_n_0 ;
  wire \mem_rdata_word_reg[5]_i_3_n_0 ;
  wire \mem_rdata_word_reg[6]_i_1_0 ;
  wire \mem_rdata_word_reg[6]_i_1_1 ;
  wire \mem_rdata_word_reg[6]_i_1_2 ;
  wire \mem_rdata_word_reg[6]_i_2_n_0 ;
  wire \mem_rdata_word_reg[6]_i_3_n_0 ;
  wire [1:0]\mem_rdata_word_reg[7]_i_1_0 ;
  wire \mem_rdata_word_reg[7]_i_1_1 ;
  wire \mem_rdata_word_reg[7]_i_1_2 ;
  wire \mem_rdata_word_reg[7]_i_1_3 ;
  wire \mem_rdata_word_reg[7]_i_1_4 ;
  wire \mem_rdata_word_reg[7]_i_1_5 ;
  wire \mem_rdata_word_reg[7]_i_2_n_0 ;
  wire \mem_rdata_word_reg[7]_i_3_n_0 ;
  wire [1:0]ram_i_req;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [19:0]ram_reg_10;
  wire [7:0]ram_reg_11;
  wire [0:0]ram_reg_12;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [14:0]ram_reg_8;
  wire ram_reg_9;
  wire [7:0]NLW_ram_reg_WEBWE_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[16]_i_1 
       (.I0(DOBDO[0]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(DOADO[0]),
        .I5(\mem_rdata_q_reg[16]_1 ),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[17]_i_1 
       (.I0(DOBDO[1]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(DOADO[1]),
        .I5(\mem_rdata_q_reg[16]_1 ),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[18]_i_1 
       (.I0(DOBDO[2]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(DOADO[2]),
        .I5(\mem_rdata_q_reg[16]_1 ),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[19]_i_1 
       (.I0(DOBDO[3]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(DOADO[3]),
        .I5(\mem_rdata_q_reg[16]_1 ),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[20]_i_1 
       (.I0(DOBDO[4]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(DOADO[4]),
        .I5(\mem_rdata_q_reg[16]_1 ),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[21]_i_1 
       (.I0(DOBDO[5]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(DOADO[5]),
        .I5(\mem_rdata_q_reg[16]_1 ),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[22]_i_1 
       (.I0(DOBDO[6]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(DOADO[6]),
        .I5(\mem_rdata_q_reg[16]_1 ),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[23]_i_1 
       (.I0(DOBDO[7]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(DOADO[7]),
        .I5(\mem_rdata_q_reg[16]_1 ),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'h000000000000F888)) 
    \mem_rdata_word_reg[16]_i_1 
       (.I0(\mem_rdata_q_reg[16]_1 ),
        .I1(DOADO[0]),
        .I2(\mem_rdata_word_reg[7]_i_1_4 ),
        .I3(DOBDO[0]),
        .I4(\mem_rdata_word_reg[23]_0 ),
        .I5(\mem_rdata_word_reg[23] ),
        .O(ram_reg_8[7]));
  LUT6 #(
    .INIT(64'h000000000000F888)) 
    \mem_rdata_word_reg[17]_i_1 
       (.I0(\mem_rdata_q_reg[16]_1 ),
        .I1(DOADO[1]),
        .I2(\mem_rdata_word_reg[7]_i_1_4 ),
        .I3(DOBDO[1]),
        .I4(\mem_rdata_word_reg[23]_0 ),
        .I5(\mem_rdata_word_reg[23] ),
        .O(ram_reg_8[8]));
  LUT6 #(
    .INIT(64'h000000000000F888)) 
    \mem_rdata_word_reg[18]_i_1 
       (.I0(\mem_rdata_q_reg[16]_1 ),
        .I1(DOADO[2]),
        .I2(\mem_rdata_word_reg[7]_i_1_4 ),
        .I3(DOBDO[2]),
        .I4(\mem_rdata_word_reg[23]_0 ),
        .I5(\mem_rdata_word_reg[23] ),
        .O(ram_reg_8[9]));
  LUT6 #(
    .INIT(64'h000000000000F888)) 
    \mem_rdata_word_reg[19]_i_1 
       (.I0(\mem_rdata_q_reg[16]_1 ),
        .I1(DOADO[3]),
        .I2(\mem_rdata_word_reg[7]_i_1_4 ),
        .I3(DOBDO[3]),
        .I4(\mem_rdata_word_reg[23]_0 ),
        .I5(\mem_rdata_word_reg[23] ),
        .O(ram_reg_8[10]));
  MUXF7 \mem_rdata_word_reg[1]_i_1 
       (.I0(\mem_rdata_word_reg[1]_i_2_n_0 ),
        .I1(\mem_rdata_word_reg[1]_i_3_n_0 ),
        .O(ram_reg_8[0]),
        .S(\mem_rdata_word_reg[23] ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \mem_rdata_word_reg[1]_i_2 
       (.I0(DOBDO[1]),
        .I1(\mem_rdata_word_reg[7]_i_1_4 ),
        .I2(DOADO[1]),
        .I3(\mem_rdata_q_reg[16]_1 ),
        .I4(\mem_rdata_word_reg[7]_i_1_5 ),
        .I5(\mem_rdata_word_reg[1]_i_1_1 ),
        .O(\mem_rdata_word_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[1]_i_3 
       (.I0(ram_reg_1),
        .I1(\mem_rdata_word_reg[1]_i_1_0 ),
        .I2(\mem_rdata_word_reg[1]_i_1_1 ),
        .I3(\mem_rdata_word_reg[7]_i_1_0 [1]),
        .I4(\mem_rdata_word_reg[7]_i_1_0 [0]),
        .I5(\mem_rdata_word_reg[1]_i_1_2 ),
        .O(\mem_rdata_word_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F888)) 
    \mem_rdata_word_reg[20]_i_1 
       (.I0(\mem_rdata_q_reg[16]_1 ),
        .I1(DOADO[4]),
        .I2(\mem_rdata_word_reg[7]_i_1_4 ),
        .I3(DOBDO[4]),
        .I4(\mem_rdata_word_reg[23]_0 ),
        .I5(\mem_rdata_word_reg[23] ),
        .O(ram_reg_8[11]));
  LUT6 #(
    .INIT(64'h000000000000F888)) 
    \mem_rdata_word_reg[21]_i_1 
       (.I0(\mem_rdata_q_reg[16]_1 ),
        .I1(DOADO[5]),
        .I2(\mem_rdata_word_reg[7]_i_1_4 ),
        .I3(DOBDO[5]),
        .I4(\mem_rdata_word_reg[23]_0 ),
        .I5(\mem_rdata_word_reg[23] ),
        .O(ram_reg_8[12]));
  LUT6 #(
    .INIT(64'h000000000000F888)) 
    \mem_rdata_word_reg[22]_i_1 
       (.I0(\mem_rdata_q_reg[16]_1 ),
        .I1(DOADO[6]),
        .I2(\mem_rdata_word_reg[7]_i_1_4 ),
        .I3(DOBDO[6]),
        .I4(\mem_rdata_word_reg[23]_0 ),
        .I5(\mem_rdata_word_reg[23] ),
        .O(ram_reg_8[13]));
  LUT6 #(
    .INIT(64'h000000000000F888)) 
    \mem_rdata_word_reg[23]_i_1 
       (.I0(\mem_rdata_q_reg[16]_1 ),
        .I1(DOADO[7]),
        .I2(\mem_rdata_word_reg[7]_i_1_4 ),
        .I3(DOBDO[7]),
        .I4(\mem_rdata_word_reg[23]_0 ),
        .I5(\mem_rdata_word_reg[23] ),
        .O(ram_reg_8[14]));
  MUXF7 \mem_rdata_word_reg[2]_i_1 
       (.I0(\mem_rdata_word_reg[2]_i_2_n_0 ),
        .I1(\mem_rdata_word_reg[2]_i_3_n_0 ),
        .O(ram_reg_8[1]),
        .S(\mem_rdata_word_reg[23] ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \mem_rdata_word_reg[2]_i_2 
       (.I0(DOBDO[2]),
        .I1(\mem_rdata_word_reg[7]_i_1_4 ),
        .I2(DOADO[2]),
        .I3(\mem_rdata_q_reg[16]_1 ),
        .I4(\mem_rdata_word_reg[7]_i_1_5 ),
        .I5(\mem_rdata_word_reg[2]_i_1_1 ),
        .O(\mem_rdata_word_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[2]_i_3 
       (.I0(ram_reg_2),
        .I1(\mem_rdata_word_reg[2]_i_1_0 ),
        .I2(\mem_rdata_word_reg[2]_i_1_1 ),
        .I3(\mem_rdata_word_reg[7]_i_1_0 [1]),
        .I4(\mem_rdata_word_reg[7]_i_1_0 [0]),
        .I5(\mem_rdata_word_reg[2]_i_1_2 ),
        .O(\mem_rdata_word_reg[2]_i_3_n_0 ));
  MUXF7 \mem_rdata_word_reg[3]_i_1 
       (.I0(\mem_rdata_word_reg[3]_i_2_n_0 ),
        .I1(\mem_rdata_word_reg[3]_i_3_n_0 ),
        .O(ram_reg_8[2]),
        .S(\mem_rdata_word_reg[23] ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \mem_rdata_word_reg[3]_i_2 
       (.I0(DOBDO[3]),
        .I1(\mem_rdata_word_reg[7]_i_1_4 ),
        .I2(DOADO[3]),
        .I3(\mem_rdata_q_reg[16]_1 ),
        .I4(\mem_rdata_word_reg[7]_i_1_5 ),
        .I5(\mem_rdata_word_reg[3]_i_1_1 ),
        .O(\mem_rdata_word_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[3]_i_3 
       (.I0(ram_reg_3),
        .I1(\mem_rdata_word_reg[3]_i_1_0 ),
        .I2(\mem_rdata_word_reg[3]_i_1_1 ),
        .I3(\mem_rdata_word_reg[7]_i_1_0 [1]),
        .I4(\mem_rdata_word_reg[7]_i_1_0 [0]),
        .I5(\mem_rdata_word_reg[3]_i_1_2 ),
        .O(\mem_rdata_word_reg[3]_i_3_n_0 ));
  MUXF7 \mem_rdata_word_reg[4]_i_1 
       (.I0(\mem_rdata_word_reg[4]_i_2_n_0 ),
        .I1(\mem_rdata_word_reg[4]_i_3_n_0 ),
        .O(ram_reg_8[3]),
        .S(\mem_rdata_word_reg[23] ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \mem_rdata_word_reg[4]_i_2 
       (.I0(DOBDO[4]),
        .I1(\mem_rdata_word_reg[7]_i_1_4 ),
        .I2(DOADO[4]),
        .I3(\mem_rdata_q_reg[16]_1 ),
        .I4(\mem_rdata_word_reg[7]_i_1_5 ),
        .I5(\mem_rdata_word_reg[4]_i_1_1 ),
        .O(\mem_rdata_word_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[4]_i_3 
       (.I0(ram_reg_4),
        .I1(\mem_rdata_word_reg[4]_i_1_0 ),
        .I2(\mem_rdata_word_reg[4]_i_1_1 ),
        .I3(\mem_rdata_word_reg[7]_i_1_0 [1]),
        .I4(\mem_rdata_word_reg[7]_i_1_0 [0]),
        .I5(\mem_rdata_word_reg[4]_i_1_2 ),
        .O(\mem_rdata_word_reg[4]_i_3_n_0 ));
  MUXF7 \mem_rdata_word_reg[5]_i_1 
       (.I0(\mem_rdata_word_reg[5]_i_2_n_0 ),
        .I1(\mem_rdata_word_reg[5]_i_3_n_0 ),
        .O(ram_reg_8[4]),
        .S(\mem_rdata_word_reg[23] ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \mem_rdata_word_reg[5]_i_2 
       (.I0(DOBDO[5]),
        .I1(\mem_rdata_word_reg[7]_i_1_4 ),
        .I2(DOADO[5]),
        .I3(\mem_rdata_q_reg[16]_1 ),
        .I4(\mem_rdata_word_reg[7]_i_1_5 ),
        .I5(\mem_rdata_word_reg[5]_i_1_1 ),
        .O(\mem_rdata_word_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[5]_i_3 
       (.I0(ram_reg_5),
        .I1(\mem_rdata_word_reg[5]_i_1_0 ),
        .I2(\mem_rdata_word_reg[5]_i_1_1 ),
        .I3(\mem_rdata_word_reg[7]_i_1_0 [1]),
        .I4(\mem_rdata_word_reg[7]_i_1_0 [0]),
        .I5(\mem_rdata_word_reg[5]_i_1_2 ),
        .O(\mem_rdata_word_reg[5]_i_3_n_0 ));
  MUXF7 \mem_rdata_word_reg[6]_i_1 
       (.I0(\mem_rdata_word_reg[6]_i_2_n_0 ),
        .I1(\mem_rdata_word_reg[6]_i_3_n_0 ),
        .O(ram_reg_8[5]),
        .S(\mem_rdata_word_reg[23] ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \mem_rdata_word_reg[6]_i_2 
       (.I0(DOBDO[6]),
        .I1(\mem_rdata_word_reg[7]_i_1_4 ),
        .I2(DOADO[6]),
        .I3(\mem_rdata_q_reg[16]_1 ),
        .I4(\mem_rdata_word_reg[7]_i_1_5 ),
        .I5(\mem_rdata_word_reg[6]_i_1_1 ),
        .O(\mem_rdata_word_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[6]_i_3 
       (.I0(ram_reg_6),
        .I1(\mem_rdata_word_reg[6]_i_1_0 ),
        .I2(\mem_rdata_word_reg[6]_i_1_1 ),
        .I3(\mem_rdata_word_reg[7]_i_1_0 [1]),
        .I4(\mem_rdata_word_reg[7]_i_1_0 [0]),
        .I5(\mem_rdata_word_reg[6]_i_1_2 ),
        .O(\mem_rdata_word_reg[6]_i_3_n_0 ));
  MUXF7 \mem_rdata_word_reg[7]_i_1 
       (.I0(\mem_rdata_word_reg[7]_i_2_n_0 ),
        .I1(\mem_rdata_word_reg[7]_i_3_n_0 ),
        .O(ram_reg_8[6]),
        .S(\mem_rdata_word_reg[23] ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \mem_rdata_word_reg[7]_i_2 
       (.I0(DOBDO[7]),
        .I1(\mem_rdata_word_reg[7]_i_1_4 ),
        .I2(DOADO[7]),
        .I3(\mem_rdata_q_reg[16]_1 ),
        .I4(\mem_rdata_word_reg[7]_i_1_5 ),
        .I5(\mem_rdata_word_reg[7]_i_1_2 ),
        .O(\mem_rdata_word_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[7]_i_3 
       (.I0(ram_reg_7),
        .I1(\mem_rdata_word_reg[7]_i_1_1 ),
        .I2(\mem_rdata_word_reg[7]_i_1_2 ),
        .I3(\mem_rdata_word_reg[7]_i_1_0 [1]),
        .I4(\mem_rdata_word_reg[7]_i_1_0 [0]),
        .I5(\mem_rdata_word_reg[7]_i_1_3 ),
        .O(\mem_rdata_word_reg[7]_i_3_n_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h71411161513121918141F1011F00140001C181050405118101105B0030D00100),
    .INIT_01(256'h072313F51350000181C1014181C1014181C1C0050310C0F11101E1D1C1B10581),
    .INIT_02(256'hF0109FE10747C11FC050800007E007E147C1E780E7309F0AA7E730E780F7E740),
    .INIT_03(256'hF0C70080F505FCF7E7D7EB409F10DF60070090F0C00507C6E7C506F000C0509F),
    .INIT_04(256'h309F9181110040053121015F4000A0E1470740A0C19F9FE14707C1DFF567809F),
    .INIT_05(256'h4104C10181C140204000301F4040048020840087858440A484054005C0054080),
    .INIT_06(256'h84008480F50440F58400F480309F31114005409105218105011F14A799000001),
    .INIT_07(256'hC1818580C05060118101DF801404400120C10141C181C080309F404004002034),
    .INIT_08(256'h00A70707C700001507C700000707C7000047C70000F5F5B505F510A700000120),
    .INIT_09(256'h5F840900C700DF0511219181018000F587070607C7000007C70000070707C700),
    .INIT_0A(256'h000000000000000000000000061513F673050605DF145F3000010141F91081C1),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h2E66696C6169633A005262000000000000000000000000000000000000000000),
    .INIT_0F(256'h004132292843000000736228656C3A002979256C676E3A0073622876656C3A00),
    .INIT_10(256'h00400100216F6C0A305F69720076721E703032050000690000006D3276041663),
    .INIT_11(256'h00018104C10005E70520E6118101007030320500006900000100C10F05009F11),
    .INIT_12(256'h007975716D69656136320070303205000069009F1F009F00B410A0F5D005F6A0),
    .INIT_13(256'hF5E417070199000101418104C10004D70020E41F118185500506219100058101),
    .INIT_14(256'h720076721E70303205000069009FDFF7B717A606F407C7F600D406979909F687),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000305F69),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({\<const1> ,ram_i_req[0],ram_reg_10[19:9],\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const0> ,\<const0> ,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_10[8:1]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_11}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .ENARDEN(ram_i_req[1]),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_10[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_WEBWE_UNCONNECTED[3:1],ram_reg_12}));
endmodule

(* ORIG_REF_NAME = "iob_tdp_ram" *) 
module iob_tdp_ram__parameterized2
   (ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    \mem_wordsize_reg[1] ,
    clk_IBUF_BUFG,
    ram_i_req,
    ram_reg_10,
    ram_reg_11,
    ADDRBWRADDR,
    ram_reg_12,
    ram_reg_13,
    cpu_instr,
    \mem_rdata_q_reg[24] ,
    \mem_rdata_q_reg[24]_0 ,
    \mem_rdata_q_reg[24]_1 ,
    \mem_rdata_word_reg[0] ,
    \mem_rdata_word_reg[0]_0 ,
    \mem_rdata_word_reg[0]_i_1_0 ,
    \mem_rdata_word_reg[0]_1 ,
    \mem_rdata_word_reg[0]_2 ,
    \mem_rdata_word_reg[0]_i_1_1 );
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output ram_reg_9;
  output [0:0]\mem_wordsize_reg[1] ;
  input clk_IBUF_BUFG;
  input [1:0]ram_i_req;
  input ram_reg_10;
  input [19:0]ram_reg_11;
  input [11:0]ADDRBWRADDR;
  input [7:0]ram_reg_12;
  input [0:0]ram_reg_13;
  input cpu_instr;
  input \mem_rdata_q_reg[24] ;
  input \mem_rdata_q_reg[24]_0 ;
  input \mem_rdata_q_reg[24]_1 ;
  input \mem_rdata_word_reg[0] ;
  input \mem_rdata_word_reg[0]_0 ;
  input \mem_rdata_word_reg[0]_i_1_0 ;
  input \mem_rdata_word_reg[0]_1 ;
  input \mem_rdata_word_reg[0]_2 ;
  input [1:0]\mem_rdata_word_reg[0]_i_1_1 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [11:0]ADDRBWRADDR;
  wire GND_2;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire \mem_rdata_q_reg[24] ;
  wire \mem_rdata_q_reg[24]_0 ;
  wire \mem_rdata_q_reg[24]_1 ;
  wire \mem_rdata_word_reg[0] ;
  wire \mem_rdata_word_reg[0]_0 ;
  wire \mem_rdata_word_reg[0]_1 ;
  wire \mem_rdata_word_reg[0]_2 ;
  wire \mem_rdata_word_reg[0]_i_1_0 ;
  wire [1:0]\mem_rdata_word_reg[0]_i_1_1 ;
  wire \mem_rdata_word_reg[0]_i_2_n_0 ;
  wire [0:0]\mem_wordsize_reg[1] ;
  wire [1:0]ram_i_req;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire [19:0]ram_reg_11;
  wire [7:0]ram_reg_12;
  wire [0:0]ram_reg_13;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]NLW_ram_reg_WEBWE_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[24]_i_1 
       (.I0(ram_reg_1[0]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_reg_0[0]),
        .I5(\mem_rdata_q_reg[24]_1 ),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[25]_i_1 
       (.I0(ram_reg_1[1]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_reg_0[1]),
        .I5(\mem_rdata_q_reg[24]_1 ),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[26]_i_1 
       (.I0(ram_reg_1[2]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_reg_0[2]),
        .I5(\mem_rdata_q_reg[24]_1 ),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[27]_i_1 
       (.I0(ram_reg_1[3]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_reg_0[3]),
        .I5(\mem_rdata_q_reg[24]_1 ),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[28]_i_1 
       (.I0(ram_reg_1[4]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_reg_0[4]),
        .I5(\mem_rdata_q_reg[24]_1 ),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[29]_i_1 
       (.I0(ram_reg_1[5]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_reg_0[5]),
        .I5(\mem_rdata_q_reg[24]_1 ),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[30]_i_1 
       (.I0(ram_reg_1[6]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_reg_0[6]),
        .I5(\mem_rdata_q_reg[24]_1 ),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[31]_i_2 
       (.I0(ram_reg_1[7]),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_reg_0[7]),
        .I5(\mem_rdata_q_reg[24]_1 ),
        .O(ram_reg_9));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \mem_rdata_word_reg[0]_i_1 
       (.I0(\mem_rdata_word_reg[0]_i_2_n_0 ),
        .I1(\mem_rdata_word_reg[0] ),
        .I2(\mem_rdata_word_reg[0]_0 ),
        .I3(\mem_rdata_word_reg[0]_i_1_0 ),
        .I4(\mem_rdata_word_reg[0]_1 ),
        .I5(\mem_rdata_word_reg[0]_2 ),
        .O(\mem_wordsize_reg[1] ));
  LUT4 #(
    .INIT(16'h8C80)) 
    \mem_rdata_word_reg[0]_i_2 
       (.I0(ram_reg_2),
        .I1(\mem_rdata_word_reg[0]_i_1_1 [1]),
        .I2(\mem_rdata_word_reg[0]_i_1_1 [0]),
        .I3(\mem_rdata_word_reg[0]_i_1_0 ),
        .O(\mem_rdata_word_reg[0]_i_2_n_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103020303030302020404FAFE4200400100000000000000FF00014000060000),
    .INIT_01(256'hFA00000600020006010102020202030303033802000601000505040404040001),
    .INIT_02(256'h7E04FE00000000FC30020003027E00000000FE070E07F8000204060605021206),
    .INIT_03(256'h7EFF7E270F03020F0000007EFC00F57F007E00007E0002FF0000000000017FFB),
    .INIT_04(256'h00DD0000007675000101FEFD55287E000000550000EFDF00000000FD00FF7EFB),
    .INIT_05(256'h01000001010118001A1900D87875001A0004000001002000000121002100221E),
    .INIT_06(256'h000F010F0F01100F00110F1100D0010075007A0000010000FEFA0000001A0002),
    .INIT_07(256'h0000FE0B0700000000FFFA0900000A020000010101010D0C00CB7C75000E0005),
    .INIT_08(256'h0000FE008100000000810000FE00810000008100000000000000008000060100),
    .INIT_09(256'hF40200008100F50000010000FF46000F00FE000181000001810000FE00018100),
    .INIT_0A(256'h000000000000000000000000FE0000FF00000000FC00F4060001000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h2E696E6F6E6E652000542D000000000000000000000000000000000000000000),
    .INIT_0F(256'h72202E2047430000002979256E6520000A746465206420002979256563652000),
    .INIT_10(256'h8036FF000A726F48006D327600006900305F6972000173000000327033100076),
    .INIT_11(256'h00010000000000020002FF0000FF00305F69720001730000010000FC8600B800),
    .INIT_12(256'h007A76726E6A6662373300305F697200017300F9FF00FC060000400002020200),
    .INIT_13(256'h000000000302000403030300030000020002FFB80200950200000302000002FC),
    .INIT_14(256'h7600006900305F697200017300F3FDFF000000000000FA40000000FC0200FEFD),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000006D32),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({\<const1> ,ram_i_req[0],ram_reg_11[19:9],\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR,\<const0> ,\<const0> ,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_11[8:1]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_12}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0),
        .DOBDO(ram_reg_1),
        .ENARDEN(ram_i_req[1]),
        .ENBWREN(ram_reg_10),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_11[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_WEBWE_UNCONNECTED[3:1],ram_reg_13}));
endmodule

module iob_uart
   (slaves_resp,
    recv_buf_valid,
    tx_en,
    ram_reg,
    Q,
    \address_reg_reg[1]_0 ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    \address_reg_reg[2]_0 ,
    \address_reg_reg[1]_1 ,
    \address_reg_reg[1]_2 ,
    \address_reg_reg[1]_3 ,
    \address_reg_reg[1]_4 ,
    \address_reg_reg[1]_5 ,
    \address_reg_reg[1]_6 ,
    \address_reg_reg[1]_7 ,
    \address_reg_reg[0]_0 ,
    \address_reg_reg[0]_1 ,
    \address_reg_reg[0]_2 ,
    \address_reg_reg[0]_3 ,
    \address_reg_reg[0]_4 ,
    \address_reg_reg[0]_5 ,
    \address_reg_reg[0]_6 ,
    \address_reg_reg[0]_7 ,
    \address_reg_reg[1]_8 ,
    \send_bitcnt_reg[0]_0 ,
    \send_bitcnt_reg[3]_0 ,
    E,
    uart_txd_OBUF,
    \mem_rdata_q_reg[0] ,
    \send_pattern_reg[8]_0 ,
    slaves_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    rst_soft,
    \address_reg_reg[2]_1 ,
    wstrb_reg_reg_0,
    recv_buf_valid_reg_0,
    tx_en_reg_0,
    \mem_rdata_q_reg[1] ,
    \mem_rdata_q_reg[6] ,
    sel_reg,
    s_sel_reg,
    cpu_instr,
    \mem_rdata_word_reg[0]_i_8_0 ,
    \mem_rdata_word_reg[0]_i_8_1 ,
    \send_pattern_reg[0]_0 ,
    \send_bitcnt_reg[2]_0 ,
    D,
    \mem_rdata_q_reg[0]_0 ,
    \mem_rdata_q_reg[0]_1 ,
    \mem_rdata_q_reg[0]_2 ,
    \bit_duration_reg[15]_0 ,
    \bit_duration_reg[15]_1 ,
    \address_reg_reg[2]_2 ,
    \send_bitcnt_reg[0]_1 ,
    \send_pattern_reg[8]_1 );
  output [0:0]slaves_resp;
  output recv_buf_valid;
  output tx_en;
  output ram_reg;
  output [7:0]Q;
  output \address_reg_reg[1]_0 ;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output \address_reg_reg[2]_0 ;
  output \address_reg_reg[1]_1 ;
  output \address_reg_reg[1]_2 ;
  output \address_reg_reg[1]_3 ;
  output \address_reg_reg[1]_4 ;
  output \address_reg_reg[1]_5 ;
  output \address_reg_reg[1]_6 ;
  output \address_reg_reg[1]_7 ;
  output \address_reg_reg[0]_0 ;
  output \address_reg_reg[0]_1 ;
  output \address_reg_reg[0]_2 ;
  output \address_reg_reg[0]_3 ;
  output \address_reg_reg[0]_4 ;
  output \address_reg_reg[0]_5 ;
  output \address_reg_reg[0]_6 ;
  output \address_reg_reg[0]_7 ;
  output \address_reg_reg[1]_8 ;
  output [0:0]\send_bitcnt_reg[0]_0 ;
  output \send_bitcnt_reg[3]_0 ;
  output [0:0]E;
  output uart_txd_OBUF;
  output [0:0]\mem_rdata_q_reg[0] ;
  output [7:0]\send_pattern_reg[8]_0 ;
  input [1:0]slaves_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input rst_soft;
  input \address_reg_reg[2]_1 ;
  input wstrb_reg_reg_0;
  input recv_buf_valid_reg_0;
  input tx_en_reg_0;
  input \mem_rdata_q_reg[1] ;
  input [6:0]\mem_rdata_q_reg[6] ;
  input sel_reg;
  input [0:0]s_sel_reg;
  input cpu_instr;
  input \mem_rdata_word_reg[0]_i_8_0 ;
  input \mem_rdata_word_reg[0]_i_8_1 ;
  input \send_pattern_reg[0]_0 ;
  input \send_bitcnt_reg[2]_0 ;
  input [0:0]D;
  input [0:0]\mem_rdata_q_reg[0]_0 ;
  input \mem_rdata_q_reg[0]_1 ;
  input \mem_rdata_q_reg[0]_2 ;
  input [0:0]\bit_duration_reg[15]_0 ;
  input [14:0]\bit_duration_reg[15]_1 ;
  input [2:0]\address_reg_reg[2]_2 ;
  input [0:0]\send_bitcnt_reg[0]_1 ;
  input [8:0]\send_pattern_reg[8]_1 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [2:0]address_reg;
  wire \address_reg_reg[0]_0 ;
  wire \address_reg_reg[0]_1 ;
  wire \address_reg_reg[0]_2 ;
  wire \address_reg_reg[0]_3 ;
  wire \address_reg_reg[0]_4 ;
  wire \address_reg_reg[0]_5 ;
  wire \address_reg_reg[0]_6 ;
  wire \address_reg_reg[0]_7 ;
  wire \address_reg_reg[1]_0 ;
  wire \address_reg_reg[1]_1 ;
  wire \address_reg_reg[1]_2 ;
  wire \address_reg_reg[1]_3 ;
  wire \address_reg_reg[1]_4 ;
  wire \address_reg_reg[1]_5 ;
  wire \address_reg_reg[1]_6 ;
  wire \address_reg_reg[1]_7 ;
  wire \address_reg_reg[1]_8 ;
  wire \address_reg_reg[2]_0 ;
  wire \address_reg_reg[2]_1 ;
  wire [2:0]\address_reg_reg[2]_2 ;
  wire [7:0]bit_duration;
  wire [0:0]\bit_duration_reg[15]_0 ;
  wire [14:0]\bit_duration_reg[15]_1 ;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire data1;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire \mem_rdata_q[0]_i_4_n_0 ;
  wire \mem_rdata_q[0]_i_7_n_0 ;
  wire \mem_rdata_q[0]_i_8_n_0 ;
  wire \mem_rdata_q[6]_i_3_n_0 ;
  wire [0:0]\mem_rdata_q_reg[0] ;
  wire [0:0]\mem_rdata_q_reg[0]_0 ;
  wire \mem_rdata_q_reg[0]_1 ;
  wire \mem_rdata_q_reg[0]_2 ;
  wire \mem_rdata_q_reg[1] ;
  wire [6:0]\mem_rdata_q_reg[6] ;
  wire \mem_rdata_word_reg[0]_i_11_n_0 ;
  wire \mem_rdata_word_reg[0]_i_8_0 ;
  wire \mem_rdata_word_reg[0]_i_8_1 ;
  wire [15:0]p_1_in;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [7:0]recv_buf_data;
  wire recv_buf_valid;
  wire recv_buf_valid_reg_0;
  wire [15:0]recv_counter;
  wire recv_counter0_carry__0_n_0;
  wire recv_counter0_carry__0_n_4;
  wire recv_counter0_carry__0_n_5;
  wire recv_counter0_carry__0_n_6;
  wire recv_counter0_carry__0_n_7;
  wire recv_counter0_carry__1_n_0;
  wire recv_counter0_carry__1_n_4;
  wire recv_counter0_carry__1_n_5;
  wire recv_counter0_carry__1_n_6;
  wire recv_counter0_carry__1_n_7;
  wire recv_counter0_carry__2_n_5;
  wire recv_counter0_carry__2_n_6;
  wire recv_counter0_carry__2_n_7;
  wire recv_counter0_carry_n_0;
  wire recv_counter0_carry_n_4;
  wire recv_counter0_carry_n_5;
  wire recv_counter0_carry_n_6;
  wire recv_counter0_carry_n_7;
  wire \recv_counter[0]_i_2_n_0 ;
  wire \recv_counter[15]_i_2_n_0 ;
  wire [15:0]recv_counter_0;
  wire [7:0]recv_pattern;
  wire \recv_pattern[7]_i_1_n_0 ;
  wire [3:0]recv_state;
  wire recv_state0_carry__0_i_1_n_0;
  wire recv_state0_carry__0_i_2_n_0;
  wire recv_state0_carry__0_n_2;
  wire recv_state0_carry_i_1_n_0;
  wire recv_state0_carry_i_2_n_0;
  wire recv_state0_carry_i_3_n_0;
  wire recv_state0_carry_i_4_n_0;
  wire recv_state0_carry_n_0;
  wire \recv_state0_inferred__0/i__carry_n_0 ;
  wire \recv_state[0]_i_1_n_0 ;
  wire \recv_state[1]_i_1_n_0 ;
  wire \recv_state[2]_i_1_n_0 ;
  wire \recv_state[3]_i_2_n_0 ;
  wire \recv_state[3]_i_3_n_0 ;
  wire recv_state_1;
  wire rst_int;
  wire rst_soft;
  wire rst_soft_reg_n_0;
  wire [0:0]s_sel_reg;
  wire sel_reg;
  wire [3:1]send_bitcnt;
  wire \send_bitcnt[1]_i_1_n_0 ;
  wire \send_bitcnt[2]_i_1_n_0 ;
  wire \send_bitcnt[3]_i_1_n_0 ;
  wire \send_bitcnt[3]_i_2_n_0 ;
  wire [0:0]\send_bitcnt_reg[0]_0 ;
  wire [0:0]\send_bitcnt_reg[0]_1 ;
  wire \send_bitcnt_reg[2]_0 ;
  wire \send_bitcnt_reg[3]_0 ;
  wire [15:0]send_counter;
  wire [15:1]send_counter0;
  wire send_counter0_carry__0_n_0;
  wire send_counter0_carry__1_n_0;
  wire send_counter0_carry_n_0;
  wire send_counter1;
  wire send_counter1_carry__0_i_1_n_0;
  wire send_counter1_carry__0_i_2_n_0;
  wire send_counter1_carry_i_1_n_0;
  wire send_counter1_carry_i_2_n_0;
  wire send_counter1_carry_i_3_n_0;
  wire send_counter1_carry_i_4_n_0;
  wire send_counter1_carry_n_0;
  wire \send_counter[15]_i_1_n_0 ;
  wire \send_counter[15]_i_3_n_0 ;
  wire \send_counter[15]_i_4_n_0 ;
  wire \send_counter[15]_i_6_n_0 ;
  wire \send_pattern_reg[0]_0 ;
  wire [7:0]\send_pattern_reg[8]_0 ;
  wire [8:0]\send_pattern_reg[8]_1 ;
  wire \send_pattern_reg_n_0_[0] ;
  wire [1:0]slaves_req;
  wire [0:0]slaves_resp;
  wire sys_rst_int;
  wire tx_en;
  wire tx_en_reg_0;
  wire uart_txd_OBUF;
  wire wstrb_reg;
  wire wstrb_reg_reg_0;
  wire [3:0]NLW_recv_counter0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_recv_counter0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_recv_counter0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_recv_state0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_recv_state0_carry__0_CO_UNCONNECTED;
  wire [3:0]\NLW_recv_state0_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_recv_state0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]NLW_send_counter0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_send_counter0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_send_counter0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_send_counter1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_send_counter1_carry__0_CO_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE \address_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\address_reg_reg[2]_2 [0]),
        .Q(address_reg[0]),
        .R(\address_reg_reg[2]_1 ));
  FDRE \address_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\address_reg_reg[2]_2 [1]),
        .Q(address_reg[1]),
        .R(\address_reg_reg[2]_1 ));
  FDRE \address_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\address_reg_reg[2]_2 [2]),
        .Q(address_reg[2]),
        .R(\address_reg_reg[2]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \bit_duration[15]_i_1 
       (.I0(rst_soft_reg_n_0),
        .I1(sys_rst_int),
        .O(rst_int));
  FDSE \bit_duration_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[0]),
        .Q(bit_duration[0]),
        .S(rst_int));
  FDRE \bit_duration_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [9]),
        .Q(Q[2]),
        .R(rst_int));
  FDRE \bit_duration_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [10]),
        .Q(Q[3]),
        .R(rst_int));
  FDRE \bit_duration_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [11]),
        .Q(Q[4]),
        .R(rst_int));
  FDRE \bit_duration_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [12]),
        .Q(Q[5]),
        .R(rst_int));
  FDRE \bit_duration_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [13]),
        .Q(Q[6]),
        .R(rst_int));
  FDRE \bit_duration_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [14]),
        .Q(Q[7]),
        .R(rst_int));
  FDRE \bit_duration_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [0]),
        .Q(bit_duration[1]),
        .R(rst_int));
  FDRE \bit_duration_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [1]),
        .Q(bit_duration[2]),
        .R(rst_int));
  FDRE \bit_duration_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [2]),
        .Q(bit_duration[3]),
        .R(rst_int));
  FDRE \bit_duration_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [3]),
        .Q(bit_duration[4]),
        .R(rst_int));
  FDRE \bit_duration_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [4]),
        .Q(bit_duration[5]),
        .R(rst_int));
  FDRE \bit_duration_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [5]),
        .Q(bit_duration[6]),
        .R(rst_int));
  FDRE \bit_duration_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [6]),
        .Q(bit_duration[7]),
        .R(rst_int));
  FDRE \bit_duration_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [7]),
        .Q(Q[0]),
        .R(rst_int));
  FDRE \bit_duration_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(\bit_duration_reg[15]_1 [8]),
        .Q(Q[1]),
        .R(rst_int));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(recv_counter[15]),
        .O(i__carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(Q[7]),
        .I1(recv_counter[14]),
        .I2(Q[6]),
        .I3(recv_counter[13]),
        .I4(recv_counter[12]),
        .I5(Q[5]),
        .O(i__carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(Q[4]),
        .I1(recv_counter[11]),
        .I2(Q[3]),
        .I3(recv_counter[10]),
        .I4(recv_counter[9]),
        .I5(Q[2]),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(Q[1]),
        .I1(recv_counter[8]),
        .I2(Q[0]),
        .I3(recv_counter[7]),
        .I4(recv_counter[6]),
        .I5(bit_duration[7]),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(bit_duration[6]),
        .I1(recv_counter[5]),
        .I2(bit_duration[5]),
        .I3(recv_counter[4]),
        .I4(recv_counter[3]),
        .I5(bit_duration[4]),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(bit_duration[3]),
        .I1(recv_counter[2]),
        .I2(bit_duration[2]),
        .I3(recv_counter[1]),
        .I4(recv_counter[0]),
        .I5(bit_duration[1]),
        .O(i__carry_i_4_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEEEEEEEE2E2E2)) 
    \mem_rdata_q[0]_i_1 
       (.I0(\mem_rdata_q_reg[0]_0 ),
        .I1(\mem_rdata_q_reg[0]_1 ),
        .I2(\mem_rdata_q_reg[0]_2 ),
        .I3(\address_reg_reg[1]_0 ),
        .I4(bit_duration[0]),
        .I5(\mem_rdata_q[0]_i_4_n_0 ),
        .O(\mem_rdata_q_reg[0] ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_rdata_q[0]_i_3 
       (.I0(address_reg[1]),
        .I1(\mem_rdata_q[0]_i_7_n_0 ),
        .I2(address_reg[0]),
        .O(\address_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \mem_rdata_q[0]_i_4 
       (.I0(recv_buf_data[0]),
        .I1(\mem_rdata_q[6]_i_3_n_0 ),
        .I2(\mem_rdata_q_reg[6] [0]),
        .I3(sel_reg),
        .I4(s_sel_reg),
        .I5(cpu_instr),
        .O(\mem_rdata_q[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \mem_rdata_q[0]_i_5 
       (.I0(address_reg[0]),
        .I1(\mem_rdata_q[0]_i_8_n_0 ),
        .I2(address_reg[1]),
        .I3(\mem_rdata_q[0]_i_7_n_0 ),
        .O(\address_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \mem_rdata_q[0]_i_7 
       (.I0(wstrb_reg),
        .I1(cpu_instr),
        .I2(slaves_resp),
        .I3(\mem_rdata_word_reg[0]_i_8_0 ),
        .I4(\mem_rdata_word_reg[0]_i_8_1 ),
        .I5(address_reg[2]),
        .O(\mem_rdata_q[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_rdata_q[0]_i_8 
       (.I0(send_bitcnt[2]),
        .I1(\send_bitcnt_reg[0]_0 ),
        .I2(send_bitcnt[1]),
        .I3(send_bitcnt[3]),
        .O(\mem_rdata_q[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[1]_i_2 
       (.I0(\mem_rdata_q_reg[1] ),
        .I1(\mem_rdata_q_reg[6] [1]),
        .I2(\mem_rdata_q[6]_i_3_n_0 ),
        .I3(recv_buf_data[1]),
        .I4(bit_duration[1]),
        .I5(\address_reg_reg[1]_0 ),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[2]_i_2 
       (.I0(\mem_rdata_q_reg[1] ),
        .I1(\mem_rdata_q_reg[6] [2]),
        .I2(\mem_rdata_q[6]_i_3_n_0 ),
        .I3(recv_buf_data[2]),
        .I4(bit_duration[2]),
        .I5(\address_reg_reg[1]_0 ),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[3]_i_2 
       (.I0(\mem_rdata_q_reg[1] ),
        .I1(\mem_rdata_q_reg[6] [3]),
        .I2(\mem_rdata_q[6]_i_3_n_0 ),
        .I3(recv_buf_data[3]),
        .I4(bit_duration[3]),
        .I5(\address_reg_reg[1]_0 ),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[4]_i_2 
       (.I0(\mem_rdata_q_reg[1] ),
        .I1(\mem_rdata_q_reg[6] [4]),
        .I2(\mem_rdata_q[6]_i_3_n_0 ),
        .I3(recv_buf_data[4]),
        .I4(bit_duration[4]),
        .I5(\address_reg_reg[1]_0 ),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[5]_i_2 
       (.I0(\mem_rdata_q_reg[1] ),
        .I1(\mem_rdata_q_reg[6] [5]),
        .I2(\mem_rdata_q[6]_i_3_n_0 ),
        .I3(recv_buf_data[5]),
        .I4(bit_duration[5]),
        .I5(\address_reg_reg[1]_0 ),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[6]_i_2 
       (.I0(\mem_rdata_q_reg[1] ),
        .I1(\mem_rdata_q_reg[6] [6]),
        .I2(\mem_rdata_q[6]_i_3_n_0 ),
        .I3(recv_buf_data[6]),
        .I4(bit_duration[6]),
        .I5(\address_reg_reg[1]_0 ),
        .O(ram_reg_5));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_rdata_q[6]_i_3 
       (.I0(address_reg[0]),
        .I1(address_reg[1]),
        .I2(\mem_rdata_q[0]_i_7_n_0 ),
        .O(\mem_rdata_q[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_q[7]_i_2 
       (.I0(address_reg[0]),
        .I1(\mem_rdata_q[0]_i_7_n_0 ),
        .I2(address_reg[1]),
        .I3(bit_duration[7]),
        .O(\address_reg_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_q[7]_i_3 
       (.I0(\mem_rdata_q[0]_i_7_n_0 ),
        .I1(address_reg[1]),
        .I2(address_reg[0]),
        .I3(recv_buf_data[7]),
        .O(\address_reg_reg[1]_7 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \mem_rdata_word_reg[0]_i_10 
       (.I0(send_bitcnt[3]),
        .I1(send_bitcnt[1]),
        .I2(\send_bitcnt_reg[0]_0 ),
        .I3(send_bitcnt[2]),
        .I4(address_reg[0]),
        .O(\send_bitcnt_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \mem_rdata_word_reg[0]_i_11 
       (.I0(\mem_rdata_word_reg[0]_i_8_1 ),
        .I1(\mem_rdata_word_reg[0]_i_8_0 ),
        .I2(slaves_resp),
        .I3(cpu_instr),
        .I4(wstrb_reg),
        .O(\mem_rdata_word_reg[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[0]_i_6 
       (.I0(\mem_rdata_q_reg[1] ),
        .I1(\mem_rdata_q_reg[6] [0]),
        .I2(\mem_rdata_q[6]_i_3_n_0 ),
        .I3(recv_buf_data[0]),
        .I4(bit_duration[0]),
        .I5(\address_reg_reg[1]_0 ),
        .O(ram_reg));
  LUT5 #(
    .INIT(32'h00200000)) 
    \mem_rdata_word_reg[0]_i_8 
       (.I0(address_reg[2]),
        .I1(address_reg[1]),
        .I2(recv_buf_valid),
        .I3(address_reg[0]),
        .I4(\mem_rdata_word_reg[0]_i_11_n_0 ),
        .O(\address_reg_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_word_reg[0]_i_9 
       (.I0(\mem_rdata_q[0]_i_7_n_0 ),
        .I1(address_reg[1]),
        .O(\address_reg_reg[1]_8 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_word_reg[1]_i_5 
       (.I0(address_reg[0]),
        .I1(\mem_rdata_q[0]_i_7_n_0 ),
        .I2(address_reg[1]),
        .I3(bit_duration[1]),
        .O(\address_reg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_word_reg[1]_i_6 
       (.I0(\mem_rdata_q[0]_i_7_n_0 ),
        .I1(address_reg[1]),
        .I2(address_reg[0]),
        .I3(recv_buf_data[1]),
        .O(\address_reg_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_word_reg[2]_i_5 
       (.I0(address_reg[0]),
        .I1(\mem_rdata_q[0]_i_7_n_0 ),
        .I2(address_reg[1]),
        .I3(bit_duration[2]),
        .O(\address_reg_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_word_reg[2]_i_6 
       (.I0(\mem_rdata_q[0]_i_7_n_0 ),
        .I1(address_reg[1]),
        .I2(address_reg[0]),
        .I3(recv_buf_data[2]),
        .O(\address_reg_reg[1]_2 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_word_reg[3]_i_5 
       (.I0(address_reg[0]),
        .I1(\mem_rdata_q[0]_i_7_n_0 ),
        .I2(address_reg[1]),
        .I3(bit_duration[3]),
        .O(\address_reg_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_word_reg[3]_i_6 
       (.I0(\mem_rdata_q[0]_i_7_n_0 ),
        .I1(address_reg[1]),
        .I2(address_reg[0]),
        .I3(recv_buf_data[3]),
        .O(\address_reg_reg[1]_3 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_word_reg[4]_i_5 
       (.I0(address_reg[0]),
        .I1(\mem_rdata_q[0]_i_7_n_0 ),
        .I2(address_reg[1]),
        .I3(bit_duration[4]),
        .O(\address_reg_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_word_reg[4]_i_6 
       (.I0(\mem_rdata_q[0]_i_7_n_0 ),
        .I1(address_reg[1]),
        .I2(address_reg[0]),
        .I3(recv_buf_data[4]),
        .O(\address_reg_reg[1]_4 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_word_reg[5]_i_5 
       (.I0(address_reg[0]),
        .I1(\mem_rdata_q[0]_i_7_n_0 ),
        .I2(address_reg[1]),
        .I3(bit_duration[5]),
        .O(\address_reg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_word_reg[5]_i_6 
       (.I0(\mem_rdata_q[0]_i_7_n_0 ),
        .I1(address_reg[1]),
        .I2(address_reg[0]),
        .I3(recv_buf_data[5]),
        .O(\address_reg_reg[1]_5 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_word_reg[6]_i_5 
       (.I0(address_reg[0]),
        .I1(\mem_rdata_q[0]_i_7_n_0 ),
        .I2(address_reg[1]),
        .I3(bit_duration[6]),
        .O(\address_reg_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_rdata_word_reg[6]_i_6 
       (.I0(\mem_rdata_q[0]_i_7_n_0 ),
        .I1(address_reg[1]),
        .I2(address_reg[0]),
        .I3(recv_buf_data[6]),
        .O(\address_reg_reg[1]_6 ));
  FDCE ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(slaves_req[1]),
        .Q(slaves_resp));
  LUT5 #(
    .INIT(32'h00000800)) 
    \recv_buf_data[7]_i_1 
       (.I0(recv_state[1]),
        .I1(recv_state0_carry__0_n_2),
        .I2(recv_state[2]),
        .I3(recv_state[3]),
        .I4(recv_state[0]),
        .O(E));
  FDCE \recv_buf_data_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[0]),
        .Q(recv_buf_data[0]));
  FDCE \recv_buf_data_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[1]),
        .Q(recv_buf_data[1]));
  FDCE \recv_buf_data_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[2]),
        .Q(recv_buf_data[2]));
  FDCE \recv_buf_data_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[3]),
        .Q(recv_buf_data[3]));
  FDCE \recv_buf_data_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[4]),
        .Q(recv_buf_data[4]));
  FDCE \recv_buf_data_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[5]),
        .Q(recv_buf_data[5]));
  FDCE \recv_buf_data_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[6]),
        .Q(recv_buf_data[6]));
  FDCE \recv_buf_data_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[7]),
        .Q(recv_buf_data[7]));
  FDCE recv_buf_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_buf_valid_reg_0),
        .Q(recv_buf_valid));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 recv_counter0_carry
       (.CI(\<const0> ),
        .CO({recv_counter0_carry_n_0,NLW_recv_counter0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(recv_counter[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({recv_counter0_carry_n_4,recv_counter0_carry_n_5,recv_counter0_carry_n_6,recv_counter0_carry_n_7}),
        .S(recv_counter[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 recv_counter0_carry__0
       (.CI(recv_counter0_carry_n_0),
        .CO({recv_counter0_carry__0_n_0,NLW_recv_counter0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({recv_counter0_carry__0_n_4,recv_counter0_carry__0_n_5,recv_counter0_carry__0_n_6,recv_counter0_carry__0_n_7}),
        .S(recv_counter[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 recv_counter0_carry__1
       (.CI(recv_counter0_carry__0_n_0),
        .CO({recv_counter0_carry__1_n_0,NLW_recv_counter0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({recv_counter0_carry__1_n_4,recv_counter0_carry__1_n_5,recv_counter0_carry__1_n_6,recv_counter0_carry__1_n_7}),
        .S(recv_counter[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 recv_counter0_carry__2
       (.CI(recv_counter0_carry__1_n_0),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({recv_counter0_carry__2_n_5,recv_counter0_carry__2_n_6,recv_counter0_carry__2_n_7}),
        .S({\<const0> ,recv_counter[15:13]}));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
    \recv_counter[0]_i_1 
       (.I0(recv_counter[0]),
        .I1(data1),
        .I2(recv_state[2]),
        .I3(recv_state[1]),
        .I4(recv_state[3]),
        .I5(\recv_counter[0]_i_2_n_0 ),
        .O(recv_counter_0[0]));
  LUT5 #(
    .INIT(32'hE0F0F0B1)) 
    \recv_counter[0]_i_2 
       (.I0(recv_state[2]),
        .I1(recv_state[0]),
        .I2(recv_state0_carry__0_n_2),
        .I3(recv_state[3]),
        .I4(recv_state[1]),
        .O(\recv_counter[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[10]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry__1_n_6),
        .O(recv_counter_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[11]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry__1_n_5),
        .O(recv_counter_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[12]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry__1_n_4),
        .O(recv_counter_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[13]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry__2_n_7),
        .O(recv_counter_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[14]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry__2_n_6),
        .O(recv_counter_0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[15]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry__2_n_5),
        .O(recv_counter_0[15]));
  LUT6 #(
    .INIT(64'h00000818FFFFEEFE)) 
    \recv_counter[15]_i_2 
       (.I0(recv_state[3]),
        .I1(recv_state[1]),
        .I2(recv_state[0]),
        .I3(data1),
        .I4(recv_state[2]),
        .I5(recv_state0_carry__0_n_2),
        .O(\recv_counter[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[1]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry_n_7),
        .O(recv_counter_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[2]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry_n_6),
        .O(recv_counter_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[3]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry_n_5),
        .O(recv_counter_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[4]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry_n_4),
        .O(recv_counter_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[5]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry__0_n_7),
        .O(recv_counter_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[6]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry__0_n_6),
        .O(recv_counter_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[7]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry__0_n_5),
        .O(recv_counter_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[8]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry__0_n_4),
        .O(recv_counter_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[9]_i_1 
       (.I0(\recv_counter[15]_i_2_n_0 ),
        .I1(recv_counter0_carry__1_n_7),
        .O(recv_counter_0[9]));
  FDCE \recv_counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[0]),
        .Q(recv_counter[0]));
  FDCE \recv_counter_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[10]),
        .Q(recv_counter[10]));
  FDCE \recv_counter_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[11]),
        .Q(recv_counter[11]));
  FDCE \recv_counter_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[12]),
        .Q(recv_counter[12]));
  FDCE \recv_counter_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[13]),
        .Q(recv_counter[13]));
  FDCE \recv_counter_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[14]),
        .Q(recv_counter[14]));
  FDCE \recv_counter_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[15]),
        .Q(recv_counter[15]));
  FDCE \recv_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[1]),
        .Q(recv_counter[1]));
  FDCE \recv_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[2]),
        .Q(recv_counter[2]));
  FDCE \recv_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[3]),
        .Q(recv_counter[3]));
  FDCE \recv_counter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[4]),
        .Q(recv_counter[4]));
  FDCE \recv_counter_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[5]),
        .Q(recv_counter[5]));
  FDCE \recv_counter_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[6]),
        .Q(recv_counter[6]));
  FDCE \recv_counter_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[7]),
        .Q(recv_counter[7]));
  FDCE \recv_counter_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[8]),
        .Q(recv_counter[8]));
  FDCE \recv_counter_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter_0[9]),
        .Q(recv_counter[9]));
  LUT5 #(
    .INIT(32'hEFFA0000)) 
    \recv_pattern[7]_i_1 
       (.I0(recv_state[2]),
        .I1(recv_state[0]),
        .I2(recv_state[1]),
        .I3(recv_state[3]),
        .I4(recv_state0_carry__0_n_2),
        .O(\recv_pattern[7]_i_1_n_0 ));
  FDCE \recv_pattern_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[1]),
        .Q(recv_pattern[0]));
  FDCE \recv_pattern_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[2]),
        .Q(recv_pattern[1]));
  FDCE \recv_pattern_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[3]),
        .Q(recv_pattern[2]));
  FDCE \recv_pattern_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[4]),
        .Q(recv_pattern[3]));
  FDCE \recv_pattern_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[5]),
        .Q(recv_pattern[4]));
  FDCE \recv_pattern_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[6]),
        .Q(recv_pattern[5]));
  FDCE \recv_pattern_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[7]),
        .Q(recv_pattern[6]));
  FDCE \recv_pattern_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(D),
        .Q(recv_pattern[7]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 recv_state0_carry
       (.CI(\<const0> ),
        .CO({recv_state0_carry_n_0,NLW_recv_state0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({recv_state0_carry_i_1_n_0,recv_state0_carry_i_2_n_0,recv_state0_carry_i_3_n_0,recv_state0_carry_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 recv_state0_carry__0
       (.CI(recv_state0_carry_n_0),
        .CO({recv_state0_carry__0_n_2,NLW_recv_state0_carry__0_CO_UNCONNECTED[0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,recv_state0_carry__0_i_1_n_0,recv_state0_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    recv_state0_carry__0_i_1
       (.I0(Q[7]),
        .I1(recv_counter[15]),
        .O(recv_state0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    recv_state0_carry__0_i_2
       (.I0(Q[6]),
        .I1(recv_counter[14]),
        .I2(Q[5]),
        .I3(recv_counter[13]),
        .I4(recv_counter[12]),
        .I5(Q[4]),
        .O(recv_state0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    recv_state0_carry_i_1
       (.I0(Q[3]),
        .I1(recv_counter[11]),
        .I2(Q[2]),
        .I3(recv_counter[10]),
        .I4(recv_counter[9]),
        .I5(Q[1]),
        .O(recv_state0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    recv_state0_carry_i_2
       (.I0(Q[0]),
        .I1(recv_counter[8]),
        .I2(bit_duration[7]),
        .I3(recv_counter[7]),
        .I4(recv_counter[6]),
        .I5(bit_duration[6]),
        .O(recv_state0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    recv_state0_carry_i_3
       (.I0(bit_duration[5]),
        .I1(recv_counter[5]),
        .I2(bit_duration[4]),
        .I3(recv_counter[4]),
        .I4(recv_counter[3]),
        .I5(bit_duration[3]),
        .O(recv_state0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    recv_state0_carry_i_4
       (.I0(bit_duration[2]),
        .I1(recv_counter[2]),
        .I2(bit_duration[1]),
        .I3(recv_counter[1]),
        .I4(recv_counter[0]),
        .I5(bit_duration[0]),
        .O(recv_state0_carry_i_4_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \recv_state0_inferred__0/i__carry 
       (.CI(\<const0> ),
        .CO({\recv_state0_inferred__0/i__carry_n_0 ,\NLW_recv_state0_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \recv_state0_inferred__0/i__carry__0 
       (.CI(\recv_state0_inferred__0/i__carry_n_0 ),
        .CO({data1,\NLW_recv_state0_inferred__0/i__carry__0_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h2333)) 
    \recv_state[0]_i_1 
       (.I0(recv_state[2]),
        .I1(recv_state[0]),
        .I2(recv_state[1]),
        .I3(recv_state[3]),
        .O(\recv_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4A5A)) 
    \recv_state[1]_i_1 
       (.I0(recv_state[0]),
        .I1(recv_state[2]),
        .I2(recv_state[1]),
        .I3(recv_state[3]),
        .O(\recv_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \recv_state[2]_i_1 
       (.I0(recv_state[2]),
        .I1(recv_state[0]),
        .I2(recv_state[1]),
        .O(\recv_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC5C0C5)) 
    \recv_state[3]_i_1 
       (.I0(D),
        .I1(recv_state0_carry__0_n_2),
        .I2(\recv_state[3]_i_3_n_0 ),
        .I3(recv_state[0]),
        .I4(data1),
        .O(recv_state_1));
  LUT4 #(
    .INIT(16'h6A8A)) 
    \recv_state[3]_i_2 
       (.I0(recv_state[3]),
        .I1(recv_state[2]),
        .I2(recv_state[1]),
        .I3(recv_state[0]),
        .O(\recv_state[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_state[3]_i_3 
       (.I0(recv_state[3]),
        .I1(recv_state[1]),
        .I2(recv_state[2]),
        .O(\recv_state[3]_i_3_n_0 ));
  FDCE \recv_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(recv_state_1),
        .CLR(rst_int),
        .D(\recv_state[0]_i_1_n_0 ),
        .Q(recv_state[0]));
  FDCE \recv_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(recv_state_1),
        .CLR(rst_int),
        .D(\recv_state[1]_i_1_n_0 ),
        .Q(recv_state[1]));
  FDCE \recv_state_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(recv_state_1),
        .CLR(rst_int),
        .D(\recv_state[2]_i_1_n_0 ),
        .Q(recv_state[2]));
  FDCE \recv_state_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(recv_state_1),
        .CLR(rst_int),
        .D(\recv_state[3]_i_2_n_0 ),
        .Q(recv_state[3]));
  FDCE rst_soft_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(rst_soft),
        .Q(rst_soft_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \send_bitcnt[1]_i_1 
       (.I0(\send_pattern_reg[0]_0 ),
        .I1(send_bitcnt[1]),
        .I2(\send_bitcnt_reg[0]_0 ),
        .O(\send_bitcnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h8882)) 
    \send_bitcnt[2]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_bitcnt[2]),
        .I2(\send_bitcnt_reg[0]_0 ),
        .I3(send_bitcnt[1]),
        .O(\send_bitcnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \send_bitcnt[3]_i_1 
       (.I0(\send_pattern_reg[0]_0 ),
        .I1(send_counter1),
        .I2(send_bitcnt[2]),
        .I3(\send_bitcnt_reg[0]_0 ),
        .I4(send_bitcnt[1]),
        .I5(send_bitcnt[3]),
        .O(\send_bitcnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \send_bitcnt[3]_i_2 
       (.I0(\send_pattern_reg[0]_0 ),
        .I1(send_bitcnt[3]),
        .I2(send_bitcnt[1]),
        .I3(\send_bitcnt_reg[0]_0 ),
        .I4(send_bitcnt[2]),
        .O(\send_bitcnt[3]_i_2_n_0 ));
  FDCE \send_bitcnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_0 ),
        .CLR(rst_int),
        .D(\send_bitcnt_reg[0]_1 ),
        .Q(\send_bitcnt_reg[0]_0 ));
  FDCE \send_bitcnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_0 ),
        .CLR(rst_int),
        .D(\send_bitcnt[1]_i_1_n_0 ),
        .Q(send_bitcnt[1]));
  FDCE \send_bitcnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_0 ),
        .CLR(rst_int),
        .D(\send_bitcnt[2]_i_1_n_0 ),
        .Q(send_bitcnt[2]));
  FDCE \send_bitcnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_0 ),
        .CLR(rst_int),
        .D(\send_bitcnt[3]_i_2_n_0 ),
        .Q(send_bitcnt[3]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 send_counter0_carry
       (.CI(\<const0> ),
        .CO({send_counter0_carry_n_0,NLW_send_counter0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(send_counter[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(send_counter0[4:1]),
        .S(send_counter[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 send_counter0_carry__0
       (.CI(send_counter0_carry_n_0),
        .CO({send_counter0_carry__0_n_0,NLW_send_counter0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(send_counter0[8:5]),
        .S(send_counter[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 send_counter0_carry__1
       (.CI(send_counter0_carry__0_n_0),
        .CO({send_counter0_carry__1_n_0,NLW_send_counter0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(send_counter0[12:9]),
        .S(send_counter[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 send_counter0_carry__2
       (.CI(send_counter0_carry__1_n_0),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(send_counter0[15:13]),
        .S({\<const0> ,send_counter[15:13]}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 send_counter1_carry
       (.CI(\<const0> ),
        .CO({send_counter1_carry_n_0,NLW_send_counter1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({send_counter1_carry_i_1_n_0,send_counter1_carry_i_2_n_0,send_counter1_carry_i_3_n_0,send_counter1_carry_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 send_counter1_carry__0
       (.CI(send_counter1_carry_n_0),
        .CO({send_counter1,NLW_send_counter1_carry__0_CO_UNCONNECTED[0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,send_counter1_carry__0_i_1_n_0,send_counter1_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    send_counter1_carry__0_i_1
       (.I0(Q[7]),
        .I1(send_counter[15]),
        .O(send_counter1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    send_counter1_carry__0_i_2
       (.I0(Q[6]),
        .I1(send_counter[14]),
        .I2(Q[5]),
        .I3(send_counter[13]),
        .I4(send_counter[12]),
        .I5(Q[4]),
        .O(send_counter1_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    send_counter1_carry_i_1
       (.I0(Q[3]),
        .I1(send_counter[11]),
        .I2(Q[2]),
        .I3(send_counter[10]),
        .I4(send_counter[9]),
        .I5(Q[1]),
        .O(send_counter1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    send_counter1_carry_i_2
       (.I0(Q[0]),
        .I1(send_counter[8]),
        .I2(bit_duration[7]),
        .I3(send_counter[7]),
        .I4(send_counter[6]),
        .I5(bit_duration[6]),
        .O(send_counter1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    send_counter1_carry_i_3
       (.I0(bit_duration[5]),
        .I1(send_counter[5]),
        .I2(bit_duration[4]),
        .I3(send_counter[4]),
        .I4(send_counter[3]),
        .I5(bit_duration[3]),
        .O(send_counter1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    send_counter1_carry_i_4
       (.I0(bit_duration[2]),
        .I1(send_counter[2]),
        .I2(bit_duration[1]),
        .I3(send_counter[1]),
        .I4(send_counter[0]),
        .I5(bit_duration[0]),
        .O(send_counter1_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \send_counter[0]_i_1 
       (.I0(\send_pattern_reg[0]_0 ),
        .I1(send_counter1),
        .I2(send_counter[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[10]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[10]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[11]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[11]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[12]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[12]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[13]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[13]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[14]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[14]),
        .O(p_1_in[14]));
  LUT3 #(
    .INIT(8'hFE)) 
    \send_counter[15]_i_1 
       (.I0(\send_counter[15]_i_3_n_0 ),
        .I1(send_counter[0]),
        .I2(\send_counter[15]_i_4_n_0 ),
        .O(\send_counter[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[15]_i_2 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[15]),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \send_counter[15]_i_3 
       (.I0(\send_counter[15]_i_6_n_0 ),
        .I1(send_counter[13]),
        .I2(send_counter[14]),
        .I3(send_counter1),
        .I4(send_counter[15]),
        .I5(\send_pattern_reg[0]_0 ),
        .O(\send_counter[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \send_counter[15]_i_4 
       (.I0(send_counter[11]),
        .I1(send_counter[12]),
        .I2(send_counter[9]),
        .I3(send_counter[10]),
        .I4(send_counter[8]),
        .I5(send_counter[7]),
        .O(\send_counter[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \send_counter[15]_i_6 
       (.I0(send_counter[5]),
        .I1(send_counter[6]),
        .I2(send_counter[3]),
        .I3(send_counter[4]),
        .I4(send_counter[2]),
        .I5(send_counter[1]),
        .O(\send_counter[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[1]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[2]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[3]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[4]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[5]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[6]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[7]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[7]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[8]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[8]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \send_counter[9]_i_1 
       (.I0(\send_bitcnt_reg[2]_0 ),
        .I1(send_counter1),
        .I2(send_counter0[9]),
        .O(p_1_in[9]));
  FDCE \send_counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[0]),
        .Q(send_counter[0]));
  FDCE \send_counter_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[10]),
        .Q(send_counter[10]));
  FDCE \send_counter_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[11]),
        .Q(send_counter[11]));
  FDCE \send_counter_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[12]),
        .Q(send_counter[12]));
  FDCE \send_counter_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[13]),
        .Q(send_counter[13]));
  FDCE \send_counter_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[14]),
        .Q(send_counter[14]));
  FDCE \send_counter_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[15]),
        .Q(send_counter[15]));
  FDCE \send_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[1]),
        .Q(send_counter[1]));
  FDCE \send_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[2]),
        .Q(send_counter[2]));
  FDCE \send_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[3]),
        .Q(send_counter[3]));
  FDCE \send_counter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[4]),
        .Q(send_counter[4]));
  FDCE \send_counter_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[5]),
        .Q(send_counter[5]));
  FDCE \send_counter_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[6]),
        .Q(send_counter[6]));
  FDCE \send_counter_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[7]),
        .Q(send_counter[7]));
  FDCE \send_counter_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[8]),
        .Q(send_counter[8]));
  FDCE \send_counter_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_0 ),
        .CLR(rst_int),
        .D(p_1_in[9]),
        .Q(send_counter[9]));
  FDPE \send_pattern_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_0 ),
        .D(\send_pattern_reg[8]_1 [0]),
        .PRE(rst_int),
        .Q(\send_pattern_reg_n_0_[0] ));
  FDPE \send_pattern_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_0 ),
        .D(\send_pattern_reg[8]_1 [1]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [0]));
  FDPE \send_pattern_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_0 ),
        .D(\send_pattern_reg[8]_1 [2]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [1]));
  FDPE \send_pattern_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_0 ),
        .D(\send_pattern_reg[8]_1 [3]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [2]));
  FDPE \send_pattern_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_0 ),
        .D(\send_pattern_reg[8]_1 [4]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [3]));
  FDPE \send_pattern_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_0 ),
        .D(\send_pattern_reg[8]_1 [5]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [4]));
  FDPE \send_pattern_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_0 ),
        .D(\send_pattern_reg[8]_1 [6]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [5]));
  FDPE \send_pattern_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_0 ),
        .D(\send_pattern_reg[8]_1 [7]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [6]));
  FDPE \send_pattern_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_0 ),
        .D(\send_pattern_reg[8]_1 [8]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [7]));
  FDCE tx_en_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(tx_en_reg_0),
        .Q(tx_en));
  LUT2 #(
    .INIT(4'hB)) 
    uart_txd_OBUF_inst_i_1
       (.I0(\send_pattern_reg_n_0_[0] ),
        .I1(tx_en),
        .O(uart_txd_OBUF));
  FDRE wstrb_reg_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(wstrb_reg_reg_0),
        .Q(wstrb_reg),
        .R(\address_reg_reg[2]_1 ));
endmodule

module merge
   (\sel_reg_reg[0]_0 ,
    sel_en_reg_0,
    mem_instr_reg,
    \sel_reg_reg[0]_1 ,
    ram_i_req,
    sram_valid_reg,
    mem_valid_reg,
    mem_valid_reg_0,
    \mem_rdata_q_reg[11] ,
    \mem_rdata_q_reg[31] ,
    \mem_rdata_q_reg[19] ,
    D,
    clk_IBUF_BUFG,
    sys_rst_int,
    cpu_instr,
    s_sel_reg,
    ram_reg,
    \sel_reg_reg[0]_2 ,
    ram_reg_0,
    \decoded_rd_reg[0] ,
    \decoded_rd_reg[0]_0 ,
    \decoded_rd_reg[1] ,
    \decoded_rd_reg[1]_0 ,
    \decoded_rd_reg[2] ,
    \decoded_rd_reg[2]_0 ,
    \decoded_rd_reg[3] ,
    \decoded_rd_reg[3]_0 ,
    \decoded_rd_reg[4] ,
    \decoded_rd_reg[4]_0 ,
    \decoded_imm_uj_reg[14] ,
    \decoded_imm_uj_reg[12] ,
    \decoded_imm_uj_reg[13] ,
    \decoded_imm_uj_reg[14]_0 ,
    \decoded_rs1_reg_rep[0] ,
    \decoded_rs1_reg_rep[0]_0 ,
    \decoded_rs1_reg_rep[1] ,
    DOBDO,
    \decoded_imm_uj_reg[30] ,
    DOADO,
    \decoded_rs1_reg_rep[2] ,
    \decoded_rs1_reg_rep[3] ,
    \decoded_rs1_reg_rep[4] ,
    \decoded_rs2_reg_rep[0] ,
    \decoded_rs2_reg_rep[1] ,
    \decoded_rs2_reg_rep[2] ,
    \decoded_rs2_reg_rep[3] ,
    \decoded_rs2_reg_rep[4] ,
    \decoded_imm_uj_reg[30]_0 ,
    \decoded_imm_uj_reg[30]_1 ,
    \decoded_imm_uj_reg[5] ,
    \decoded_imm_uj_reg[6] ,
    \decoded_imm_uj_reg[7] ,
    \decoded_imm_uj_reg[8] ,
    \decoded_imm_uj_reg[9] ,
    \decoded_imm_uj_reg[10] ,
    \decoded_imm_uj_reg[30]_2 ,
    cpu_valid,
    \decoded_imm_uj_reg[30]_3 );
  output \sel_reg_reg[0]_0 ;
  output sel_en_reg_0;
  output mem_instr_reg;
  output \sel_reg_reg[0]_1 ;
  output [0:0]ram_i_req;
  output sram_valid_reg;
  output mem_valid_reg;
  output mem_valid_reg_0;
  output [4:0]\mem_rdata_q_reg[11] ;
  output [9:0]\mem_rdata_q_reg[31] ;
  output [4:0]\mem_rdata_q_reg[19] ;
  output [4:0]D;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input cpu_instr;
  input [0:0]s_sel_reg;
  input ram_reg;
  input \sel_reg_reg[0]_2 ;
  input ram_reg_0;
  input \decoded_rd_reg[0] ;
  input \decoded_rd_reg[0]_0 ;
  input \decoded_rd_reg[1] ;
  input \decoded_rd_reg[1]_0 ;
  input \decoded_rd_reg[2] ;
  input \decoded_rd_reg[2]_0 ;
  input \decoded_rd_reg[3] ;
  input \decoded_rd_reg[3]_0 ;
  input \decoded_rd_reg[4] ;
  input \decoded_rd_reg[4]_0 ;
  input [2:0]\decoded_imm_uj_reg[14] ;
  input \decoded_imm_uj_reg[12] ;
  input \decoded_imm_uj_reg[13] ;
  input \decoded_imm_uj_reg[14]_0 ;
  input \decoded_rs1_reg_rep[0] ;
  input \decoded_rs1_reg_rep[0]_0 ;
  input \decoded_rs1_reg_rep[1] ;
  input [7:0]DOBDO;
  input \decoded_imm_uj_reg[30] ;
  input [7:0]DOADO;
  input \decoded_rs1_reg_rep[2] ;
  input \decoded_rs1_reg_rep[3] ;
  input \decoded_rs1_reg_rep[4] ;
  input \decoded_rs2_reg_rep[0] ;
  input \decoded_rs2_reg_rep[1] ;
  input \decoded_rs2_reg_rep[2] ;
  input \decoded_rs2_reg_rep[3] ;
  input \decoded_rs2_reg_rep[4] ;
  input [7:0]\decoded_imm_uj_reg[30]_0 ;
  input [7:0]\decoded_imm_uj_reg[30]_1 ;
  input \decoded_imm_uj_reg[5] ;
  input \decoded_imm_uj_reg[6] ;
  input \decoded_imm_uj_reg[7] ;
  input \decoded_imm_uj_reg[8] ;
  input \decoded_imm_uj_reg[9] ;
  input \decoded_imm_uj_reg[10] ;
  input \decoded_imm_uj_reg[30]_2 ;
  input cpu_valid;
  input \decoded_imm_uj_reg[30]_3 ;

  wire \<const1> ;
  wire [4:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire cpu_valid;
  wire \decoded_imm_uj_reg[10] ;
  wire \decoded_imm_uj_reg[12] ;
  wire \decoded_imm_uj_reg[13] ;
  wire [2:0]\decoded_imm_uj_reg[14] ;
  wire \decoded_imm_uj_reg[14]_0 ;
  wire \decoded_imm_uj_reg[30] ;
  wire [7:0]\decoded_imm_uj_reg[30]_0 ;
  wire [7:0]\decoded_imm_uj_reg[30]_1 ;
  wire \decoded_imm_uj_reg[30]_2 ;
  wire \decoded_imm_uj_reg[30]_3 ;
  wire \decoded_imm_uj_reg[5] ;
  wire \decoded_imm_uj_reg[6] ;
  wire \decoded_imm_uj_reg[7] ;
  wire \decoded_imm_uj_reg[8] ;
  wire \decoded_imm_uj_reg[9] ;
  wire \decoded_rd_reg[0] ;
  wire \decoded_rd_reg[0]_0 ;
  wire \decoded_rd_reg[1] ;
  wire \decoded_rd_reg[1]_0 ;
  wire \decoded_rd_reg[2] ;
  wire \decoded_rd_reg[2]_0 ;
  wire \decoded_rd_reg[3] ;
  wire \decoded_rd_reg[3]_0 ;
  wire \decoded_rd_reg[4] ;
  wire \decoded_rd_reg[4]_0 ;
  wire \decoded_rs1_reg_rep[0] ;
  wire \decoded_rs1_reg_rep[0]_0 ;
  wire \decoded_rs1_reg_rep[1] ;
  wire \decoded_rs1_reg_rep[2] ;
  wire \decoded_rs1_reg_rep[3] ;
  wire \decoded_rs1_reg_rep[4] ;
  wire \decoded_rs2_reg_rep[0] ;
  wire \decoded_rs2_reg_rep[1] ;
  wire \decoded_rs2_reg_rep[2] ;
  wire \decoded_rs2_reg_rep[3] ;
  wire \decoded_rs2_reg_rep[4] ;
  wire mem_instr_reg;
  wire [4:0]\mem_rdata_q_reg[11] ;
  wire [4:0]\mem_rdata_q_reg[19] ;
  wire [9:0]\mem_rdata_q_reg[31] ;
  wire mem_valid_reg;
  wire [0:0]ram_i_req;
  wire ram_reg;
  wire ram_reg_0;
  wire [0:0]s_sel_reg;
  wire sel;
  wire sel_en_i_1_n_0;
  wire sel_en_reg_0;
  wire \sel_reg_reg[0]_0 ;
  wire \sel_reg_reg[0]_1 ;
  wire \sel_reg_reg[0]_2 ;
  wire sram_valid_reg;
  wire sys_rst_int;

  assign mem_valid_reg_0 = mem_valid_reg;
  VCC VCC
       (.P(\<const1> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_imm_uj[10]_i_1 
       (.I0(\decoded_imm_uj_reg[10] ),
        .I1(mem_valid_reg),
        .I2(\decoded_imm_uj_reg[30]_0 [6]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(\decoded_imm_uj_reg[30]_1 [6]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(\mem_rdata_q_reg[31] [5]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_imm_uj[30]_i_1 
       (.I0(\decoded_imm_uj_reg[30]_2 ),
        .I1(mem_valid_reg),
        .I2(\decoded_imm_uj_reg[30]_0 [7]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(\decoded_imm_uj_reg[30]_1 [7]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(\mem_rdata_q_reg[31] [9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_imm_uj[5]_i_1 
       (.I0(\decoded_imm_uj_reg[5] ),
        .I1(mem_valid_reg),
        .I2(\decoded_imm_uj_reg[30]_0 [1]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(\decoded_imm_uj_reg[30]_1 [1]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(\mem_rdata_q_reg[31] [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_imm_uj[6]_i_1 
       (.I0(\decoded_imm_uj_reg[6] ),
        .I1(mem_valid_reg),
        .I2(\decoded_imm_uj_reg[30]_0 [2]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(\decoded_imm_uj_reg[30]_1 [2]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(\mem_rdata_q_reg[31] [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_imm_uj[7]_i_1 
       (.I0(\decoded_imm_uj_reg[7] ),
        .I1(mem_valid_reg),
        .I2(\decoded_imm_uj_reg[30]_0 [3]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(\decoded_imm_uj_reg[30]_1 [3]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(\mem_rdata_q_reg[31] [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_imm_uj[8]_i_1 
       (.I0(\decoded_imm_uj_reg[8] ),
        .I1(mem_valid_reg),
        .I2(\decoded_imm_uj_reg[30]_0 [4]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(\decoded_imm_uj_reg[30]_1 [4]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(\mem_rdata_q_reg[31] [3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_imm_uj[9]_i_1 
       (.I0(\decoded_imm_uj_reg[9] ),
        .I1(mem_valid_reg),
        .I2(\decoded_imm_uj_reg[30]_0 [5]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(\decoded_imm_uj_reg[30]_1 [5]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(\mem_rdata_q_reg[31] [4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[0]_i_1 
       (.I0(\decoded_rd_reg[0] ),
        .I1(mem_valid_reg),
        .I2(\decoded_rd_reg[0]_0 ),
        .O(\mem_rdata_q_reg[11] [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[1]_i_1 
       (.I0(\decoded_rd_reg[1] ),
        .I1(mem_valid_reg),
        .I2(\decoded_rd_reg[1]_0 ),
        .O(\mem_rdata_q_reg[11] [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[2]_i_1 
       (.I0(\decoded_rd_reg[2] ),
        .I1(mem_valid_reg),
        .I2(\decoded_rd_reg[2]_0 ),
        .O(\mem_rdata_q_reg[11] [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[3]_i_1 
       (.I0(\decoded_rd_reg[3] ),
        .I1(mem_valid_reg),
        .I2(\decoded_rd_reg[3]_0 ),
        .O(\mem_rdata_q_reg[11] [3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[4]_i_1 
       (.I0(\decoded_rd_reg[4] ),
        .I1(mem_valid_reg),
        .I2(\decoded_rd_reg[4]_0 ),
        .O(\mem_rdata_q_reg[11] [4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[0]_i_1 
       (.I0(\decoded_rs1_reg_rep[0] ),
        .I1(mem_valid_reg),
        .I2(\decoded_rs1_reg_rep[0]_0 ),
        .O(\mem_rdata_q_reg[19] [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_rs1_rep[1]_i_1 
       (.I0(\decoded_rs1_reg_rep[1] ),
        .I1(mem_valid_reg),
        .I2(DOBDO[0]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(DOADO[0]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(\mem_rdata_q_reg[19] [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_rs1_rep[2]_i_1 
       (.I0(\decoded_rs1_reg_rep[2] ),
        .I1(mem_valid_reg),
        .I2(DOBDO[1]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(DOADO[1]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(\mem_rdata_q_reg[19] [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_rs1_rep[3]_i_1 
       (.I0(\decoded_rs1_reg_rep[3] ),
        .I1(mem_valid_reg),
        .I2(DOBDO[2]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(DOADO[2]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(\mem_rdata_q_reg[19] [3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_rs1_rep[4]_i_1 
       (.I0(\decoded_rs1_reg_rep[4] ),
        .I1(mem_valid_reg),
        .I2(DOBDO[3]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(DOADO[3]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(\mem_rdata_q_reg[19] [4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_rs2_rep[0]_i_1 
       (.I0(\decoded_rs2_reg_rep[0] ),
        .I1(mem_valid_reg),
        .I2(DOBDO[4]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(DOADO[4]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(D[0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_rs2_rep[1]_i_1 
       (.I0(\decoded_rs2_reg_rep[1] ),
        .I1(mem_valid_reg),
        .I2(DOBDO[5]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(DOADO[5]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(D[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_rs2_rep[2]_i_1 
       (.I0(\decoded_rs2_reg_rep[2] ),
        .I1(mem_valid_reg),
        .I2(DOBDO[6]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(DOADO[6]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(D[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_rs2_rep[3]_i_1 
       (.I0(\decoded_rs2_reg_rep[3] ),
        .I1(mem_valid_reg),
        .I2(DOBDO[7]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(DOADO[7]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(D[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hEEEEE222E222E222)) 
    \decoded_rs2_rep[4]_i_1 
       (.I0(\decoded_rs2_reg_rep[4] ),
        .I1(mem_valid_reg),
        .I2(\decoded_imm_uj_reg[30]_0 [0]),
        .I3(\decoded_imm_uj_reg[30] ),
        .I4(\decoded_imm_uj_reg[30]_1 [0]),
        .I5(\sel_reg_reg[0]_1 ),
        .O(D[4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[12]_i_1 
       (.I0(\decoded_imm_uj_reg[14] [0]),
        .I1(mem_valid_reg),
        .I2(\decoded_imm_uj_reg[12] ),
        .O(\mem_rdata_q_reg[31] [6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[13]_i_1 
       (.I0(\decoded_imm_uj_reg[14] [1]),
        .I1(mem_valid_reg),
        .I2(\decoded_imm_uj_reg[13] ),
        .O(\mem_rdata_q_reg[31] [7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[14]_i_1 
       (.I0(\decoded_imm_uj_reg[14] [2]),
        .I1(mem_valid_reg),
        .I2(\decoded_imm_uj_reg[14]_0 ),
        .O(\mem_rdata_q_reg[31] [8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h222A222200080000)) 
    \mem_rdata_q[14]_i_2 
       (.I0(cpu_valid),
        .I1(cpu_instr),
        .I2(s_sel_reg),
        .I3(\sel_reg_reg[0]_0 ),
        .I4(ram_reg),
        .I5(\decoded_imm_uj_reg[30]_3 ),
        .O(mem_valid_reg));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[31]_i_3 
       (.I0(\sel_reg_reg[0]_0 ),
        .I1(s_sel_reg),
        .I2(cpu_instr),
        .O(\sel_reg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \mem_wordsize[1]_i_14 
       (.I0(cpu_instr),
        .I1(s_sel_reg),
        .I2(\sel_reg_reg[0]_0 ),
        .I3(ram_reg),
        .O(mem_instr_reg));
  LUT6 #(
    .INIT(64'hCECECECE8F8F888F)) 
    ram_reg_i_1__2
       (.I0(sel_en_reg_0),
        .I1(\sel_reg_reg[0]_2 ),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .I4(s_sel_reg),
        .I5(\sel_reg_reg[0]_0 ),
        .O(ram_i_req));
  LUT3 #(
    .INIT(8'h47)) 
    ram_reg_i_48
       (.I0(\sel_reg_reg[0]_2 ),
        .I1(sel_en_reg_0),
        .I2(\sel_reg_reg[0]_0 ),
        .O(sram_valid_reg));
  LUT6 #(
    .INIT(64'h330030303310F050)) 
    sel_en_i_1
       (.I0(s_sel_reg),
        .I1(\sel_reg_reg[0]_2 ),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(sel_en_reg_0),
        .I5(\sel_reg_reg[0]_0 ),
        .O(sel_en_i_1_n_0));
  FDPE sel_en_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(sel_en_i_1_n_0),
        .PRE(sys_rst_int),
        .Q(sel_en_reg_0));
  LUT3 #(
    .INIT(8'hE2)) 
    \sel_reg[0]_i_1 
       (.I0(\sel_reg_reg[0]_0 ),
        .I1(sel_en_reg_0),
        .I2(\sel_reg_reg[0]_2 ),
        .O(sel));
  FDCE \sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(sel),
        .Q(\sel_reg_reg[0]_0 ));
endmodule

module picorv32
   (E,
    instr_jal_reg_0,
    is_lui_auipc_jal_jalr_addi_add_sub0,
    instr_sub,
    instr_add,
    instr_addi,
    instr_jalr,
    is_lbu_lhu_lw,
    instr_ecall_ebreak,
    pcpi_timeout,
    trap_reg_0,
    mem_instr_reg_0,
    instr_lh,
    mem_do_rdata,
    mem_valid_reg_0,
    mem_do_wdata,
    is_beq_bne_blt_bge_bltu_bgeu,
    latched_store_reg_0,
    latched_branch_reg_0,
    latched_stalu_reg_0,
    latched_is_lh_reg_0,
    latched_is_lu_reg_0,
    pcpi_valid_reg_0,
    mem_instr_reg_1,
    mem_instr_reg_2,
    rst_soft,
    Q,
    boot_ctr_req,
    \mem_wstrb_reg[1]_0 ,
    \mem_wdata_reg[7]_0 ,
    \mem_addr_reg[2]_0 ,
    \mem_addr_reg[2]_1 ,
    \mem_addr_reg[2]_2 ,
    slaves_req,
    cpu_rst_req,
    mem_instr_reg_3,
    \send_bitcnt_reg[0] ,
    mem_instr_reg_4,
    ram_i_req,
    mem_instr_reg_5,
    \mem_addr_reg[31]_0 ,
    ADDRBWRADDR,
    WEBWE,
    \mem_wstrb_reg[1]_1 ,
    \mem_wstrb_reg[2]_0 ,
    \mem_wstrb_reg[3]_0 ,
    DIBDI,
    \mem_wdata_reg[15]_0 ,
    \mem_wdata_reg[23]_0 ,
    \mem_wdata_reg[31]_0 ,
    \mem_wdata_reg[15]_1 ,
    mem_instr_reg_6,
    \mem_addr_reg[31]_1 ,
    s_sel_reg0,
    instr_lhu_reg_0,
    \cpu_state_reg[6]_0 ,
    \cpu_state_reg[6]_1 ,
    \cpu_state_reg[1]_0 ,
    \mem_rdata_q_reg[31]_0 ,
    \cpu_state_reg[3]_0 ,
    \mem_rdata_q_reg[20]_0 ,
    \mem_rdata_q_reg[7]_0 ,
    \reg_op1_reg[1]_0 ,
    \mem_wordsize_reg[0]_0 ,
    \mem_wordsize_reg[1]_0 ,
    \mem_wdata_reg[0]_0 ,
    recv_buf_valid_reg,
    \mem_wdata_reg[0]_1 ,
    \cpu_state_reg[1]_1 ,
    \pcpi_insn_reg[1]_0 ,
    \quotient_msk_reg[16] ,
    set_mem_do_wdata16_out,
    mem_do_prefetch_reg_0,
    \mem_rdata_q_reg[4]_0 ,
    latched_is_lu,
    is_beq_bne_blt_bge_bltu_bgeu_reg_0,
    \mem_state_reg[0]_0 ,
    pcpi_ready_reg,
    latched_branch,
    \cpu_state_reg[6]_2 ,
    \mem_rdata_q_reg[22]_0 ,
    \mem_rdata_q_reg[23]_0 ,
    \mem_rdata_q_reg[21]_0 ,
    \mem_rdata_q_reg[15]_0 ,
    \mem_rdata_q_reg[24]_0 ,
    \mem_rdata_q_reg[11]_0 ,
    \mem_rdata_q_reg[9]_0 ,
    \mem_rdata_q_reg[8]_0 ,
    \mem_rdata_q_reg[10]_0 ,
    \mem_rdata_q_reg[16]_0 ,
    \mem_rdata_q_reg[17]_0 ,
    \mem_rdata_q_reg[18]_0 ,
    \mem_rdata_q_reg[19]_0 ,
    \cpu_state_reg[3]_1 ,
    \cpu_state_reg[7]_0 ,
    \mem_wordsize_reg[1]_1 ,
    decoder_trigger_reg_0,
    instr_jalr_reg_0,
    \mem_wordsize_reg[0]_1 ,
    clk_IBUF_BUFG,
    \active_reg[1] ,
    instr_jalr0,
    D,
    \decoded_rs1_reg_rep[4]_0 ,
    mem_do_rdata_reg_0,
    mem_do_wdata_reg_0,
    is_beq_bne_blt_bge_bltu_bgeu_reg_1,
    latched_store_reg_1,
    latched_branch_reg_1,
    latched_stalu_reg_1,
    latched_is_lh_reg_1,
    latched_is_lu_reg_1,
    is_lui_auipc_jal_jalr_addi_add_sub_reg_0,
    pcpi_valid_reg_1,
    \mem_rdata_q_reg[6]_0 ,
    \mem_rdata_q_reg[6]_1 ,
    cpu_rst_req_reg,
    \send_pattern_reg[7] ,
    \send_bitcnt_reg[0]_0 ,
    \send_bitcnt_reg[0]_1 ,
    ram_reg,
    sel_reg,
    ram_reg_0,
    DOADO,
    ram_reg_1,
    ram_reg_2,
    boot,
    \cpu_state_reg[7]_1 ,
    \mem_rdata_q_reg[6]_2 ,
    sys_rst_int,
    boot_reset,
    \mem_wordsize[1]_i_6_0 ,
    ram_i_resp,
    DOBDO,
    recv_buf_valid_reg_0,
    recv_buf_valid,
    tx_en,
    \active[0]_i_2 ,
    mem_do_rinst0,
    mem_valid_reg_1,
    instr_jal_reg_1,
    \mem_rdata_q_reg[6]_3 ,
    \mem_rdata_q_reg[1]_0 ,
    \mem_rdata_q_reg[2]_0 ,
    \mem_rdata_q_reg[3]_0 ,
    \mem_rdata_q_reg[4]_1 ,
    \mem_rdata_q_reg[5]_0 ,
    \mem_rdata_q_reg[6]_4 ,
    \mem_wstrb_reg[0]_0 ,
    \mem_wordsize[1]_i_7_0 ,
    \mem_rdata_q_reg[8]_1 ,
    \mem_rdata_q_reg[24]_1 ,
    \mem_rdata_q_reg[9]_1 ,
    \mem_rdata_q_reg[25]_0 ,
    \mem_rdata_q_reg[10]_1 ,
    \mem_rdata_q_reg[26]_0 ,
    \mem_rdata_q_reg[11]_1 ,
    \mem_rdata_q_reg[27]_0 ,
    \mem_rdata_word_reg[12]_0 ,
    \mem_rdata_q_reg[28]_0 ,
    \mem_rdata_word_reg[13]_0 ,
    \mem_rdata_q_reg[29]_0 ,
    \mem_rdata_word_reg[14]_0 ,
    \mem_rdata_q_reg[30]_0 ,
    \mem_rdata_q_reg[15]_1 ,
    \mem_rdata_q_reg[31]_1 ,
    \quotient_msk_reg[31] ,
    \mem_wdata_reg[0]_2 ,
    \reg_out[23]_i_3_0 ,
    \decoded_imm_uj_reg[30]_0 ,
    \mem_rdata_q_reg[0]_0 ,
    \mem_rdata_q_reg[7]_1 ,
    \mem_rdata_q_reg[23]_1 ,
    \mem_rdata_q_reg[22]_1 ,
    \mem_rdata_q_reg[21]_1 ,
    \mem_rdata_q_reg[20]_1 ,
    \mem_rdata_q_reg[19]_1 ,
    \mem_rdata_q_reg[18]_1 ,
    \mem_rdata_q_reg[17]_1 ,
    \mem_rdata_q_reg[16]_1 ,
    \mem_rdata_q_reg[7]_2 ,
    \cpu_state_reg[5]_0 ,
    \decoded_rd_reg[4]_0 );
  output [0:0]E;
  output instr_jal_reg_0;
  output is_lui_auipc_jal_jalr_addi_add_sub0;
  output instr_sub;
  output instr_add;
  output instr_addi;
  output instr_jalr;
  output is_lbu_lhu_lw;
  output instr_ecall_ebreak;
  output pcpi_timeout;
  output trap_reg_0;
  output mem_instr_reg_0;
  output instr_lh;
  output mem_do_rdata;
  output mem_valid_reg_0;
  output mem_do_wdata;
  output is_beq_bne_blt_bge_bltu_bgeu;
  output latched_store_reg_0;
  output latched_branch_reg_0;
  output latched_stalu_reg_0;
  output latched_is_lh_reg_0;
  output latched_is_lu_reg_0;
  output pcpi_valid_reg_0;
  output mem_instr_reg_1;
  output mem_instr_reg_2;
  output rst_soft;
  output [4:0]Q;
  output [0:0]boot_ctr_req;
  output \mem_wstrb_reg[1]_0 ;
  output [8:0]\mem_wdata_reg[7]_0 ;
  output \mem_addr_reg[2]_0 ;
  output \mem_addr_reg[2]_1 ;
  output [0:0]\mem_addr_reg[2]_2 ;
  output [1:0]slaves_req;
  output cpu_rst_req;
  output mem_instr_reg_3;
  output [0:0]\send_bitcnt_reg[0] ;
  output mem_instr_reg_4;
  output [46:0]ram_i_req;
  output mem_instr_reg_5;
  output \mem_addr_reg[31]_0 ;
  output [11:0]ADDRBWRADDR;
  output [0:0]WEBWE;
  output [0:0]\mem_wstrb_reg[1]_1 ;
  output [0:0]\mem_wstrb_reg[2]_0 ;
  output [0:0]\mem_wstrb_reg[3]_0 ;
  output [7:0]DIBDI;
  output [7:0]\mem_wdata_reg[15]_0 ;
  output [7:0]\mem_wdata_reg[23]_0 ;
  output [7:0]\mem_wdata_reg[31]_0 ;
  output [14:0]\mem_wdata_reg[15]_1 ;
  output mem_instr_reg_6;
  output \mem_addr_reg[31]_1 ;
  output s_sel_reg0;
  output instr_lhu_reg_0;
  output [2:0]\cpu_state_reg[6]_0 ;
  output \cpu_state_reg[6]_1 ;
  output \cpu_state_reg[1]_0 ;
  output [16:0]\mem_rdata_q_reg[31]_0 ;
  output \cpu_state_reg[3]_0 ;
  output \mem_rdata_q_reg[20]_0 ;
  output \mem_rdata_q_reg[7]_0 ;
  output [1:0]\reg_op1_reg[1]_0 ;
  output \mem_wordsize_reg[0]_0 ;
  output \mem_wordsize_reg[1]_0 ;
  output \mem_wdata_reg[0]_0 ;
  output recv_buf_valid_reg;
  output \mem_wdata_reg[0]_1 ;
  output \cpu_state_reg[1]_1 ;
  output [1:0]\pcpi_insn_reg[1]_0 ;
  output \quotient_msk_reg[16] ;
  output set_mem_do_wdata16_out;
  output mem_do_prefetch_reg_0;
  output [2:0]\mem_rdata_q_reg[4]_0 ;
  output latched_is_lu;
  output is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  output \mem_state_reg[0]_0 ;
  output pcpi_ready_reg;
  output latched_branch;
  output \cpu_state_reg[6]_2 ;
  output \mem_rdata_q_reg[22]_0 ;
  output \mem_rdata_q_reg[23]_0 ;
  output \mem_rdata_q_reg[21]_0 ;
  output \mem_rdata_q_reg[15]_0 ;
  output \mem_rdata_q_reg[24]_0 ;
  output \mem_rdata_q_reg[11]_0 ;
  output \mem_rdata_q_reg[9]_0 ;
  output \mem_rdata_q_reg[8]_0 ;
  output \mem_rdata_q_reg[10]_0 ;
  output \mem_rdata_q_reg[16]_0 ;
  output \mem_rdata_q_reg[17]_0 ;
  output \mem_rdata_q_reg[18]_0 ;
  output \mem_rdata_q_reg[19]_0 ;
  output \cpu_state_reg[3]_1 ;
  output \cpu_state_reg[7]_0 ;
  output \mem_wordsize_reg[1]_1 ;
  output decoder_trigger_reg_0;
  output instr_jalr_reg_0;
  output \mem_wordsize_reg[0]_1 ;
  input clk_IBUF_BUFG;
  input \active_reg[1] ;
  input instr_jalr0;
  input [4:0]D;
  input [4:0]\decoded_rs1_reg_rep[4]_0 ;
  input mem_do_rdata_reg_0;
  input mem_do_wdata_reg_0;
  input is_beq_bne_blt_bge_bltu_bgeu_reg_1;
  input latched_store_reg_1;
  input latched_branch_reg_1;
  input latched_stalu_reg_1;
  input latched_is_lh_reg_1;
  input latched_is_lu_reg_1;
  input is_lui_auipc_jal_jalr_addi_add_sub_reg_0;
  input pcpi_valid_reg_1;
  input \mem_rdata_q_reg[6]_0 ;
  input \mem_rdata_q_reg[6]_1 ;
  input cpu_rst_req_reg;
  input [7:0]\send_pattern_reg[7] ;
  input [0:0]\send_bitcnt_reg[0]_0 ;
  input \send_bitcnt_reg[0]_1 ;
  input ram_reg;
  input sel_reg;
  input ram_reg_0;
  input [31:0]DOADO;
  input ram_reg_1;
  input [10:0]ram_reg_2;
  input boot;
  input \cpu_state_reg[7]_1 ;
  input \mem_rdata_q_reg[6]_2 ;
  input sys_rst_int;
  input boot_reset;
  input \mem_wordsize[1]_i_6_0 ;
  input [8:0]ram_i_resp;
  input [7:0]DOBDO;
  input [0:0]recv_buf_valid_reg_0;
  input recv_buf_valid;
  input tx_en;
  input \active[0]_i_2 ;
  input mem_do_rinst0;
  input mem_valid_reg_1;
  input instr_jal_reg_1;
  input [5:0]\mem_rdata_q_reg[6]_3 ;
  input \mem_rdata_q_reg[1]_0 ;
  input \mem_rdata_q_reg[2]_0 ;
  input \mem_rdata_q_reg[3]_0 ;
  input \mem_rdata_q_reg[4]_1 ;
  input \mem_rdata_q_reg[5]_0 ;
  input \mem_rdata_q_reg[6]_4 ;
  input \mem_wstrb_reg[0]_0 ;
  input \mem_wordsize[1]_i_7_0 ;
  input \mem_rdata_q_reg[8]_1 ;
  input \mem_rdata_q_reg[24]_1 ;
  input \mem_rdata_q_reg[9]_1 ;
  input \mem_rdata_q_reg[25]_0 ;
  input \mem_rdata_q_reg[10]_1 ;
  input \mem_rdata_q_reg[26]_0 ;
  input \mem_rdata_q_reg[11]_1 ;
  input \mem_rdata_q_reg[27]_0 ;
  input \mem_rdata_word_reg[12]_0 ;
  input \mem_rdata_q_reg[28]_0 ;
  input \mem_rdata_word_reg[13]_0 ;
  input \mem_rdata_q_reg[29]_0 ;
  input \mem_rdata_word_reg[14]_0 ;
  input \mem_rdata_q_reg[30]_0 ;
  input \mem_rdata_q_reg[15]_1 ;
  input \mem_rdata_q_reg[31]_1 ;
  input [0:0]\quotient_msk_reg[31] ;
  input [0:0]\mem_wdata_reg[0]_2 ;
  input [15:0]\reg_out[23]_i_3_0 ;
  input [9:0]\decoded_imm_uj_reg[30]_0 ;
  input [0:0]\mem_rdata_q_reg[0]_0 ;
  input \mem_rdata_q_reg[7]_1 ;
  input \mem_rdata_q_reg[23]_1 ;
  input \mem_rdata_q_reg[22]_1 ;
  input \mem_rdata_q_reg[21]_1 ;
  input \mem_rdata_q_reg[20]_1 ;
  input \mem_rdata_q_reg[19]_1 ;
  input \mem_rdata_q_reg[18]_1 ;
  input \mem_rdata_q_reg[17]_1 ;
  input \mem_rdata_q_reg[16]_1 ;
  input \mem_rdata_q_reg[7]_2 ;
  input [0:0]\cpu_state_reg[5]_0 ;
  input [4:0]\decoded_rd_reg[4]_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [11:0]ADDRBWRADDR;
  wire [4:0]D;
  wire [7:0]DIBDI;
  wire [31:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire GND_2;
  wire [4:0]Q;
  wire VCC_2;
  wire [0:0]WEBWE;
  wire \active[0]_i_2 ;
  wire \active_reg[1] ;
  wire alu_eq;
  wire alu_lts;
  wire alu_ltu;
  wire [30:30]alu_out;
  wire [31:0]alu_out_q;
  wire \alu_out_q[0]_i_1_n_0 ;
  wire \alu_out_q[0]_i_2_n_0 ;
  wire \alu_out_q[0]_i_3_n_0 ;
  wire \alu_out_q[0]_i_4_n_0 ;
  wire \alu_out_q[0]_i_5_n_0 ;
  wire \alu_out_q[0]_i_6_n_0 ;
  wire \alu_out_q[0]_i_7_n_0 ;
  wire \alu_out_q[10]_i_10_n_0 ;
  wire \alu_out_q[10]_i_11_n_0 ;
  wire \alu_out_q[10]_i_1_n_0 ;
  wire \alu_out_q[10]_i_2_n_0 ;
  wire \alu_out_q[10]_i_3_n_0 ;
  wire \alu_out_q[10]_i_4_n_0 ;
  wire \alu_out_q[10]_i_5_n_0 ;
  wire \alu_out_q[10]_i_6_n_0 ;
  wire \alu_out_q[10]_i_7_n_0 ;
  wire \alu_out_q[10]_i_8_n_0 ;
  wire \alu_out_q[10]_i_9_n_0 ;
  wire \alu_out_q[11]_i_10_n_0 ;
  wire \alu_out_q[11]_i_11_n_0 ;
  wire \alu_out_q[11]_i_12_n_0 ;
  wire \alu_out_q[11]_i_13_n_0 ;
  wire \alu_out_q[11]_i_14_n_0 ;
  wire \alu_out_q[11]_i_15_n_0 ;
  wire \alu_out_q[11]_i_16_n_0 ;
  wire \alu_out_q[11]_i_1_n_0 ;
  wire \alu_out_q[11]_i_2_n_0 ;
  wire \alu_out_q[11]_i_3_n_0 ;
  wire \alu_out_q[11]_i_4_n_0 ;
  wire \alu_out_q[11]_i_5_n_0 ;
  wire \alu_out_q[11]_i_6_n_0 ;
  wire \alu_out_q[11]_i_7_n_0 ;
  wire \alu_out_q[11]_i_9_n_0 ;
  wire \alu_out_q[12]_i_10_n_0 ;
  wire \alu_out_q[12]_i_11_n_0 ;
  wire \alu_out_q[12]_i_1_n_0 ;
  wire \alu_out_q[12]_i_2_n_0 ;
  wire \alu_out_q[12]_i_3_n_0 ;
  wire \alu_out_q[12]_i_4_n_0 ;
  wire \alu_out_q[12]_i_5_n_0 ;
  wire \alu_out_q[12]_i_6_n_0 ;
  wire \alu_out_q[12]_i_7_n_0 ;
  wire \alu_out_q[12]_i_8_n_0 ;
  wire \alu_out_q[12]_i_9_n_0 ;
  wire \alu_out_q[13]_i_10_n_0 ;
  wire \alu_out_q[13]_i_1_n_0 ;
  wire \alu_out_q[13]_i_2_n_0 ;
  wire \alu_out_q[13]_i_3_n_0 ;
  wire \alu_out_q[13]_i_4_n_0 ;
  wire \alu_out_q[13]_i_5_n_0 ;
  wire \alu_out_q[13]_i_6_n_0 ;
  wire \alu_out_q[13]_i_7_n_0 ;
  wire \alu_out_q[13]_i_8_n_0 ;
  wire \alu_out_q[13]_i_9_n_0 ;
  wire \alu_out_q[14]_i_10_n_0 ;
  wire \alu_out_q[14]_i_11_n_0 ;
  wire \alu_out_q[14]_i_1_n_0 ;
  wire \alu_out_q[14]_i_2_n_0 ;
  wire \alu_out_q[14]_i_3_n_0 ;
  wire \alu_out_q[14]_i_4_n_0 ;
  wire \alu_out_q[14]_i_5_n_0 ;
  wire \alu_out_q[14]_i_6_n_0 ;
  wire \alu_out_q[14]_i_7_n_0 ;
  wire \alu_out_q[14]_i_8_n_0 ;
  wire \alu_out_q[14]_i_9_n_0 ;
  wire \alu_out_q[15]_i_10_n_0 ;
  wire \alu_out_q[15]_i_11_n_0 ;
  wire \alu_out_q[15]_i_12_n_0 ;
  wire \alu_out_q[15]_i_13_n_0 ;
  wire \alu_out_q[15]_i_14_n_0 ;
  wire \alu_out_q[15]_i_15_n_0 ;
  wire \alu_out_q[15]_i_16_n_0 ;
  wire \alu_out_q[15]_i_17_n_0 ;
  wire \alu_out_q[15]_i_1_n_0 ;
  wire \alu_out_q[15]_i_2_n_0 ;
  wire \alu_out_q[15]_i_3_n_0 ;
  wire \alu_out_q[15]_i_4_n_0 ;
  wire \alu_out_q[15]_i_5_n_0 ;
  wire \alu_out_q[15]_i_6_n_0 ;
  wire \alu_out_q[15]_i_7_n_0 ;
  wire \alu_out_q[15]_i_9_n_0 ;
  wire \alu_out_q[16]_i_10_n_0 ;
  wire \alu_out_q[16]_i_11_n_0 ;
  wire \alu_out_q[16]_i_12_n_0 ;
  wire \alu_out_q[16]_i_1_n_0 ;
  wire \alu_out_q[16]_i_2_n_0 ;
  wire \alu_out_q[16]_i_3_n_0 ;
  wire \alu_out_q[16]_i_4_n_0 ;
  wire \alu_out_q[16]_i_5_n_0 ;
  wire \alu_out_q[16]_i_6_n_0 ;
  wire \alu_out_q[16]_i_7_n_0 ;
  wire \alu_out_q[16]_i_8_n_0 ;
  wire \alu_out_q[16]_i_9_n_0 ;
  wire \alu_out_q[17]_i_10_n_0 ;
  wire \alu_out_q[17]_i_11_n_0 ;
  wire \alu_out_q[17]_i_12_n_0 ;
  wire \alu_out_q[17]_i_1_n_0 ;
  wire \alu_out_q[17]_i_2_n_0 ;
  wire \alu_out_q[17]_i_3_n_0 ;
  wire \alu_out_q[17]_i_4_n_0 ;
  wire \alu_out_q[17]_i_5_n_0 ;
  wire \alu_out_q[17]_i_6_n_0 ;
  wire \alu_out_q[17]_i_7_n_0 ;
  wire \alu_out_q[17]_i_8_n_0 ;
  wire \alu_out_q[17]_i_9_n_0 ;
  wire \alu_out_q[18]_i_10_n_0 ;
  wire \alu_out_q[18]_i_11_n_0 ;
  wire \alu_out_q[18]_i_12_n_0 ;
  wire \alu_out_q[18]_i_1_n_0 ;
  wire \alu_out_q[18]_i_2_n_0 ;
  wire \alu_out_q[18]_i_3_n_0 ;
  wire \alu_out_q[18]_i_4_n_0 ;
  wire \alu_out_q[18]_i_5_n_0 ;
  wire \alu_out_q[18]_i_6_n_0 ;
  wire \alu_out_q[18]_i_7_n_0 ;
  wire \alu_out_q[18]_i_8_n_0 ;
  wire \alu_out_q[18]_i_9_n_0 ;
  wire \alu_out_q[19]_i_10_n_0 ;
  wire \alu_out_q[19]_i_11_n_0 ;
  wire \alu_out_q[19]_i_1_n_0 ;
  wire \alu_out_q[19]_i_2_n_0 ;
  wire \alu_out_q[19]_i_3_n_0 ;
  wire \alu_out_q[19]_i_4_n_0 ;
  wire \alu_out_q[19]_i_5_n_0 ;
  wire \alu_out_q[19]_i_6_n_0 ;
  wire \alu_out_q[19]_i_7_n_0 ;
  wire \alu_out_q[19]_i_8_n_0 ;
  wire \alu_out_q[19]_i_9_n_0 ;
  wire \alu_out_q[1]_i_11_n_0 ;
  wire \alu_out_q[1]_i_12_n_0 ;
  wire \alu_out_q[1]_i_13_n_0 ;
  wire \alu_out_q[1]_i_1_n_0 ;
  wire \alu_out_q[1]_i_3_n_0 ;
  wire \alu_out_q[1]_i_4_n_0 ;
  wire \alu_out_q[1]_i_5_n_0 ;
  wire \alu_out_q[1]_i_6_n_0 ;
  wire \alu_out_q[1]_i_7_n_0 ;
  wire \alu_out_q[1]_i_8_n_0 ;
  wire \alu_out_q[1]_i_9_n_0 ;
  wire \alu_out_q[20]_i_10_n_0 ;
  wire \alu_out_q[20]_i_11_n_0 ;
  wire \alu_out_q[20]_i_1_n_0 ;
  wire \alu_out_q[20]_i_2_n_0 ;
  wire \alu_out_q[20]_i_3_n_0 ;
  wire \alu_out_q[20]_i_4_n_0 ;
  wire \alu_out_q[20]_i_5_n_0 ;
  wire \alu_out_q[20]_i_6_n_0 ;
  wire \alu_out_q[20]_i_7_n_0 ;
  wire \alu_out_q[20]_i_8_n_0 ;
  wire \alu_out_q[20]_i_9_n_0 ;
  wire \alu_out_q[21]_i_10_n_0 ;
  wire \alu_out_q[21]_i_11_n_0 ;
  wire \alu_out_q[21]_i_12_n_0 ;
  wire \alu_out_q[21]_i_13_n_0 ;
  wire \alu_out_q[21]_i_14_n_0 ;
  wire \alu_out_q[21]_i_1_n_0 ;
  wire \alu_out_q[21]_i_2_n_0 ;
  wire \alu_out_q[21]_i_3_n_0 ;
  wire \alu_out_q[21]_i_4_n_0 ;
  wire \alu_out_q[21]_i_5_n_0 ;
  wire \alu_out_q[21]_i_6_n_0 ;
  wire \alu_out_q[21]_i_7_n_0 ;
  wire \alu_out_q[21]_i_8_n_0 ;
  wire \alu_out_q[21]_i_9_n_0 ;
  wire \alu_out_q[22]_i_10_n_0 ;
  wire \alu_out_q[22]_i_11_n_0 ;
  wire \alu_out_q[22]_i_12_n_0 ;
  wire \alu_out_q[22]_i_13_n_0 ;
  wire \alu_out_q[22]_i_14_n_0 ;
  wire \alu_out_q[22]_i_15_n_0 ;
  wire \alu_out_q[22]_i_16_n_0 ;
  wire \alu_out_q[22]_i_1_n_0 ;
  wire \alu_out_q[22]_i_2_n_0 ;
  wire \alu_out_q[22]_i_3_n_0 ;
  wire \alu_out_q[22]_i_4_n_0 ;
  wire \alu_out_q[22]_i_5_n_0 ;
  wire \alu_out_q[22]_i_6_n_0 ;
  wire \alu_out_q[22]_i_7_n_0 ;
  wire \alu_out_q[22]_i_8_n_0 ;
  wire \alu_out_q[22]_i_9_n_0 ;
  wire \alu_out_q[23]_i_10_n_0 ;
  wire \alu_out_q[23]_i_11_n_0 ;
  wire \alu_out_q[23]_i_12_n_0 ;
  wire \alu_out_q[23]_i_13_n_0 ;
  wire \alu_out_q[23]_i_14_n_0 ;
  wire \alu_out_q[23]_i_15_n_0 ;
  wire \alu_out_q[23]_i_16_n_0 ;
  wire \alu_out_q[23]_i_1_n_0 ;
  wire \alu_out_q[23]_i_3_n_0 ;
  wire \alu_out_q[23]_i_4_n_0 ;
  wire \alu_out_q[23]_i_5_n_0 ;
  wire \alu_out_q[23]_i_7_n_0 ;
  wire \alu_out_q[23]_i_8_n_0 ;
  wire \alu_out_q[23]_i_9_n_0 ;
  wire \alu_out_q[24]_i_1_n_0 ;
  wire \alu_out_q[24]_i_2_n_0 ;
  wire \alu_out_q[24]_i_3_n_0 ;
  wire \alu_out_q[24]_i_4_n_0 ;
  wire \alu_out_q[24]_i_5_n_0 ;
  wire \alu_out_q[24]_i_6_n_0 ;
  wire \alu_out_q[24]_i_7_n_0 ;
  wire \alu_out_q[24]_i_8_n_0 ;
  wire \alu_out_q[25]_i_1_n_0 ;
  wire \alu_out_q[25]_i_2_n_0 ;
  wire \alu_out_q[25]_i_3_n_0 ;
  wire \alu_out_q[25]_i_4_n_0 ;
  wire \alu_out_q[25]_i_5_n_0 ;
  wire \alu_out_q[25]_i_6_n_0 ;
  wire \alu_out_q[25]_i_7_n_0 ;
  wire \alu_out_q[25]_i_8_n_0 ;
  wire \alu_out_q[25]_i_9_n_0 ;
  wire \alu_out_q[26]_i_10_n_0 ;
  wire \alu_out_q[26]_i_1_n_0 ;
  wire \alu_out_q[26]_i_2_n_0 ;
  wire \alu_out_q[26]_i_3_n_0 ;
  wire \alu_out_q[26]_i_4_n_0 ;
  wire \alu_out_q[26]_i_5_n_0 ;
  wire \alu_out_q[26]_i_6_n_0 ;
  wire \alu_out_q[26]_i_7_n_0 ;
  wire \alu_out_q[26]_i_8_n_0 ;
  wire \alu_out_q[26]_i_9_n_0 ;
  wire \alu_out_q[27]_i_10_n_0 ;
  wire \alu_out_q[27]_i_11_n_0 ;
  wire \alu_out_q[27]_i_12_n_0 ;
  wire \alu_out_q[27]_i_13_n_0 ;
  wire \alu_out_q[27]_i_14_n_0 ;
  wire \alu_out_q[27]_i_1_n_0 ;
  wire \alu_out_q[27]_i_3_n_0 ;
  wire \alu_out_q[27]_i_4_n_0 ;
  wire \alu_out_q[27]_i_5_n_0 ;
  wire \alu_out_q[27]_i_6_n_0 ;
  wire \alu_out_q[27]_i_7_n_0 ;
  wire \alu_out_q[27]_i_8_n_0 ;
  wire \alu_out_q[27]_i_9_n_0 ;
  wire \alu_out_q[28]_i_10_n_0 ;
  wire \alu_out_q[28]_i_1_n_0 ;
  wire \alu_out_q[28]_i_2_n_0 ;
  wire \alu_out_q[28]_i_3_n_0 ;
  wire \alu_out_q[28]_i_4_n_0 ;
  wire \alu_out_q[28]_i_5_n_0 ;
  wire \alu_out_q[28]_i_6_n_0 ;
  wire \alu_out_q[28]_i_7_n_0 ;
  wire \alu_out_q[28]_i_8_n_0 ;
  wire \alu_out_q[28]_i_9_n_0 ;
  wire \alu_out_q[29]_i_10_n_0 ;
  wire \alu_out_q[29]_i_11_n_0 ;
  wire \alu_out_q[29]_i_12_n_0 ;
  wire \alu_out_q[29]_i_1_n_0 ;
  wire \alu_out_q[29]_i_2_n_0 ;
  wire \alu_out_q[29]_i_3_n_0 ;
  wire \alu_out_q[29]_i_4_n_0 ;
  wire \alu_out_q[29]_i_5_n_0 ;
  wire \alu_out_q[29]_i_6_n_0 ;
  wire \alu_out_q[29]_i_7_n_0 ;
  wire \alu_out_q[29]_i_8_n_0 ;
  wire \alu_out_q[29]_i_9_n_0 ;
  wire \alu_out_q[2]_i_10_n_0 ;
  wire \alu_out_q[2]_i_1_n_0 ;
  wire \alu_out_q[2]_i_2_n_0 ;
  wire \alu_out_q[2]_i_3_n_0 ;
  wire \alu_out_q[2]_i_4_n_0 ;
  wire \alu_out_q[2]_i_5_n_0 ;
  wire \alu_out_q[2]_i_6_n_0 ;
  wire \alu_out_q[2]_i_7_n_0 ;
  wire \alu_out_q[2]_i_8_n_0 ;
  wire \alu_out_q[2]_i_9_n_0 ;
  wire \alu_out_q[30]_i_10_n_0 ;
  wire \alu_out_q[30]_i_11_n_0 ;
  wire \alu_out_q[30]_i_12_n_0 ;
  wire \alu_out_q[30]_i_13_n_0 ;
  wire \alu_out_q[30]_i_1_n_0 ;
  wire \alu_out_q[30]_i_2_n_0 ;
  wire \alu_out_q[30]_i_3_n_0 ;
  wire \alu_out_q[30]_i_4_n_0 ;
  wire \alu_out_q[30]_i_5_n_0 ;
  wire \alu_out_q[30]_i_6_n_0 ;
  wire \alu_out_q[30]_i_8_n_0 ;
  wire \alu_out_q[30]_i_9_n_0 ;
  wire \alu_out_q[31]_i_10_n_0 ;
  wire \alu_out_q[31]_i_11_n_0 ;
  wire \alu_out_q[31]_i_12_n_0 ;
  wire \alu_out_q[31]_i_13_n_0 ;
  wire \alu_out_q[31]_i_14_n_0 ;
  wire \alu_out_q[31]_i_15_n_0 ;
  wire \alu_out_q[31]_i_16_n_0 ;
  wire \alu_out_q[31]_i_17_n_0 ;
  wire \alu_out_q[31]_i_18_n_0 ;
  wire \alu_out_q[31]_i_19_n_0 ;
  wire \alu_out_q[31]_i_20_n_0 ;
  wire \alu_out_q[31]_i_21_n_0 ;
  wire \alu_out_q[31]_i_22_n_0 ;
  wire \alu_out_q[31]_i_23_n_0 ;
  wire \alu_out_q[31]_i_2_n_0 ;
  wire \alu_out_q[31]_i_4_n_0 ;
  wire \alu_out_q[31]_i_5_n_0 ;
  wire \alu_out_q[31]_i_6_n_0 ;
  wire \alu_out_q[31]_i_7_n_0 ;
  wire \alu_out_q[31]_i_8_n_0 ;
  wire \alu_out_q[31]_i_9_n_0 ;
  wire \alu_out_q[3]_i_10_n_0 ;
  wire \alu_out_q[3]_i_1_n_0 ;
  wire \alu_out_q[3]_i_2_n_0 ;
  wire \alu_out_q[3]_i_3_n_0 ;
  wire \alu_out_q[3]_i_4_n_0 ;
  wire \alu_out_q[3]_i_5_n_0 ;
  wire \alu_out_q[3]_i_6_n_0 ;
  wire \alu_out_q[3]_i_7_n_0 ;
  wire \alu_out_q[3]_i_8_n_0 ;
  wire \alu_out_q[3]_i_9_n_0 ;
  wire \alu_out_q[4]_i_10_n_0 ;
  wire \alu_out_q[4]_i_1_n_0 ;
  wire \alu_out_q[4]_i_2_n_0 ;
  wire \alu_out_q[4]_i_3_n_0 ;
  wire \alu_out_q[4]_i_4_n_0 ;
  wire \alu_out_q[4]_i_5_n_0 ;
  wire \alu_out_q[4]_i_6_n_0 ;
  wire \alu_out_q[4]_i_7_n_0 ;
  wire \alu_out_q[4]_i_8_n_0 ;
  wire \alu_out_q[4]_i_9_n_0 ;
  wire \alu_out_q[5]_i_1_n_0 ;
  wire \alu_out_q[5]_i_2_n_0 ;
  wire \alu_out_q[5]_i_3_n_0 ;
  wire \alu_out_q[5]_i_4_n_0 ;
  wire \alu_out_q[5]_i_5_n_0 ;
  wire \alu_out_q[5]_i_6_n_0 ;
  wire \alu_out_q[5]_i_7_n_0 ;
  wire \alu_out_q[5]_i_8_n_0 ;
  wire \alu_out_q[5]_i_9_n_0 ;
  wire \alu_out_q[6]_i_10_n_0 ;
  wire \alu_out_q[6]_i_11_n_0 ;
  wire \alu_out_q[6]_i_1_n_0 ;
  wire \alu_out_q[6]_i_2_n_0 ;
  wire \alu_out_q[6]_i_3_n_0 ;
  wire \alu_out_q[6]_i_4_n_0 ;
  wire \alu_out_q[6]_i_5_n_0 ;
  wire \alu_out_q[6]_i_6_n_0 ;
  wire \alu_out_q[6]_i_7_n_0 ;
  wire \alu_out_q[6]_i_8_n_0 ;
  wire \alu_out_q[6]_i_9_n_0 ;
  wire \alu_out_q[7]_i_10_n_0 ;
  wire \alu_out_q[7]_i_11_n_0 ;
  wire \alu_out_q[7]_i_12_n_0 ;
  wire \alu_out_q[7]_i_13_n_0 ;
  wire \alu_out_q[7]_i_14_n_0 ;
  wire \alu_out_q[7]_i_15_n_0 ;
  wire \alu_out_q[7]_i_16_n_0 ;
  wire \alu_out_q[7]_i_17_n_0 ;
  wire \alu_out_q[7]_i_1_n_0 ;
  wire \alu_out_q[7]_i_2_n_0 ;
  wire \alu_out_q[7]_i_3_n_0 ;
  wire \alu_out_q[7]_i_4_n_0 ;
  wire \alu_out_q[7]_i_5_n_0 ;
  wire \alu_out_q[7]_i_6_n_0 ;
  wire \alu_out_q[7]_i_7_n_0 ;
  wire \alu_out_q[7]_i_9_n_0 ;
  wire \alu_out_q[8]_i_10_n_0 ;
  wire \alu_out_q[8]_i_11_n_0 ;
  wire \alu_out_q[8]_i_12_n_0 ;
  wire \alu_out_q[8]_i_13_n_0 ;
  wire \alu_out_q[8]_i_1_n_0 ;
  wire \alu_out_q[8]_i_2_n_0 ;
  wire \alu_out_q[8]_i_3_n_0 ;
  wire \alu_out_q[8]_i_4_n_0 ;
  wire \alu_out_q[8]_i_5_n_0 ;
  wire \alu_out_q[8]_i_6_n_0 ;
  wire \alu_out_q[8]_i_7_n_0 ;
  wire \alu_out_q[8]_i_8_n_0 ;
  wire \alu_out_q[8]_i_9_n_0 ;
  wire \alu_out_q[9]_i_10_n_0 ;
  wire \alu_out_q[9]_i_11_n_0 ;
  wire \alu_out_q[9]_i_12_n_0 ;
  wire \alu_out_q[9]_i_1_n_0 ;
  wire \alu_out_q[9]_i_2_n_0 ;
  wire \alu_out_q[9]_i_3_n_0 ;
  wire \alu_out_q[9]_i_4_n_0 ;
  wire \alu_out_q[9]_i_5_n_0 ;
  wire \alu_out_q[9]_i_6_n_0 ;
  wire \alu_out_q[9]_i_7_n_0 ;
  wire \alu_out_q[9]_i_8_n_0 ;
  wire \alu_out_q[9]_i_9_n_0 ;
  wire \alu_out_q_reg[11]_i_8_n_0 ;
  wire \alu_out_q_reg[11]_i_8_n_4 ;
  wire \alu_out_q_reg[11]_i_8_n_5 ;
  wire \alu_out_q_reg[11]_i_8_n_6 ;
  wire \alu_out_q_reg[11]_i_8_n_7 ;
  wire \alu_out_q_reg[15]_i_8_n_0 ;
  wire \alu_out_q_reg[15]_i_8_n_4 ;
  wire \alu_out_q_reg[15]_i_8_n_5 ;
  wire \alu_out_q_reg[15]_i_8_n_6 ;
  wire \alu_out_q_reg[15]_i_8_n_7 ;
  wire \alu_out_q_reg[1]_i_2_n_0 ;
  wire \alu_out_q_reg[1]_i_2_n_4 ;
  wire \alu_out_q_reg[1]_i_2_n_5 ;
  wire \alu_out_q_reg[1]_i_2_n_6 ;
  wire \alu_out_q_reg[1]_i_2_n_7 ;
  wire \alu_out_q_reg[23]_i_2_n_0 ;
  wire \alu_out_q_reg[23]_i_2_n_4 ;
  wire \alu_out_q_reg[23]_i_2_n_5 ;
  wire \alu_out_q_reg[23]_i_2_n_6 ;
  wire \alu_out_q_reg[23]_i_2_n_7 ;
  wire \alu_out_q_reg[23]_i_6_n_0 ;
  wire \alu_out_q_reg[23]_i_6_n_4 ;
  wire \alu_out_q_reg[23]_i_6_n_5 ;
  wire \alu_out_q_reg[23]_i_6_n_6 ;
  wire \alu_out_q_reg[23]_i_6_n_7 ;
  wire \alu_out_q_reg[27]_i_2_n_0 ;
  wire \alu_out_q_reg[27]_i_2_n_4 ;
  wire \alu_out_q_reg[27]_i_2_n_5 ;
  wire \alu_out_q_reg[27]_i_2_n_6 ;
  wire \alu_out_q_reg[27]_i_2_n_7 ;
  wire \alu_out_q_reg[31]_i_3_n_4 ;
  wire \alu_out_q_reg[31]_i_3_n_5 ;
  wire \alu_out_q_reg[31]_i_3_n_6 ;
  wire \alu_out_q_reg[31]_i_3_n_7 ;
  wire \alu_out_q_reg[7]_i_8_n_0 ;
  wire \alu_out_q_reg[7]_i_8_n_4 ;
  wire \alu_out_q_reg[7]_i_8_n_5 ;
  wire \alu_out_q_reg[7]_i_8_n_6 ;
  wire \alu_out_q_reg[7]_i_8_n_7 ;
  wire \bit_duration[15]_i_4_n_0 ;
  wire boot;
  wire [0:0]boot_ctr_req;
  wire boot_reset;
  wire clk_IBUF_BUFG;
  wire \count_cycle[0]_i_2_n_0 ;
  wire \count_cycle_reg[0]_i_1_n_0 ;
  wire \count_cycle_reg[0]_i_1_n_4 ;
  wire \count_cycle_reg[0]_i_1_n_5 ;
  wire \count_cycle_reg[0]_i_1_n_6 ;
  wire \count_cycle_reg[0]_i_1_n_7 ;
  wire \count_cycle_reg[12]_i_1_n_0 ;
  wire \count_cycle_reg[12]_i_1_n_4 ;
  wire \count_cycle_reg[12]_i_1_n_5 ;
  wire \count_cycle_reg[12]_i_1_n_6 ;
  wire \count_cycle_reg[12]_i_1_n_7 ;
  wire \count_cycle_reg[16]_i_1_n_0 ;
  wire \count_cycle_reg[16]_i_1_n_4 ;
  wire \count_cycle_reg[16]_i_1_n_5 ;
  wire \count_cycle_reg[16]_i_1_n_6 ;
  wire \count_cycle_reg[16]_i_1_n_7 ;
  wire \count_cycle_reg[20]_i_1_n_0 ;
  wire \count_cycle_reg[20]_i_1_n_4 ;
  wire \count_cycle_reg[20]_i_1_n_5 ;
  wire \count_cycle_reg[20]_i_1_n_6 ;
  wire \count_cycle_reg[20]_i_1_n_7 ;
  wire \count_cycle_reg[24]_i_1_n_0 ;
  wire \count_cycle_reg[24]_i_1_n_4 ;
  wire \count_cycle_reg[24]_i_1_n_5 ;
  wire \count_cycle_reg[24]_i_1_n_6 ;
  wire \count_cycle_reg[24]_i_1_n_7 ;
  wire \count_cycle_reg[28]_i_1_n_0 ;
  wire \count_cycle_reg[28]_i_1_n_4 ;
  wire \count_cycle_reg[28]_i_1_n_5 ;
  wire \count_cycle_reg[28]_i_1_n_6 ;
  wire \count_cycle_reg[28]_i_1_n_7 ;
  wire \count_cycle_reg[32]_i_1_n_0 ;
  wire \count_cycle_reg[32]_i_1_n_4 ;
  wire \count_cycle_reg[32]_i_1_n_5 ;
  wire \count_cycle_reg[32]_i_1_n_6 ;
  wire \count_cycle_reg[32]_i_1_n_7 ;
  wire \count_cycle_reg[36]_i_1_n_0 ;
  wire \count_cycle_reg[36]_i_1_n_4 ;
  wire \count_cycle_reg[36]_i_1_n_5 ;
  wire \count_cycle_reg[36]_i_1_n_6 ;
  wire \count_cycle_reg[36]_i_1_n_7 ;
  wire \count_cycle_reg[40]_i_1_n_0 ;
  wire \count_cycle_reg[40]_i_1_n_4 ;
  wire \count_cycle_reg[40]_i_1_n_5 ;
  wire \count_cycle_reg[40]_i_1_n_6 ;
  wire \count_cycle_reg[40]_i_1_n_7 ;
  wire \count_cycle_reg[44]_i_1_n_0 ;
  wire \count_cycle_reg[44]_i_1_n_4 ;
  wire \count_cycle_reg[44]_i_1_n_5 ;
  wire \count_cycle_reg[44]_i_1_n_6 ;
  wire \count_cycle_reg[44]_i_1_n_7 ;
  wire \count_cycle_reg[48]_i_1_n_0 ;
  wire \count_cycle_reg[48]_i_1_n_4 ;
  wire \count_cycle_reg[48]_i_1_n_5 ;
  wire \count_cycle_reg[48]_i_1_n_6 ;
  wire \count_cycle_reg[48]_i_1_n_7 ;
  wire \count_cycle_reg[4]_i_1_n_0 ;
  wire \count_cycle_reg[4]_i_1_n_4 ;
  wire \count_cycle_reg[4]_i_1_n_5 ;
  wire \count_cycle_reg[4]_i_1_n_6 ;
  wire \count_cycle_reg[4]_i_1_n_7 ;
  wire \count_cycle_reg[52]_i_1_n_0 ;
  wire \count_cycle_reg[52]_i_1_n_4 ;
  wire \count_cycle_reg[52]_i_1_n_5 ;
  wire \count_cycle_reg[52]_i_1_n_6 ;
  wire \count_cycle_reg[52]_i_1_n_7 ;
  wire \count_cycle_reg[56]_i_1_n_0 ;
  wire \count_cycle_reg[56]_i_1_n_4 ;
  wire \count_cycle_reg[56]_i_1_n_5 ;
  wire \count_cycle_reg[56]_i_1_n_6 ;
  wire \count_cycle_reg[56]_i_1_n_7 ;
  wire \count_cycle_reg[60]_i_1_n_4 ;
  wire \count_cycle_reg[60]_i_1_n_5 ;
  wire \count_cycle_reg[60]_i_1_n_6 ;
  wire \count_cycle_reg[60]_i_1_n_7 ;
  wire \count_cycle_reg[8]_i_1_n_0 ;
  wire \count_cycle_reg[8]_i_1_n_4 ;
  wire \count_cycle_reg[8]_i_1_n_5 ;
  wire \count_cycle_reg[8]_i_1_n_6 ;
  wire \count_cycle_reg[8]_i_1_n_7 ;
  wire \count_cycle_reg_n_0_[0] ;
  wire \count_cycle_reg_n_0_[10] ;
  wire \count_cycle_reg_n_0_[11] ;
  wire \count_cycle_reg_n_0_[12] ;
  wire \count_cycle_reg_n_0_[13] ;
  wire \count_cycle_reg_n_0_[14] ;
  wire \count_cycle_reg_n_0_[15] ;
  wire \count_cycle_reg_n_0_[16] ;
  wire \count_cycle_reg_n_0_[17] ;
  wire \count_cycle_reg_n_0_[18] ;
  wire \count_cycle_reg_n_0_[19] ;
  wire \count_cycle_reg_n_0_[1] ;
  wire \count_cycle_reg_n_0_[20] ;
  wire \count_cycle_reg_n_0_[21] ;
  wire \count_cycle_reg_n_0_[22] ;
  wire \count_cycle_reg_n_0_[23] ;
  wire \count_cycle_reg_n_0_[24] ;
  wire \count_cycle_reg_n_0_[25] ;
  wire \count_cycle_reg_n_0_[26] ;
  wire \count_cycle_reg_n_0_[27] ;
  wire \count_cycle_reg_n_0_[28] ;
  wire \count_cycle_reg_n_0_[29] ;
  wire \count_cycle_reg_n_0_[2] ;
  wire \count_cycle_reg_n_0_[30] ;
  wire \count_cycle_reg_n_0_[31] ;
  wire \count_cycle_reg_n_0_[3] ;
  wire \count_cycle_reg_n_0_[4] ;
  wire \count_cycle_reg_n_0_[5] ;
  wire \count_cycle_reg_n_0_[6] ;
  wire \count_cycle_reg_n_0_[7] ;
  wire \count_cycle_reg_n_0_[8] ;
  wire \count_cycle_reg_n_0_[9] ;
  wire count_instr;
  wire \count_instr[0]_i_3_n_0 ;
  wire \count_instr_reg[0]_i_2_n_0 ;
  wire \count_instr_reg[0]_i_2_n_4 ;
  wire \count_instr_reg[0]_i_2_n_5 ;
  wire \count_instr_reg[0]_i_2_n_6 ;
  wire \count_instr_reg[0]_i_2_n_7 ;
  wire \count_instr_reg[12]_i_1_n_0 ;
  wire \count_instr_reg[12]_i_1_n_4 ;
  wire \count_instr_reg[12]_i_1_n_5 ;
  wire \count_instr_reg[12]_i_1_n_6 ;
  wire \count_instr_reg[12]_i_1_n_7 ;
  wire \count_instr_reg[16]_i_1_n_0 ;
  wire \count_instr_reg[16]_i_1_n_4 ;
  wire \count_instr_reg[16]_i_1_n_5 ;
  wire \count_instr_reg[16]_i_1_n_6 ;
  wire \count_instr_reg[16]_i_1_n_7 ;
  wire \count_instr_reg[20]_i_1_n_0 ;
  wire \count_instr_reg[20]_i_1_n_4 ;
  wire \count_instr_reg[20]_i_1_n_5 ;
  wire \count_instr_reg[20]_i_1_n_6 ;
  wire \count_instr_reg[20]_i_1_n_7 ;
  wire \count_instr_reg[24]_i_1_n_0 ;
  wire \count_instr_reg[24]_i_1_n_4 ;
  wire \count_instr_reg[24]_i_1_n_5 ;
  wire \count_instr_reg[24]_i_1_n_6 ;
  wire \count_instr_reg[24]_i_1_n_7 ;
  wire \count_instr_reg[28]_i_1_n_0 ;
  wire \count_instr_reg[28]_i_1_n_4 ;
  wire \count_instr_reg[28]_i_1_n_5 ;
  wire \count_instr_reg[28]_i_1_n_6 ;
  wire \count_instr_reg[28]_i_1_n_7 ;
  wire \count_instr_reg[32]_i_1_n_0 ;
  wire \count_instr_reg[32]_i_1_n_4 ;
  wire \count_instr_reg[32]_i_1_n_5 ;
  wire \count_instr_reg[32]_i_1_n_6 ;
  wire \count_instr_reg[32]_i_1_n_7 ;
  wire \count_instr_reg[36]_i_1_n_0 ;
  wire \count_instr_reg[36]_i_1_n_4 ;
  wire \count_instr_reg[36]_i_1_n_5 ;
  wire \count_instr_reg[36]_i_1_n_6 ;
  wire \count_instr_reg[36]_i_1_n_7 ;
  wire \count_instr_reg[40]_i_1_n_0 ;
  wire \count_instr_reg[40]_i_1_n_4 ;
  wire \count_instr_reg[40]_i_1_n_5 ;
  wire \count_instr_reg[40]_i_1_n_6 ;
  wire \count_instr_reg[40]_i_1_n_7 ;
  wire \count_instr_reg[44]_i_1_n_0 ;
  wire \count_instr_reg[44]_i_1_n_4 ;
  wire \count_instr_reg[44]_i_1_n_5 ;
  wire \count_instr_reg[44]_i_1_n_6 ;
  wire \count_instr_reg[44]_i_1_n_7 ;
  wire \count_instr_reg[48]_i_1_n_0 ;
  wire \count_instr_reg[48]_i_1_n_4 ;
  wire \count_instr_reg[48]_i_1_n_5 ;
  wire \count_instr_reg[48]_i_1_n_6 ;
  wire \count_instr_reg[48]_i_1_n_7 ;
  wire \count_instr_reg[4]_i_1_n_0 ;
  wire \count_instr_reg[4]_i_1_n_4 ;
  wire \count_instr_reg[4]_i_1_n_5 ;
  wire \count_instr_reg[4]_i_1_n_6 ;
  wire \count_instr_reg[4]_i_1_n_7 ;
  wire \count_instr_reg[52]_i_1_n_0 ;
  wire \count_instr_reg[52]_i_1_n_4 ;
  wire \count_instr_reg[52]_i_1_n_5 ;
  wire \count_instr_reg[52]_i_1_n_6 ;
  wire \count_instr_reg[52]_i_1_n_7 ;
  wire \count_instr_reg[56]_i_1_n_0 ;
  wire \count_instr_reg[56]_i_1_n_4 ;
  wire \count_instr_reg[56]_i_1_n_5 ;
  wire \count_instr_reg[56]_i_1_n_6 ;
  wire \count_instr_reg[56]_i_1_n_7 ;
  wire \count_instr_reg[60]_i_1_n_4 ;
  wire \count_instr_reg[60]_i_1_n_5 ;
  wire \count_instr_reg[60]_i_1_n_6 ;
  wire \count_instr_reg[60]_i_1_n_7 ;
  wire \count_instr_reg[8]_i_1_n_0 ;
  wire \count_instr_reg[8]_i_1_n_4 ;
  wire \count_instr_reg[8]_i_1_n_5 ;
  wire \count_instr_reg[8]_i_1_n_6 ;
  wire \count_instr_reg[8]_i_1_n_7 ;
  wire \count_instr_reg_n_0_[0] ;
  wire \count_instr_reg_n_0_[10] ;
  wire \count_instr_reg_n_0_[11] ;
  wire \count_instr_reg_n_0_[12] ;
  wire \count_instr_reg_n_0_[13] ;
  wire \count_instr_reg_n_0_[14] ;
  wire \count_instr_reg_n_0_[15] ;
  wire \count_instr_reg_n_0_[16] ;
  wire \count_instr_reg_n_0_[17] ;
  wire \count_instr_reg_n_0_[18] ;
  wire \count_instr_reg_n_0_[19] ;
  wire \count_instr_reg_n_0_[1] ;
  wire \count_instr_reg_n_0_[20] ;
  wire \count_instr_reg_n_0_[21] ;
  wire \count_instr_reg_n_0_[22] ;
  wire \count_instr_reg_n_0_[23] ;
  wire \count_instr_reg_n_0_[24] ;
  wire \count_instr_reg_n_0_[25] ;
  wire \count_instr_reg_n_0_[26] ;
  wire \count_instr_reg_n_0_[27] ;
  wire \count_instr_reg_n_0_[28] ;
  wire \count_instr_reg_n_0_[29] ;
  wire \count_instr_reg_n_0_[2] ;
  wire \count_instr_reg_n_0_[30] ;
  wire \count_instr_reg_n_0_[31] ;
  wire \count_instr_reg_n_0_[3] ;
  wire \count_instr_reg_n_0_[4] ;
  wire \count_instr_reg_n_0_[5] ;
  wire \count_instr_reg_n_0_[6] ;
  wire \count_instr_reg_n_0_[7] ;
  wire \count_instr_reg_n_0_[8] ;
  wire \count_instr_reg_n_0_[9] ;
  wire cpu_rst_req;
  wire cpu_rst_req_reg;
  wire [7:0]cpu_state0_out;
  wire \cpu_state[1]_i_2_n_0 ;
  wire \cpu_state[3]_i_2_n_0 ;
  wire \cpu_state[3]_i_3_n_0 ;
  wire \cpu_state[6]_i_2_n_0 ;
  wire \cpu_state[6]_i_3_n_0 ;
  wire \cpu_state[7]_i_10_n_0 ;
  wire \cpu_state[7]_i_1_n_0 ;
  wire \cpu_state[7]_i_4_n_0 ;
  wire \cpu_state[7]_i_6_n_0 ;
  wire \cpu_state[7]_i_7_n_0 ;
  wire \cpu_state[7]_i_8_n_0 ;
  wire \cpu_state[7]_i_9_n_0 ;
  wire \cpu_state_reg[1]_0 ;
  wire \cpu_state_reg[1]_1 ;
  wire \cpu_state_reg[3]_0 ;
  wire \cpu_state_reg[3]_1 ;
  wire [0:0]\cpu_state_reg[5]_0 ;
  wire [2:0]\cpu_state_reg[6]_0 ;
  wire \cpu_state_reg[6]_1 ;
  wire \cpu_state_reg[6]_2 ;
  wire \cpu_state_reg[7]_0 ;
  wire \cpu_state_reg[7]_1 ;
  wire \cpu_state_reg_n_0_[1] ;
  wire \cpu_state_reg_n_0_[5] ;
  wire \cpu_state_reg_n_0_[7] ;
  wire cpuregs_reg_r1_0_31_0_5_i_10_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_10_n_4;
  wire cpuregs_reg_r1_0_31_0_5_i_10_n_5;
  wire cpuregs_reg_r1_0_31_0_5_i_10_n_6;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_4;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_5;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_6;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_7;
  wire cpuregs_reg_r1_0_31_0_5_i_12_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_1_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_2_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_3_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_4_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_5_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_6_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_7_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_8_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_9_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_1_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_2_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_3_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_4_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_5_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_6_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_4;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_5;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_6;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_7;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_4;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_5;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_6;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_7;
  wire cpuregs_reg_r1_0_31_18_23_i_1_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_2_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_3_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_4_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_5_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_6_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_4;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_5;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_6;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_7;
  wire cpuregs_reg_r1_0_31_24_29_i_1_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_2_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_3_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_4_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_5_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_6_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_4;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_5;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_6;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_7;
  wire cpuregs_reg_r1_0_31_24_29_i_8_n_4;
  wire cpuregs_reg_r1_0_31_24_29_i_8_n_5;
  wire cpuregs_reg_r1_0_31_24_29_i_8_n_6;
  wire cpuregs_reg_r1_0_31_24_29_i_8_n_7;
  wire cpuregs_reg_r1_0_31_30_31_i_1_n_0;
  wire cpuregs_reg_r1_0_31_30_31_i_2_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_1_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_2_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_3_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_4_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_5_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_6_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_4;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_5;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_6;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_7;
  wire [31:1]current_pc;
  wire [31:0]data2;
  wire [31:0]data4;
  wire \decoded_imm[0]_i_1_n_0 ;
  wire \decoded_imm[10]_i_1_n_0 ;
  wire \decoded_imm[11]_i_1_n_0 ;
  wire \decoded_imm[11]_i_2_n_0 ;
  wire \decoded_imm[12]_i_1_n_0 ;
  wire \decoded_imm[13]_i_1_n_0 ;
  wire \decoded_imm[14]_i_1_n_0 ;
  wire \decoded_imm[15]_i_1_n_0 ;
  wire \decoded_imm[16]_i_1_n_0 ;
  wire \decoded_imm[17]_i_1_n_0 ;
  wire \decoded_imm[18]_i_1_n_0 ;
  wire \decoded_imm[19]_i_1_n_0 ;
  wire \decoded_imm[1]_i_1_n_0 ;
  wire \decoded_imm[20]_i_1_n_0 ;
  wire \decoded_imm[21]_i_1_n_0 ;
  wire \decoded_imm[22]_i_1_n_0 ;
  wire \decoded_imm[23]_i_1_n_0 ;
  wire \decoded_imm[24]_i_1_n_0 ;
  wire \decoded_imm[25]_i_1_n_0 ;
  wire \decoded_imm[26]_i_1_n_0 ;
  wire \decoded_imm[27]_i_1_n_0 ;
  wire \decoded_imm[28]_i_1_n_0 ;
  wire \decoded_imm[29]_i_1_n_0 ;
  wire \decoded_imm[2]_i_1_n_0 ;
  wire \decoded_imm[30]_i_1_n_0 ;
  wire \decoded_imm[31]_i_1_n_0 ;
  wire \decoded_imm[31]_i_2_n_0 ;
  wire \decoded_imm[31]_i_3_n_0 ;
  wire \decoded_imm[3]_i_1_n_0 ;
  wire \decoded_imm[4]_i_1_n_0 ;
  wire \decoded_imm[5]_i_1_n_0 ;
  wire \decoded_imm[6]_i_1_n_0 ;
  wire \decoded_imm[7]_i_1_n_0 ;
  wire \decoded_imm[8]_i_1_n_0 ;
  wire \decoded_imm[9]_i_1_n_0 ;
  wire \decoded_imm_reg_n_0_[0] ;
  wire \decoded_imm_reg_n_0_[10] ;
  wire \decoded_imm_reg_n_0_[11] ;
  wire \decoded_imm_reg_n_0_[12] ;
  wire \decoded_imm_reg_n_0_[13] ;
  wire \decoded_imm_reg_n_0_[14] ;
  wire \decoded_imm_reg_n_0_[15] ;
  wire \decoded_imm_reg_n_0_[16] ;
  wire \decoded_imm_reg_n_0_[17] ;
  wire \decoded_imm_reg_n_0_[18] ;
  wire \decoded_imm_reg_n_0_[19] ;
  wire \decoded_imm_reg_n_0_[1] ;
  wire \decoded_imm_reg_n_0_[20] ;
  wire \decoded_imm_reg_n_0_[21] ;
  wire \decoded_imm_reg_n_0_[22] ;
  wire \decoded_imm_reg_n_0_[23] ;
  wire \decoded_imm_reg_n_0_[24] ;
  wire \decoded_imm_reg_n_0_[25] ;
  wire \decoded_imm_reg_n_0_[26] ;
  wire \decoded_imm_reg_n_0_[27] ;
  wire \decoded_imm_reg_n_0_[28] ;
  wire \decoded_imm_reg_n_0_[29] ;
  wire \decoded_imm_reg_n_0_[2] ;
  wire \decoded_imm_reg_n_0_[30] ;
  wire \decoded_imm_reg_n_0_[31] ;
  wire \decoded_imm_reg_n_0_[3] ;
  wire \decoded_imm_reg_n_0_[4] ;
  wire \decoded_imm_reg_n_0_[5] ;
  wire \decoded_imm_reg_n_0_[6] ;
  wire \decoded_imm_reg_n_0_[7] ;
  wire \decoded_imm_reg_n_0_[8] ;
  wire \decoded_imm_reg_n_0_[9] ;
  wire [30:1]decoded_imm_uj;
  wire [9:0]\decoded_imm_uj_reg[30]_0 ;
  wire [4:0]decoded_rd;
  wire [4:0]\decoded_rd_reg[4]_0 ;
  wire [4:0]decoded_rs1;
  wire [4:0]decoded_rs1__0;
  wire [4:0]\decoded_rs1_reg_rep[4]_0 ;
  wire [4:0]decoded_rs2;
  wire decoder_pseudo_trigger;
  wire decoder_pseudo_trigger_i_2_n_0;
  wire decoder_pseudo_trigger_i_3_n_0;
  wire decoder_pseudo_trigger_reg_n_0;
  wire decoder_trigger_i_12_n_0;
  wire decoder_trigger_i_13_n_0;
  wire decoder_trigger_i_14_n_0;
  wire decoder_trigger_i_15_n_0;
  wire decoder_trigger_i_17_n_0;
  wire decoder_trigger_i_18_n_0;
  wire decoder_trigger_i_19_n_0;
  wire decoder_trigger_i_1_n_0;
  wire decoder_trigger_i_20_n_0;
  wire decoder_trigger_i_21_n_0;
  wire decoder_trigger_i_22_n_0;
  wire decoder_trigger_i_23_n_0;
  wire decoder_trigger_i_24_n_0;
  wire decoder_trigger_i_26_n_0;
  wire decoder_trigger_i_27_n_0;
  wire decoder_trigger_i_28_n_0;
  wire decoder_trigger_i_29_n_0;
  wire decoder_trigger_i_30_n_0;
  wire decoder_trigger_i_31_n_0;
  wire decoder_trigger_i_32_n_0;
  wire decoder_trigger_i_33_n_0;
  wire decoder_trigger_i_34_n_0;
  wire decoder_trigger_i_35_n_0;
  wire decoder_trigger_i_36_n_0;
  wire decoder_trigger_i_37_n_0;
  wire decoder_trigger_i_39_n_0;
  wire decoder_trigger_i_40_n_0;
  wire decoder_trigger_i_41_n_0;
  wire decoder_trigger_i_42_n_0;
  wire decoder_trigger_i_43_n_0;
  wire decoder_trigger_i_44_n_0;
  wire decoder_trigger_i_45_n_0;
  wire decoder_trigger_i_46_n_0;
  wire decoder_trigger_i_48_n_0;
  wire decoder_trigger_i_49_n_0;
  wire decoder_trigger_i_4_n_0;
  wire decoder_trigger_i_50_n_0;
  wire decoder_trigger_i_51_n_0;
  wire decoder_trigger_i_52_n_0;
  wire decoder_trigger_i_53_n_0;
  wire decoder_trigger_i_54_n_0;
  wire decoder_trigger_i_55_n_0;
  wire decoder_trigger_i_57_n_0;
  wire decoder_trigger_i_58_n_0;
  wire decoder_trigger_i_59_n_0;
  wire decoder_trigger_i_60_n_0;
  wire decoder_trigger_i_61_n_0;
  wire decoder_trigger_i_62_n_0;
  wire decoder_trigger_i_63_n_0;
  wire decoder_trigger_i_64_n_0;
  wire decoder_trigger_i_66_n_0;
  wire decoder_trigger_i_67_n_0;
  wire decoder_trigger_i_68_n_0;
  wire decoder_trigger_i_69_n_0;
  wire decoder_trigger_i_6_n_0;
  wire decoder_trigger_i_70_n_0;
  wire decoder_trigger_i_71_n_0;
  wire decoder_trigger_i_72_n_0;
  wire decoder_trigger_i_73_n_0;
  wire decoder_trigger_i_74_n_0;
  wire decoder_trigger_i_75_n_0;
  wire decoder_trigger_i_76_n_0;
  wire decoder_trigger_i_77_n_0;
  wire decoder_trigger_i_78_n_0;
  wire decoder_trigger_i_79_n_0;
  wire decoder_trigger_i_7_n_0;
  wire decoder_trigger_i_80_n_0;
  wire decoder_trigger_i_81_n_0;
  wire decoder_trigger_i_82_n_0;
  wire decoder_trigger_i_83_n_0;
  wire decoder_trigger_i_84_n_0;
  wire decoder_trigger_i_85_n_0;
  wire decoder_trigger_i_86_n_0;
  wire decoder_trigger_i_87_n_0;
  wire decoder_trigger_i_88_n_0;
  wire decoder_trigger_i_89_n_0;
  wire decoder_trigger_i_8_n_0;
  wire decoder_trigger_reg_0;
  wire decoder_trigger_reg_i_11_n_0;
  wire decoder_trigger_reg_i_16_n_0;
  wire decoder_trigger_reg_i_25_n_0;
  wire decoder_trigger_reg_i_38_n_0;
  wire decoder_trigger_reg_i_47_n_0;
  wire decoder_trigger_reg_i_56_n_0;
  wire decoder_trigger_reg_i_5_n_0;
  wire decoder_trigger_reg_i_65_n_0;
  wire decoder_trigger_reg_n_0;
  wire [30:1]in;
  wire instr_add;
  wire instr_add0;
  wire instr_addi;
  wire instr_addi0;
  wire instr_and;
  wire instr_and0;
  wire instr_and_i_2_n_0;
  wire instr_andi;
  wire instr_andi0;
  wire instr_auipc;
  wire instr_auipc_i_1_n_0;
  wire instr_beq;
  wire instr_beq0;
  wire instr_bge;
  wire instr_bge_i_1_n_0;
  wire instr_bgeu;
  wire instr_bgeu0;
  wire instr_blt;
  wire instr_blt0;
  wire instr_bltu;
  wire instr_bltu0;
  wire instr_bne;
  wire instr_bne0;
  wire instr_ecall_ebreak;
  wire instr_ecall_ebreak0;
  wire instr_ecall_ebreak_i_2_n_0;
  wire instr_ecall_ebreak_i_3_n_0;
  wire instr_ecall_ebreak_i_4_n_0;
  wire instr_ecall_ebreak_i_5_n_0;
  wire instr_jal;
  wire instr_jal_i_2_n_0;
  wire instr_jal_reg_0;
  wire instr_jal_reg_1;
  wire instr_jalr;
  wire instr_jalr0;
  wire instr_jalr_reg_0;
  wire instr_lb;
  wire instr_lb_i_1_n_0;
  wire instr_lbu;
  wire instr_lbu_i_1_n_0;
  wire instr_lh;
  wire instr_lh_i_1_n_0;
  wire instr_lhu;
  wire instr_lhu_i_1_n_0;
  wire instr_lhu_i_2_n_0;
  wire instr_lhu_reg_0;
  wire instr_lui;
  wire instr_lui_i_1_n_0;
  wire instr_lw;
  wire instr_lw_i_1_n_0;
  wire instr_or;
  wire instr_or0;
  wire instr_ori;
  wire instr_ori0;
  wire instr_rdcycle;
  wire instr_rdcycle0;
  wire instr_rdcycle_i_2_n_0;
  wire instr_rdcycle_i_3_n_0;
  wire instr_rdcycleh;
  wire instr_rdcycleh0;
  wire instr_rdinstr;
  wire instr_rdinstr0;
  wire instr_rdinstr_i_2_n_0;
  wire instr_rdinstr_i_3_n_0;
  wire instr_rdinstr_i_4_n_0;
  wire instr_rdinstr_i_5_n_0;
  wire instr_rdinstrh;
  wire instr_rdinstrh0;
  wire instr_rdinstrh_i_3_n_0;
  wire instr_rdinstrh_i_4_n_0;
  wire instr_rdinstrh_i_5_n_0;
  wire instr_rdinstrh_i_6_n_0;
  wire instr_rdinstrh_i_7_n_0;
  wire instr_sb;
  wire instr_sb0;
  wire instr_sh;
  wire instr_sh0;
  wire instr_sll;
  wire instr_sll0;
  wire instr_slli;
  wire instr_slli0;
  wire instr_slt;
  wire instr_slt0;
  wire instr_slti;
  wire instr_slti0;
  wire instr_sltiu;
  wire instr_sltiu_i_1_n_0;
  wire instr_sltu;
  wire instr_sltu0;
  wire instr_sra;
  wire instr_sra_i_1_n_0;
  wire instr_sra_i_2_n_0;
  wire instr_srai;
  wire instr_srai0;
  wire instr_srl;
  wire instr_srl_i_1_n_0;
  wire instr_srli;
  wire instr_srli0;
  wire instr_sub;
  wire instr_sub0;
  wire instr_sw;
  wire instr_sw0;
  wire instr_xor;
  wire instr_xor0;
  wire instr_xori;
  wire instr_xori0;
  wire is_alu_reg_imm;
  wire is_alu_reg_imm_i_1_n_0;
  wire is_alu_reg_reg;
  wire is_alu_reg_reg_i_1_n_0;
  wire is_beq_bne_blt_bge_bltu_bgeu;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_1;
  wire is_compare;
  wire is_compare_i_1_n_0;
  wire is_compare_i_2_n_0;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi0;
  wire is_lb_lh_lw_lbu_lhu;
  wire is_lb_lh_lw_lbu_lhu_i_1_n_0;
  wire is_lbu_lhu_lw;
  wire is_lbu_lhu_lw_i_1_n_0;
  wire is_lui_auipc_jal;
  wire is_lui_auipc_jal_jalr_addi_add_sub;
  wire is_lui_auipc_jal_jalr_addi_add_sub0;
  wire is_lui_auipc_jal_jalr_addi_add_sub_reg_0;
  wire is_sb_sh_sw;
  wire is_sb_sh_sw_i_1_n_0;
  wire is_slli_srli_srai;
  wire is_slli_srli_srai0;
  wire is_slli_srli_srai_i_2_n_0;
  wire is_slli_srli_srai_i_3_n_0;
  wire is_slti_blt_slt;
  wire is_slti_blt_slt_i_1_n_0;
  wire is_sltiu_bltu_sltu;
  wire is_sltiu_bltu_sltu_i_1_n_0;
  wire latched_branch;
  wire latched_branch_reg_0;
  wire latched_branch_reg_1;
  wire latched_is_lh_i_3_n_0;
  wire latched_is_lh_reg_0;
  wire latched_is_lh_reg_1;
  wire latched_is_lu;
  wire latched_is_lu_reg_0;
  wire latched_is_lu_reg_1;
  wire [4:0]latched_rd;
  wire \latched_rd[4]_i_1_n_0 ;
  wire \latched_rd[4]_i_2_n_0 ;
  wire latched_stalu_reg_0;
  wire latched_stalu_reg_1;
  wire latched_store_i_6_n_0;
  wire latched_store_i_7_n_0;
  wire latched_store_reg_0;
  wire latched_store_reg_1;
  wire \mem_addr[10]_i_1_n_0 ;
  wire \mem_addr[11]_i_1_n_0 ;
  wire \mem_addr[12]_i_1_n_0 ;
  wire \mem_addr[13]_i_1_n_0 ;
  wire \mem_addr[2]_i_1_n_0 ;
  wire \mem_addr[30]_i_1_n_0 ;
  wire \mem_addr[31]_i_1_n_0 ;
  wire \mem_addr[31]_i_2_n_0 ;
  wire \mem_addr[31]_i_4_n_0 ;
  wire \mem_addr[31]_i_5_n_0 ;
  wire \mem_addr[3]_i_1_n_0 ;
  wire \mem_addr[4]_i_1_n_0 ;
  wire \mem_addr[5]_i_1_n_0 ;
  wire \mem_addr[6]_i_1_n_0 ;
  wire \mem_addr[7]_i_1_n_0 ;
  wire \mem_addr[8]_i_1_n_0 ;
  wire \mem_addr[9]_i_1_n_0 ;
  wire \mem_addr_reg[2]_0 ;
  wire \mem_addr_reg[2]_1 ;
  wire [0:0]\mem_addr_reg[2]_2 ;
  wire \mem_addr_reg[31]_0 ;
  wire \mem_addr_reg[31]_1 ;
  wire mem_do_prefetch_i_1_n_0;
  wire mem_do_prefetch_reg_0;
  wire mem_do_prefetch_reg_n_0;
  wire mem_do_rdata;
  wire mem_do_rdata_reg_0;
  wire mem_do_rinst0;
  wire mem_do_rinst_i_10_n_0;
  wire mem_do_rinst_i_11_n_0;
  wire mem_do_rinst_i_12_n_0;
  wire mem_do_rinst_i_3_n_0;
  wire mem_do_rinst_i_5_n_0;
  wire mem_do_rinst_i_6_n_0;
  wire mem_do_rinst_i_7_n_0;
  wire mem_do_rinst_i_8_n_0;
  wire mem_do_rinst_i_9_n_0;
  wire mem_do_rinst_reg_n_0;
  wire mem_do_wdata;
  wire mem_do_wdata_reg_0;
  wire mem_instr_i_1_n_0;
  wire mem_instr_reg_0;
  wire mem_instr_reg_1;
  wire mem_instr_reg_2;
  wire mem_instr_reg_3;
  wire mem_instr_reg_4;
  wire mem_instr_reg_5;
  wire mem_instr_reg_6;
  wire \mem_la_wdata_reg[10]_i_1_n_0 ;
  wire \mem_la_wdata_reg[11]_i_1_n_0 ;
  wire \mem_la_wdata_reg[12]_i_1_n_0 ;
  wire \mem_la_wdata_reg[13]_i_1_n_0 ;
  wire \mem_la_wdata_reg[14]_i_1_n_0 ;
  wire \mem_la_wdata_reg[15]_i_1_n_0 ;
  wire \mem_la_wdata_reg[16]_i_1_n_0 ;
  wire \mem_la_wdata_reg[17]_i_1_n_0 ;
  wire \mem_la_wdata_reg[18]_i_1_n_0 ;
  wire \mem_la_wdata_reg[19]_i_1_n_0 ;
  wire \mem_la_wdata_reg[20]_i_1_n_0 ;
  wire \mem_la_wdata_reg[21]_i_1_n_0 ;
  wire \mem_la_wdata_reg[22]_i_1_n_0 ;
  wire \mem_la_wdata_reg[23]_i_1_n_0 ;
  wire \mem_la_wdata_reg[24]_i_1_n_0 ;
  wire \mem_la_wdata_reg[25]_i_1_n_0 ;
  wire \mem_la_wdata_reg[26]_i_1_n_0 ;
  wire \mem_la_wdata_reg[27]_i_1_n_0 ;
  wire \mem_la_wdata_reg[28]_i_1_n_0 ;
  wire \mem_la_wdata_reg[29]_i_1_n_0 ;
  wire \mem_la_wdata_reg[30]_i_1_n_0 ;
  wire \mem_la_wdata_reg[31]_i_1_n_0 ;
  wire \mem_la_wdata_reg[8]_i_1_n_0 ;
  wire \mem_la_wdata_reg[9]_i_1_n_0 ;
  wire \mem_la_wdata_reg_n_0_[0] ;
  wire \mem_la_wdata_reg_n_0_[10] ;
  wire \mem_la_wdata_reg_n_0_[11] ;
  wire \mem_la_wdata_reg_n_0_[12] ;
  wire \mem_la_wdata_reg_n_0_[13] ;
  wire \mem_la_wdata_reg_n_0_[14] ;
  wire \mem_la_wdata_reg_n_0_[15] ;
  wire \mem_la_wdata_reg_n_0_[16] ;
  wire \mem_la_wdata_reg_n_0_[17] ;
  wire \mem_la_wdata_reg_n_0_[18] ;
  wire \mem_la_wdata_reg_n_0_[19] ;
  wire \mem_la_wdata_reg_n_0_[1] ;
  wire \mem_la_wdata_reg_n_0_[20] ;
  wire \mem_la_wdata_reg_n_0_[21] ;
  wire \mem_la_wdata_reg_n_0_[22] ;
  wire \mem_la_wdata_reg_n_0_[23] ;
  wire \mem_la_wdata_reg_n_0_[24] ;
  wire \mem_la_wdata_reg_n_0_[25] ;
  wire \mem_la_wdata_reg_n_0_[26] ;
  wire \mem_la_wdata_reg_n_0_[27] ;
  wire \mem_la_wdata_reg_n_0_[28] ;
  wire \mem_la_wdata_reg_n_0_[29] ;
  wire \mem_la_wdata_reg_n_0_[2] ;
  wire \mem_la_wdata_reg_n_0_[30] ;
  wire \mem_la_wdata_reg_n_0_[31] ;
  wire \mem_la_wdata_reg_n_0_[3] ;
  wire \mem_la_wdata_reg_n_0_[4] ;
  wire \mem_la_wdata_reg_n_0_[5] ;
  wire \mem_la_wdata_reg_n_0_[6] ;
  wire \mem_la_wdata_reg_n_0_[7] ;
  wire \mem_la_wdata_reg_n_0_[8] ;
  wire \mem_la_wdata_reg_n_0_[9] ;
  wire \mem_la_wstrb_reg[0]_i_1_n_0 ;
  wire \mem_la_wstrb_reg[1]_i_1_n_0 ;
  wire \mem_la_wstrb_reg[2]_i_1_n_0 ;
  wire \mem_la_wstrb_reg[3]_i_1_n_0 ;
  wire \mem_la_wstrb_reg_n_0_[0] ;
  wire \mem_la_wstrb_reg_n_0_[1] ;
  wire \mem_la_wstrb_reg_n_0_[2] ;
  wire \mem_la_wstrb_reg_n_0_[3] ;
  wire \mem_rdata_q[1]_i_1_n_0 ;
  wire \mem_rdata_q[5]_i_1_n_0 ;
  wire \mem_rdata_q[6]_i_1_n_0 ;
  wire [0:0]\mem_rdata_q_reg[0]_0 ;
  wire \mem_rdata_q_reg[10]_0 ;
  wire \mem_rdata_q_reg[10]_1 ;
  wire \mem_rdata_q_reg[11]_0 ;
  wire \mem_rdata_q_reg[11]_1 ;
  wire \mem_rdata_q_reg[15]_0 ;
  wire \mem_rdata_q_reg[15]_1 ;
  wire \mem_rdata_q_reg[16]_0 ;
  wire \mem_rdata_q_reg[16]_1 ;
  wire \mem_rdata_q_reg[17]_0 ;
  wire \mem_rdata_q_reg[17]_1 ;
  wire \mem_rdata_q_reg[18]_0 ;
  wire \mem_rdata_q_reg[18]_1 ;
  wire \mem_rdata_q_reg[19]_0 ;
  wire \mem_rdata_q_reg[19]_1 ;
  wire \mem_rdata_q_reg[1]_0 ;
  wire \mem_rdata_q_reg[20]_0 ;
  wire \mem_rdata_q_reg[20]_1 ;
  wire \mem_rdata_q_reg[21]_0 ;
  wire \mem_rdata_q_reg[21]_1 ;
  wire \mem_rdata_q_reg[22]_0 ;
  wire \mem_rdata_q_reg[22]_1 ;
  wire \mem_rdata_q_reg[23]_0 ;
  wire \mem_rdata_q_reg[23]_1 ;
  wire \mem_rdata_q_reg[24]_0 ;
  wire \mem_rdata_q_reg[24]_1 ;
  wire \mem_rdata_q_reg[25]_0 ;
  wire \mem_rdata_q_reg[26]_0 ;
  wire \mem_rdata_q_reg[27]_0 ;
  wire \mem_rdata_q_reg[28]_0 ;
  wire \mem_rdata_q_reg[29]_0 ;
  wire \mem_rdata_q_reg[2]_0 ;
  wire \mem_rdata_q_reg[30]_0 ;
  wire [16:0]\mem_rdata_q_reg[31]_0 ;
  wire \mem_rdata_q_reg[31]_1 ;
  wire \mem_rdata_q_reg[3]_0 ;
  wire [2:0]\mem_rdata_q_reg[4]_0 ;
  wire \mem_rdata_q_reg[4]_1 ;
  wire \mem_rdata_q_reg[5]_0 ;
  wire \mem_rdata_q_reg[6]_0 ;
  wire \mem_rdata_q_reg[6]_1 ;
  wire \mem_rdata_q_reg[6]_2 ;
  wire [5:0]\mem_rdata_q_reg[6]_3 ;
  wire \mem_rdata_q_reg[6]_4 ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire \mem_rdata_q_reg[7]_1 ;
  wire \mem_rdata_q_reg[7]_2 ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_q_reg[8]_1 ;
  wire \mem_rdata_q_reg[9]_0 ;
  wire \mem_rdata_q_reg[9]_1 ;
  wire [31:0]mem_rdata_word;
  wire \mem_rdata_word_reg[10]_i_1_n_0 ;
  wire \mem_rdata_word_reg[11]_i_1_n_0 ;
  wire \mem_rdata_word_reg[12]_0 ;
  wire \mem_rdata_word_reg[12]_i_1_n_0 ;
  wire \mem_rdata_word_reg[13]_0 ;
  wire \mem_rdata_word_reg[13]_i_1_n_0 ;
  wire \mem_rdata_word_reg[14]_0 ;
  wire \mem_rdata_word_reg[14]_i_1_n_0 ;
  wire \mem_rdata_word_reg[15]_i_1_n_0 ;
  wire \mem_rdata_word_reg[24]_i_1_n_0 ;
  wire \mem_rdata_word_reg[25]_i_1_n_0 ;
  wire \mem_rdata_word_reg[26]_i_1_n_0 ;
  wire \mem_rdata_word_reg[27]_i_1_n_0 ;
  wire \mem_rdata_word_reg[28]_i_1_n_0 ;
  wire \mem_rdata_word_reg[29]_i_1_n_0 ;
  wire \mem_rdata_word_reg[30]_i_1_n_0 ;
  wire \mem_rdata_word_reg[31]_i_1_n_0 ;
  wire \mem_rdata_word_reg[8]_i_1_n_0 ;
  wire \mem_rdata_word_reg[9]_i_1_n_0 ;
  wire mem_state;
  wire \mem_state[0]_i_1_n_0 ;
  wire \mem_state[1]_i_1_n_0 ;
  wire \mem_state_reg[0]_0 ;
  wire \mem_state_reg_n_0_[0] ;
  wire \mem_state_reg_n_0_[1] ;
  wire mem_valid15_out;
  wire mem_valid_i_1_n_0;
  wire mem_valid_i_3_n_0;
  wire mem_valid_reg_0;
  wire mem_valid_reg_1;
  wire \mem_wdata[31]_i_1_n_0 ;
  wire \mem_wdata_reg[0]_0 ;
  wire \mem_wdata_reg[0]_1 ;
  wire [0:0]\mem_wdata_reg[0]_2 ;
  wire [7:0]\mem_wdata_reg[15]_0 ;
  wire [14:0]\mem_wdata_reg[15]_1 ;
  wire [7:0]\mem_wdata_reg[23]_0 ;
  wire [7:0]\mem_wdata_reg[31]_0 ;
  wire [8:0]\mem_wdata_reg[7]_0 ;
  wire [0:0]mem_wordsize;
  wire \mem_wordsize[0]_i_1_n_0 ;
  wire \mem_wordsize[0]_i_3_n_0 ;
  wire \mem_wordsize[1]_i_10_n_0 ;
  wire \mem_wordsize[1]_i_11_n_0 ;
  wire \mem_wordsize[1]_i_12_n_0 ;
  wire \mem_wordsize[1]_i_13_n_0 ;
  wire \mem_wordsize[1]_i_1_n_0 ;
  wire \mem_wordsize[1]_i_2_n_0 ;
  wire \mem_wordsize[1]_i_3_n_0 ;
  wire \mem_wordsize[1]_i_4_n_0 ;
  wire \mem_wordsize[1]_i_5_n_0 ;
  wire \mem_wordsize[1]_i_6_0 ;
  wire \mem_wordsize[1]_i_6_n_0 ;
  wire \mem_wordsize[1]_i_7_0 ;
  wire \mem_wordsize[1]_i_7_n_0 ;
  wire \mem_wordsize[1]_i_8_n_0 ;
  wire \mem_wordsize[1]_i_9_n_0 ;
  wire \mem_wordsize_reg[0]_0 ;
  wire \mem_wordsize_reg[0]_1 ;
  wire \mem_wordsize_reg[1]_0 ;
  wire \mem_wordsize_reg[1]_1 ;
  wire \mem_wstrb[3]_i_1_n_0 ;
  wire \mem_wstrb[3]_i_2_n_0 ;
  wire \mem_wstrb_reg[0]_0 ;
  wire \mem_wstrb_reg[1]_0 ;
  wire [0:0]\mem_wstrb_reg[1]_1 ;
  wire [0:0]\mem_wstrb_reg[2]_0 ;
  wire [0:0]\mem_wstrb_reg[3]_0 ;
  wire [3:0]p_0_in;
  wire [31:0]p_1_in;
  wire [31:5]p_2_in;
  wire pcpi_div_n_10;
  wire pcpi_div_n_11;
  wire pcpi_div_n_12;
  wire pcpi_div_n_13;
  wire pcpi_div_n_14;
  wire pcpi_div_n_15;
  wire pcpi_div_n_16;
  wire pcpi_div_n_17;
  wire pcpi_div_n_18;
  wire pcpi_div_n_19;
  wire pcpi_div_n_20;
  wire pcpi_div_n_21;
  wire pcpi_div_n_22;
  wire pcpi_div_n_23;
  wire pcpi_div_n_24;
  wire pcpi_div_n_25;
  wire pcpi_div_n_26;
  wire pcpi_div_n_27;
  wire pcpi_div_n_28;
  wire pcpi_div_n_29;
  wire pcpi_div_n_3;
  wire pcpi_div_n_30;
  wire pcpi_div_n_31;
  wire pcpi_div_n_32;
  wire pcpi_div_n_33;
  wire pcpi_div_n_34;
  wire pcpi_div_n_35;
  wire pcpi_div_n_36;
  wire pcpi_div_n_37;
  wire pcpi_div_n_38;
  wire pcpi_div_n_39;
  wire pcpi_div_n_40;
  wire pcpi_div_n_8;
  wire pcpi_div_n_9;
  wire pcpi_div_ready;
  wire [1:0]\pcpi_insn_reg[1]_0 ;
  wire \pcpi_insn_reg_n_0_[12] ;
  wire \pcpi_insn_reg_n_0_[13] ;
  wire \pcpi_insn_reg_n_0_[14] ;
  wire \pcpi_insn_reg_n_0_[25] ;
  wire \pcpi_insn_reg_n_0_[26] ;
  wire \pcpi_insn_reg_n_0_[27] ;
  wire \pcpi_insn_reg_n_0_[28] ;
  wire \pcpi_insn_reg_n_0_[29] ;
  wire \pcpi_insn_reg_n_0_[2] ;
  wire \pcpi_insn_reg_n_0_[30] ;
  wire \pcpi_insn_reg_n_0_[31] ;
  wire \pcpi_insn_reg_n_0_[3] ;
  wire \pcpi_insn_reg_n_0_[4] ;
  wire \pcpi_insn_reg_n_0_[5] ;
  wire \pcpi_insn_reg_n_0_[6] ;
  wire pcpi_mul_n_0;
  wire pcpi_mul_n_1;
  wire pcpi_mul_n_10;
  wire pcpi_mul_n_11;
  wire pcpi_mul_n_12;
  wire pcpi_mul_n_13;
  wire pcpi_mul_n_14;
  wire pcpi_mul_n_15;
  wire pcpi_mul_n_16;
  wire pcpi_mul_n_17;
  wire pcpi_mul_n_18;
  wire pcpi_mul_n_2;
  wire pcpi_mul_n_3;
  wire pcpi_mul_n_36;
  wire pcpi_mul_n_38;
  wire pcpi_mul_n_39;
  wire pcpi_mul_n_4;
  wire pcpi_mul_n_41;
  wire pcpi_mul_n_42;
  wire pcpi_mul_n_5;
  wire pcpi_mul_n_6;
  wire pcpi_mul_n_7;
  wire pcpi_mul_n_78;
  wire pcpi_mul_n_79;
  wire pcpi_mul_n_8;
  wire pcpi_mul_n_80;
  wire pcpi_mul_n_81;
  wire pcpi_mul_n_82;
  wire pcpi_mul_n_83;
  wire pcpi_mul_n_84;
  wire pcpi_mul_n_85;
  wire pcpi_mul_n_86;
  wire pcpi_mul_n_87;
  wire pcpi_mul_n_88;
  wire pcpi_mul_n_89;
  wire pcpi_mul_n_9;
  wire pcpi_mul_n_90;
  wire pcpi_mul_ready;
  wire pcpi_ready_reg;
  wire pcpi_timeout;
  wire [3:0]pcpi_timeout_counter0;
  wire \pcpi_timeout_counter[1]_i_1_n_0 ;
  wire \pcpi_timeout_counter[3]_i_2_n_0 ;
  wire [3:0]pcpi_timeout_counter_reg;
  wire pcpi_timeout_i_1_n_0;
  wire pcpi_valid_reg_0;
  wire pcpi_valid_reg_1;
  wire \quotient_msk_reg[16] ;
  wire [0:0]\quotient_msk_reg[31] ;
  wire [46:0]ram_i_req;
  wire [8:0]ram_i_resp;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [10:0]ram_reg_2;
  wire recv_buf_valid;
  wire recv_buf_valid_i_2_n_0;
  wire recv_buf_valid_i_3_n_0;
  wire recv_buf_valid_reg;
  wire [0:0]recv_buf_valid_reg_0;
  wire \reg_next_pc[13]_i_6_n_0 ;
  wire \reg_next_pc[13]_i_7_n_0 ;
  wire \reg_next_pc[13]_i_8_n_0 ;
  wire \reg_next_pc[13]_i_9_n_0 ;
  wire \reg_next_pc[17]_i_6_n_0 ;
  wire \reg_next_pc[17]_i_7_n_0 ;
  wire \reg_next_pc[17]_i_8_n_0 ;
  wire \reg_next_pc[17]_i_9_n_0 ;
  wire \reg_next_pc[1]_i_1_n_0 ;
  wire \reg_next_pc[21]_i_2_n_0 ;
  wire \reg_next_pc[21]_i_3_n_0 ;
  wire \reg_next_pc[21]_i_4_n_0 ;
  wire \reg_next_pc[21]_i_5_n_0 ;
  wire \reg_next_pc[25]_i_2_n_0 ;
  wire \reg_next_pc[25]_i_3_n_0 ;
  wire \reg_next_pc[25]_i_4_n_0 ;
  wire \reg_next_pc[25]_i_5_n_0 ;
  wire \reg_next_pc[29]_i_2_n_0 ;
  wire \reg_next_pc[29]_i_3_n_0 ;
  wire \reg_next_pc[29]_i_4_n_0 ;
  wire \reg_next_pc[2]_i_6_n_0 ;
  wire \reg_next_pc[2]_i_7_n_0 ;
  wire \reg_next_pc[2]_i_8_n_0 ;
  wire \reg_next_pc[2]_i_9_n_0 ;
  wire \reg_next_pc[5]_i_6_n_0 ;
  wire \reg_next_pc[5]_i_7_n_0 ;
  wire \reg_next_pc[5]_i_8_n_0 ;
  wire \reg_next_pc[5]_i_9_n_0 ;
  wire \reg_next_pc[9]_i_6_n_0 ;
  wire \reg_next_pc[9]_i_7_n_0 ;
  wire \reg_next_pc[9]_i_8_n_0 ;
  wire \reg_next_pc[9]_i_9_n_0 ;
  wire [31:1]reg_next_pc_reg;
  wire \reg_next_pc_reg[13]_i_1_n_0 ;
  wire \reg_next_pc_reg[13]_i_1_n_4 ;
  wire \reg_next_pc_reg[13]_i_1_n_5 ;
  wire \reg_next_pc_reg[13]_i_1_n_6 ;
  wire \reg_next_pc_reg[13]_i_1_n_7 ;
  wire \reg_next_pc_reg[17]_i_1_n_0 ;
  wire \reg_next_pc_reg[17]_i_1_n_4 ;
  wire \reg_next_pc_reg[17]_i_1_n_5 ;
  wire \reg_next_pc_reg[17]_i_1_n_6 ;
  wire \reg_next_pc_reg[17]_i_1_n_7 ;
  wire \reg_next_pc_reg[21]_i_1_n_0 ;
  wire \reg_next_pc_reg[21]_i_1_n_4 ;
  wire \reg_next_pc_reg[21]_i_1_n_5 ;
  wire \reg_next_pc_reg[21]_i_1_n_6 ;
  wire \reg_next_pc_reg[21]_i_1_n_7 ;
  wire \reg_next_pc_reg[25]_i_1_n_0 ;
  wire \reg_next_pc_reg[25]_i_1_n_4 ;
  wire \reg_next_pc_reg[25]_i_1_n_5 ;
  wire \reg_next_pc_reg[25]_i_1_n_6 ;
  wire \reg_next_pc_reg[25]_i_1_n_7 ;
  wire \reg_next_pc_reg[29]_i_1_n_5 ;
  wire \reg_next_pc_reg[29]_i_1_n_6 ;
  wire \reg_next_pc_reg[29]_i_1_n_7 ;
  wire \reg_next_pc_reg[2]_i_1_n_0 ;
  wire \reg_next_pc_reg[2]_i_1_n_4 ;
  wire \reg_next_pc_reg[2]_i_1_n_5 ;
  wire \reg_next_pc_reg[2]_i_1_n_6 ;
  wire \reg_next_pc_reg[5]_i_1_n_0 ;
  wire \reg_next_pc_reg[5]_i_1_n_4 ;
  wire \reg_next_pc_reg[5]_i_1_n_5 ;
  wire \reg_next_pc_reg[5]_i_1_n_6 ;
  wire \reg_next_pc_reg[5]_i_1_n_7 ;
  wire \reg_next_pc_reg[9]_i_1_n_0 ;
  wire \reg_next_pc_reg[9]_i_1_n_4 ;
  wire \reg_next_pc_reg[9]_i_1_n_5 ;
  wire \reg_next_pc_reg[9]_i_1_n_6 ;
  wire \reg_next_pc_reg[9]_i_1_n_7 ;
  wire [31:0]reg_op1;
  wire [31:0]reg_op11;
  wire \reg_op1[17]_i_2_n_0 ;
  wire \reg_op1[18]_i_2_n_0 ;
  wire \reg_op1[19]_i_2_n_0 ;
  wire \reg_op1[20]_i_2_n_0 ;
  wire \reg_op1[21]_i_2_n_0 ;
  wire \reg_op1[22]_i_2_n_0 ;
  wire \reg_op1[23]_i_2_n_0 ;
  wire \reg_op1[23]_i_4_n_0 ;
  wire \reg_op1[23]_i_5_n_0 ;
  wire \reg_op1[23]_i_6_n_0 ;
  wire \reg_op1[23]_i_7_n_0 ;
  wire \reg_op1[24]_i_2_n_0 ;
  wire \reg_op1[25]_i_2_n_0 ;
  wire \reg_op1[26]_i_2_n_0 ;
  wire \reg_op1[27]_i_2_n_0 ;
  wire \reg_op1[27]_i_4_n_0 ;
  wire \reg_op1[27]_i_5_n_0 ;
  wire \reg_op1[27]_i_6_n_0 ;
  wire \reg_op1[27]_i_7_n_0 ;
  wire \reg_op1[28]_i_2_n_0 ;
  wire \reg_op1[29]_i_2_n_0 ;
  wire \reg_op1[30]_i_2_n_0 ;
  wire \reg_op1[31]_i_2_n_0 ;
  wire \reg_op1[31]_i_4_n_0 ;
  wire \reg_op1[31]_i_5_n_0 ;
  wire \reg_op1[31]_i_6_n_0 ;
  wire \reg_op1[31]_i_7_n_0 ;
  wire [1:0]\reg_op1_reg[1]_0 ;
  wire \reg_op1_reg[23]_i_3_n_0 ;
  wire \reg_op1_reg[23]_i_3_n_4 ;
  wire \reg_op1_reg[23]_i_3_n_5 ;
  wire \reg_op1_reg[23]_i_3_n_6 ;
  wire \reg_op1_reg[23]_i_3_n_7 ;
  wire \reg_op1_reg[27]_i_3_n_0 ;
  wire \reg_op1_reg[27]_i_3_n_4 ;
  wire \reg_op1_reg[27]_i_3_n_5 ;
  wire \reg_op1_reg[27]_i_3_n_6 ;
  wire \reg_op1_reg[27]_i_3_n_7 ;
  wire \reg_op1_reg[31]_i_3_n_4 ;
  wire \reg_op1_reg[31]_i_3_n_5 ;
  wire \reg_op1_reg[31]_i_3_n_6 ;
  wire \reg_op1_reg[31]_i_3_n_7 ;
  wire \reg_op1_reg_n_0_[10] ;
  wire \reg_op1_reg_n_0_[11] ;
  wire \reg_op1_reg_n_0_[12] ;
  wire \reg_op1_reg_n_0_[13] ;
  wire \reg_op1_reg_n_0_[14] ;
  wire \reg_op1_reg_n_0_[15] ;
  wire \reg_op1_reg_n_0_[16] ;
  wire \reg_op1_reg_n_0_[17] ;
  wire \reg_op1_reg_n_0_[18] ;
  wire \reg_op1_reg_n_0_[19] ;
  wire \reg_op1_reg_n_0_[20] ;
  wire \reg_op1_reg_n_0_[21] ;
  wire \reg_op1_reg_n_0_[22] ;
  wire \reg_op1_reg_n_0_[23] ;
  wire \reg_op1_reg_n_0_[24] ;
  wire \reg_op1_reg_n_0_[25] ;
  wire \reg_op1_reg_n_0_[26] ;
  wire \reg_op1_reg_n_0_[27] ;
  wire \reg_op1_reg_n_0_[28] ;
  wire \reg_op1_reg_n_0_[29] ;
  wire \reg_op1_reg_n_0_[2] ;
  wire \reg_op1_reg_n_0_[30] ;
  wire \reg_op1_reg_n_0_[31] ;
  wire \reg_op1_reg_n_0_[3] ;
  wire \reg_op1_reg_n_0_[4] ;
  wire \reg_op1_reg_n_0_[5] ;
  wire \reg_op1_reg_n_0_[6] ;
  wire \reg_op1_reg_n_0_[7] ;
  wire \reg_op1_reg_n_0_[8] ;
  wire \reg_op1_reg_n_0_[9] ;
  wire \reg_op2[17]_i_1_n_0 ;
  wire \reg_op2[18]_i_1_n_0 ;
  wire \reg_op2[19]_i_1_n_0 ;
  wire \reg_op2[20]_i_1_n_0 ;
  wire \reg_op2[21]_i_1_n_0 ;
  wire \reg_op2[22]_i_1_n_0 ;
  wire \reg_op2[23]_i_1_n_0 ;
  wire \reg_op2[24]_i_1_n_0 ;
  wire \reg_op2[25]_i_1_n_0 ;
  wire \reg_op2[26]_i_1_n_0 ;
  wire \reg_op2[27]_i_1_n_0 ;
  wire \reg_op2[28]_i_1_n_0 ;
  wire \reg_op2[29]_i_1_n_0 ;
  wire \reg_op2[30]_i_1_n_0 ;
  wire \reg_op2[31]_i_1_n_0 ;
  wire \reg_op2_reg_n_0_[0] ;
  wire \reg_op2_reg_n_0_[10] ;
  wire \reg_op2_reg_n_0_[11] ;
  wire \reg_op2_reg_n_0_[12] ;
  wire \reg_op2_reg_n_0_[13] ;
  wire \reg_op2_reg_n_0_[14] ;
  wire \reg_op2_reg_n_0_[15] ;
  wire \reg_op2_reg_n_0_[16] ;
  wire \reg_op2_reg_n_0_[17] ;
  wire \reg_op2_reg_n_0_[18] ;
  wire \reg_op2_reg_n_0_[19] ;
  wire \reg_op2_reg_n_0_[1] ;
  wire \reg_op2_reg_n_0_[20] ;
  wire \reg_op2_reg_n_0_[21] ;
  wire \reg_op2_reg_n_0_[22] ;
  wire \reg_op2_reg_n_0_[23] ;
  wire \reg_op2_reg_n_0_[24] ;
  wire \reg_op2_reg_n_0_[25] ;
  wire \reg_op2_reg_n_0_[26] ;
  wire \reg_op2_reg_n_0_[27] ;
  wire \reg_op2_reg_n_0_[28] ;
  wire \reg_op2_reg_n_0_[29] ;
  wire \reg_op2_reg_n_0_[2] ;
  wire \reg_op2_reg_n_0_[30] ;
  wire \reg_op2_reg_n_0_[31] ;
  wire \reg_op2_reg_n_0_[3] ;
  wire \reg_op2_reg_n_0_[4] ;
  wire \reg_op2_reg_n_0_[5] ;
  wire \reg_op2_reg_n_0_[6] ;
  wire \reg_op2_reg_n_0_[7] ;
  wire \reg_op2_reg_n_0_[8] ;
  wire \reg_op2_reg_n_0_[9] ;
  wire [31:0]reg_out;
  wire \reg_out[0]_i_4_n_0 ;
  wire \reg_out[10]_i_3_n_0 ;
  wire \reg_out[10]_i_4_n_0 ;
  wire \reg_out[11]_i_3_n_0 ;
  wire \reg_out[11]_i_5_n_0 ;
  wire \reg_out[12]_i_10_n_0 ;
  wire \reg_out[12]_i_4_n_0 ;
  wire \reg_out[12]_i_5_n_0 ;
  wire \reg_out[12]_i_7_n_0 ;
  wire \reg_out[12]_i_8_n_0 ;
  wire \reg_out[12]_i_9_n_0 ;
  wire \reg_out[13]_i_3_n_0 ;
  wire \reg_out[13]_i_5_n_0 ;
  wire \reg_out[14]_i_3_n_0 ;
  wire \reg_out[14]_i_4_n_0 ;
  wire \reg_out[15]_i_3_n_0 ;
  wire \reg_out[15]_i_4_n_0 ;
  wire \reg_out[16]_i_10_n_0 ;
  wire \reg_out[16]_i_3_n_0 ;
  wire \reg_out[16]_i_6_n_0 ;
  wire \reg_out[16]_i_7_n_0 ;
  wire \reg_out[16]_i_8_n_0 ;
  wire \reg_out[16]_i_9_n_0 ;
  wire \reg_out[17]_i_3_n_0 ;
  wire \reg_out[17]_i_5_n_0 ;
  wire \reg_out[18]_i_3_n_0 ;
  wire \reg_out[18]_i_4_n_0 ;
  wire \reg_out[19]_i_3_n_0 ;
  wire \reg_out[19]_i_4_n_0 ;
  wire \reg_out[1]_i_4_n_0 ;
  wire \reg_out[20]_i_10_n_0 ;
  wire \reg_out[20]_i_3_n_0 ;
  wire \reg_out[20]_i_6_n_0 ;
  wire \reg_out[20]_i_7_n_0 ;
  wire \reg_out[20]_i_8_n_0 ;
  wire \reg_out[20]_i_9_n_0 ;
  wire \reg_out[21]_i_3_n_0 ;
  wire \reg_out[21]_i_5_n_0 ;
  wire \reg_out[22]_i_3_n_0 ;
  wire \reg_out[22]_i_4_n_0 ;
  wire [15:0]\reg_out[23]_i_3_0 ;
  wire \reg_out[23]_i_3_n_0 ;
  wire \reg_out[23]_i_5_n_0 ;
  wire \reg_out[24]_i_10_n_0 ;
  wire \reg_out[24]_i_3_n_0 ;
  wire \reg_out[24]_i_5_n_0 ;
  wire \reg_out[24]_i_7_n_0 ;
  wire \reg_out[24]_i_8_n_0 ;
  wire \reg_out[24]_i_9_n_0 ;
  wire \reg_out[25]_i_3_n_0 ;
  wire \reg_out[25]_i_5_n_0 ;
  wire \reg_out[26]_i_3_n_0 ;
  wire \reg_out[26]_i_4_n_0 ;
  wire \reg_out[27]_i_3_n_0 ;
  wire \reg_out[27]_i_4_n_0 ;
  wire \reg_out[28]_i_10_n_0 ;
  wire \reg_out[28]_i_3_n_0 ;
  wire \reg_out[28]_i_5_n_0 ;
  wire \reg_out[28]_i_7_n_0 ;
  wire \reg_out[28]_i_8_n_0 ;
  wire \reg_out[28]_i_9_n_0 ;
  wire \reg_out[29]_i_3_n_0 ;
  wire \reg_out[29]_i_5_n_0 ;
  wire \reg_out[2]_i_3_n_0 ;
  wire \reg_out[30]_i_3_n_0 ;
  wire \reg_out[30]_i_5_n_0 ;
  wire \reg_out[31]_i_4_n_0 ;
  wire \reg_out[31]_i_6_n_0 ;
  wire \reg_out[31]_i_7_n_0 ;
  wire \reg_out[31]_i_8_n_0 ;
  wire \reg_out[31]_i_9_n_0 ;
  wire \reg_out[3]_i_4_n_0 ;
  wire \reg_out[4]_i_5_n_0 ;
  wire \reg_out[4]_i_6_n_0 ;
  wire \reg_out[4]_i_7_n_0 ;
  wire \reg_out[4]_i_8_n_0 ;
  wire \reg_out[4]_i_9_n_0 ;
  wire \reg_out[5]_i_4_n_0 ;
  wire \reg_out[6]_i_4_n_0 ;
  wire \reg_out[7]_i_3_n_0 ;
  wire \reg_out[8]_i_10_n_0 ;
  wire \reg_out[8]_i_3_n_0 ;
  wire \reg_out[8]_i_5_n_0 ;
  wire \reg_out[8]_i_7_n_0 ;
  wire \reg_out[8]_i_8_n_0 ;
  wire \reg_out[8]_i_9_n_0 ;
  wire \reg_out[9]_i_3_n_0 ;
  wire \reg_out[9]_i_4_n_0 ;
  wire \reg_out_reg[12]_i_3_n_0 ;
  wire \reg_out_reg[12]_i_3_n_4 ;
  wire \reg_out_reg[12]_i_3_n_5 ;
  wire \reg_out_reg[12]_i_3_n_6 ;
  wire \reg_out_reg[12]_i_3_n_7 ;
  wire \reg_out_reg[16]_i_4_n_0 ;
  wire \reg_out_reg[16]_i_4_n_4 ;
  wire \reg_out_reg[16]_i_4_n_5 ;
  wire \reg_out_reg[16]_i_4_n_6 ;
  wire \reg_out_reg[16]_i_4_n_7 ;
  wire \reg_out_reg[20]_i_4_n_0 ;
  wire \reg_out_reg[20]_i_4_n_4 ;
  wire \reg_out_reg[20]_i_4_n_5 ;
  wire \reg_out_reg[20]_i_4_n_6 ;
  wire \reg_out_reg[20]_i_4_n_7 ;
  wire \reg_out_reg[24]_i_4_n_0 ;
  wire \reg_out_reg[24]_i_4_n_4 ;
  wire \reg_out_reg[24]_i_4_n_5 ;
  wire \reg_out_reg[24]_i_4_n_6 ;
  wire \reg_out_reg[24]_i_4_n_7 ;
  wire \reg_out_reg[28]_i_4_n_0 ;
  wire \reg_out_reg[28]_i_4_n_4 ;
  wire \reg_out_reg[28]_i_4_n_5 ;
  wire \reg_out_reg[28]_i_4_n_6 ;
  wire \reg_out_reg[28]_i_4_n_7 ;
  wire \reg_out_reg[31]_i_3_n_5 ;
  wire \reg_out_reg[31]_i_3_n_6 ;
  wire \reg_out_reg[31]_i_3_n_7 ;
  wire \reg_out_reg[4]_i_3_n_0 ;
  wire \reg_out_reg[4]_i_3_n_4 ;
  wire \reg_out_reg[4]_i_3_n_5 ;
  wire \reg_out_reg[4]_i_3_n_6 ;
  wire \reg_out_reg[8]_i_4_n_0 ;
  wire \reg_out_reg[8]_i_4_n_4 ;
  wire \reg_out_reg[8]_i_4_n_5 ;
  wire \reg_out_reg[8]_i_4_n_6 ;
  wire \reg_out_reg[8]_i_4_n_7 ;
  wire \reg_out_reg_n_0_[0] ;
  wire \reg_out_reg_n_0_[10] ;
  wire \reg_out_reg_n_0_[11] ;
  wire \reg_out_reg_n_0_[12] ;
  wire \reg_out_reg_n_0_[13] ;
  wire \reg_out_reg_n_0_[14] ;
  wire \reg_out_reg_n_0_[15] ;
  wire \reg_out_reg_n_0_[16] ;
  wire \reg_out_reg_n_0_[17] ;
  wire \reg_out_reg_n_0_[18] ;
  wire \reg_out_reg_n_0_[19] ;
  wire \reg_out_reg_n_0_[1] ;
  wire \reg_out_reg_n_0_[20] ;
  wire \reg_out_reg_n_0_[21] ;
  wire \reg_out_reg_n_0_[22] ;
  wire \reg_out_reg_n_0_[23] ;
  wire \reg_out_reg_n_0_[24] ;
  wire \reg_out_reg_n_0_[25] ;
  wire \reg_out_reg_n_0_[26] ;
  wire \reg_out_reg_n_0_[27] ;
  wire \reg_out_reg_n_0_[28] ;
  wire \reg_out_reg_n_0_[29] ;
  wire \reg_out_reg_n_0_[2] ;
  wire \reg_out_reg_n_0_[30] ;
  wire \reg_out_reg_n_0_[31] ;
  wire \reg_out_reg_n_0_[3] ;
  wire \reg_out_reg_n_0_[4] ;
  wire \reg_out_reg_n_0_[5] ;
  wire \reg_out_reg_n_0_[6] ;
  wire \reg_out_reg_n_0_[7] ;
  wire \reg_out_reg_n_0_[8] ;
  wire \reg_out_reg_n_0_[9] ;
  wire reg_pc;
  wire \reg_pc_reg_n_0_[10] ;
  wire \reg_pc_reg_n_0_[11] ;
  wire \reg_pc_reg_n_0_[12] ;
  wire \reg_pc_reg_n_0_[13] ;
  wire \reg_pc_reg_n_0_[14] ;
  wire \reg_pc_reg_n_0_[15] ;
  wire \reg_pc_reg_n_0_[16] ;
  wire \reg_pc_reg_n_0_[17] ;
  wire \reg_pc_reg_n_0_[18] ;
  wire \reg_pc_reg_n_0_[19] ;
  wire \reg_pc_reg_n_0_[1] ;
  wire \reg_pc_reg_n_0_[20] ;
  wire \reg_pc_reg_n_0_[21] ;
  wire \reg_pc_reg_n_0_[22] ;
  wire \reg_pc_reg_n_0_[23] ;
  wire \reg_pc_reg_n_0_[24] ;
  wire \reg_pc_reg_n_0_[25] ;
  wire \reg_pc_reg_n_0_[26] ;
  wire \reg_pc_reg_n_0_[27] ;
  wire \reg_pc_reg_n_0_[28] ;
  wire \reg_pc_reg_n_0_[29] ;
  wire \reg_pc_reg_n_0_[2] ;
  wire \reg_pc_reg_n_0_[30] ;
  wire \reg_pc_reg_n_0_[31] ;
  wire \reg_pc_reg_n_0_[3] ;
  wire \reg_pc_reg_n_0_[4] ;
  wire \reg_pc_reg_n_0_[5] ;
  wire \reg_pc_reg_n_0_[6] ;
  wire \reg_pc_reg_n_0_[7] ;
  wire \reg_pc_reg_n_0_[8] ;
  wire \reg_pc_reg_n_0_[9] ;
  wire [31:0]reg_sh1;
  wire rst_soft;
  wire s_sel_reg0;
  wire sel_reg;
  wire [0:0]\send_bitcnt_reg[0] ;
  wire [0:0]\send_bitcnt_reg[0]_0 ;
  wire \send_bitcnt_reg[0]_1 ;
  wire [7:0]\send_pattern_reg[7] ;
  wire set_mem_do_wdata16_out;
  wire [1:0]slaves_req;
  wire sys_rst_int;
  wire trap_i_1_n_0;
  wire trap_reg_0;
  wire tx_en;
  wire tx_en_i_2_n_0;
  wire [3:0]\NLW_alu_out_q_reg[11]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[15]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[23]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[27]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[7]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[36]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[40]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[48]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[52]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[56]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[36]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[40]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[48]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[52]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[56]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_0_5_i_10_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_0_5_i_10_O_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_0_5_i_11_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_12_17_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_12_17_i_8_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_18_23_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_24_29_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_6_11_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_10_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_11_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_16_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_25_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_38_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_47_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_56_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_65_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_9_CO_UNCONNECTED;
  wire [3:0]\NLW_reg_next_pc_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[2]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_op1_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_op1_reg[27]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[16]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[20]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[24]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[28]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[4]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[8]_i_4_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT3 #(
    .INIT(8'hEF)) 
    \address_reg[2]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(p_2_in[30]),
        .I2(p_2_in[31]),
        .O(mem_instr_reg_6));
  LUT6 #(
    .INIT(64'h8BBB8BBB8BBB8B88)) 
    \alu_out_q[0]_i_1 
       (.I0(\alu_out_q_reg[1]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[0]_i_2_n_0 ),
        .I3(\alu_out_q[23]_i_4_n_0 ),
        .I4(\alu_out_q[0]_i_3_n_0 ),
        .I5(\alu_out_q[0]_i_4_n_0 ),
        .O(\alu_out_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0EF4FFFF0EF40000)) 
    \alu_out_q[0]_i_2 
       (.I0(instr_bne),
        .I1(decoder_trigger_i_4_n_0),
        .I2(instr_beq),
        .I3(alu_eq),
        .I4(is_compare),
        .I5(\alu_out_q[0]_i_5_n_0 ),
        .O(\alu_out_q[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0540004005450545)) 
    \alu_out_q[0]_i_3 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[1]_i_12_n_0 ),
        .I2(\alu_out_q[30]_i_11_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[1]_i_11_n_0 ),
        .I5(\alu_out_q[0]_i_6_n_0 ),
        .O(\alu_out_q[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \alu_out_q[0]_i_4 
       (.I0(instr_andi),
        .I1(instr_and),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\reg_op1_reg[1]_0 [0]),
        .O(\alu_out_q[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[0]_i_5 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\reg_op1_reg[1]_0 [0]),
        .I2(instr_xori),
        .I3(instr_xor),
        .I4(instr_ori),
        .I5(instr_or),
        .O(\alu_out_q[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF888BBB8B)) 
    \alu_out_q[0]_i_6 
       (.I0(\alu_out_q[2]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[0]_i_7_n_0 ),
        .I3(\reg_op2_reg_n_0_[2] ),
        .I4(\alu_out_q[4]_i_10_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[0]_i_7 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg[1]_0 [0]),
        .O(\alu_out_q[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[10]_i_1 
       (.I0(\alu_out_q[10]_i_2_n_0 ),
        .I1(\alu_out_q[10]_i_3_n_0 ),
        .I2(\alu_out_q[10]_i_4_n_0 ),
        .I3(\alu_out_q[10]_i_5_n_0 ),
        .I4(\alu_out_q[10]_i_6_n_0 ),
        .I5(\alu_out_q[10]_i_7_n_0 ),
        .O(\alu_out_q[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[10]_i_10 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[7] ),
        .I4(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[10]_i_11 
       (.I0(\alu_out_q[30]_i_13_n_0 ),
        .I1(\reg_op1_reg_n_0_[18] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[26] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[10]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[11]_i_8_n_5 ),
        .O(\alu_out_q[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[10]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFAAEAEAEAAA)) 
    \alu_out_q[10]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[10]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[11]_i_10_n_0 ),
        .O(\alu_out_q[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \alu_out_q[10]_i_5 
       (.I0(\alu_out_q[10]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[12]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFFFEEEEEEEE)) 
    \alu_out_q[10]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[13]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[11]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[10]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[10] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[10]_i_8 
       (.I0(\alu_out_q[10]_i_10_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[12]_i_10_n_0 ),
        .O(\alu_out_q[10]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[10]_i_9 
       (.I0(\alu_out_q[14]_i_11_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[10]_i_11_n_0 ),
        .O(\alu_out_q[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBABAAAA)) 
    \alu_out_q[11]_i_1 
       (.I0(\alu_out_q[11]_i_2_n_0 ),
        .I1(\alu_out_q[11]_i_3_n_0 ),
        .I2(\alu_out_q[11]_i_4_n_0 ),
        .I3(\alu_out_q[11]_i_5_n_0 ),
        .I4(\alu_out_q[11]_i_6_n_0 ),
        .I5(\alu_out_q[11]_i_7_n_0 ),
        .O(\alu_out_q[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[11]_i_10 
       (.I0(\alu_out_q[11]_i_16_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[13]_i_10_n_0 ),
        .O(\alu_out_q[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_11 
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[11] ),
        .O(\alu_out_q[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_12 
       (.I0(\reg_op2_reg_n_0_[10] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_13 
       (.I0(\reg_op2_reg_n_0_[9] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[9] ),
        .O(\alu_out_q[11]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_14 
       (.I0(\reg_op2_reg_n_0_[8] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[11]_i_15 
       (.I0(\alu_out_q[30]_i_13_n_0 ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[27] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[11] ),
        .O(\alu_out_q[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \alu_out_q[11]_i_16 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\reg_op1_reg[1]_0 [0]),
        .I3(\reg_op2_reg_n_0_[3] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[11]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[11]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[11]_i_8_n_4 ),
        .O(\alu_out_q[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[11]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[11] ),
        .I3(\reg_op1_reg_n_0_[11] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \alu_out_q[11]_i_4 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\alu_out_q[12]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[14]_i_9_n_0 ),
        .O(\alu_out_q[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEFFF)) 
    \alu_out_q[11]_i_5 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[13]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[11]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1510151015105555)) 
    \alu_out_q[11]_i_6 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[11]_i_10_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[12]_i_8_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[11]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[11] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[11]_i_9 
       (.I0(\alu_out_q[15]_i_16_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[11]_i_15_n_0 ),
        .O(\alu_out_q[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[12]_i_1 
       (.I0(\alu_out_q[12]_i_2_n_0 ),
        .I1(\alu_out_q[12]_i_3_n_0 ),
        .I2(\alu_out_q[12]_i_4_n_0 ),
        .I3(\alu_out_q[12]_i_5_n_0 ),
        .I4(\alu_out_q[12]_i_6_n_0 ),
        .I5(\alu_out_q[12]_i_7_n_0 ),
        .O(\alu_out_q[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \alu_out_q[12]_i_10 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op1_reg[1]_0 [1]),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[9] ),
        .I5(\reg_op2_reg_n_0_[2] ),
        .O(\alu_out_q[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[12]_i_11 
       (.I0(\alu_out_q[30]_i_13_n_0 ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[12]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[12]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_8_n_7 ),
        .O(\alu_out_q[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[12]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAFEFEFEAA)) 
    \alu_out_q[12]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[13]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[12]_i_8_n_0 ),
        .O(\alu_out_q[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \alu_out_q[12]_i_5 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\alu_out_q[13]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[15]_i_10_n_0 ),
        .O(\alu_out_q[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEFEFEEEEEE)) 
    \alu_out_q[12]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[14]_i_9_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(\alu_out_q[12]_i_9_n_0 ),
        .O(\alu_out_q[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[12]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[12] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[12]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[12]_i_8 
       (.I0(\alu_out_q[12]_i_10_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[14]_i_10_n_0 ),
        .O(\alu_out_q[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \alu_out_q[12]_i_9 
       (.I0(\alu_out_q[16]_i_11_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[12]_i_11_n_0 ),
        .O(\alu_out_q[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[13]_i_1 
       (.I0(\alu_out_q[13]_i_2_n_0 ),
        .I1(\alu_out_q[13]_i_3_n_0 ),
        .I2(\alu_out_q[13]_i_4_n_0 ),
        .I3(\alu_out_q[13]_i_5_n_0 ),
        .I4(\alu_out_q[13]_i_6_n_0 ),
        .I5(\alu_out_q[13]_i_7_n_0 ),
        .O(\alu_out_q[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0FFF5F5F3F3)) 
    \alu_out_q[13]_i_10 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[10] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .I4(\reg_op2_reg_n_0_[3] ),
        .I5(\reg_op2_reg_n_0_[2] ),
        .O(\alu_out_q[13]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[13]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_8_n_6 ),
        .O(\alu_out_q[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[13]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[13] ),
        .I3(\reg_op1_reg_n_0_[13] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFAAEAEAEAAA)) 
    \alu_out_q[13]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[13]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[14]_i_8_n_0 ),
        .O(\alu_out_q[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0151)) 
    \alu_out_q[13]_i_5 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\alu_out_q[13]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[15]_i_10_n_0 ),
        .O(\alu_out_q[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEFEFEEEFEEEEE)) 
    \alu_out_q[13]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[16]_i_9_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(\alu_out_q[14]_i_9_n_0 ),
        .O(\alu_out_q[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[13]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[13]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[13]_i_8 
       (.I0(\alu_out_q[13]_i_10_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[15]_i_15_n_0 ),
        .O(\alu_out_q[13]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[13]_i_9 
       (.I0(\alu_out_q[17]_i_11_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[7]_i_11_n_0 ),
        .O(\alu_out_q[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[14]_i_1 
       (.I0(\alu_out_q[14]_i_2_n_0 ),
        .I1(\alu_out_q[14]_i_3_n_0 ),
        .I2(\alu_out_q[14]_i_4_n_0 ),
        .I3(\alu_out_q[14]_i_5_n_0 ),
        .I4(\alu_out_q[14]_i_6_n_0 ),
        .I5(\alu_out_q[14]_i_7_n_0 ),
        .O(\alu_out_q[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000F000A0A0C0C)) 
    \alu_out_q[14]_i_10 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[7] ),
        .I4(\reg_op2_reg_n_0_[3] ),
        .I5(\reg_op2_reg_n_0_[2] ),
        .O(\alu_out_q[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[14]_i_11 
       (.I0(\alu_out_q[30]_i_13_n_0 ),
        .I1(\reg_op1_reg_n_0_[22] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[30] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[14] ),
        .O(\alu_out_q[14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[14]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_8_n_5 ),
        .O(\alu_out_q[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[14]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(\reg_op1_reg_n_0_[14] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAAAEAEAEAA)) 
    \alu_out_q[14]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[15]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[14]_i_8_n_0 ),
        .O(\alu_out_q[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h002E)) 
    \alu_out_q[14]_i_5 
       (.I0(\alu_out_q[14]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[16]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFFFEEEEEEEE)) 
    \alu_out_q[14]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[17]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[15]_i_10_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[14]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[14]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h5C)) 
    \alu_out_q[14]_i_8 
       (.I0(\alu_out_q[14]_i_10_n_0 ),
        .I1(\alu_out_q[16]_i_10_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[14]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \alu_out_q[14]_i_9 
       (.I0(\alu_out_q[18]_i_11_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[14]_i_11_n_0 ),
        .O(\alu_out_q[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[15]_i_1 
       (.I0(\alu_out_q[15]_i_2_n_0 ),
        .I1(\alu_out_q[15]_i_3_n_0 ),
        .I2(\alu_out_q[15]_i_4_n_0 ),
        .I3(\alu_out_q[15]_i_5_n_0 ),
        .I4(\alu_out_q[15]_i_6_n_0 ),
        .I5(\alu_out_q[15]_i_7_n_0 ),
        .O(\alu_out_q[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[15]_i_10 
       (.I0(\alu_out_q[19]_i_11_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[15]_i_16_n_0 ),
        .O(\alu_out_q[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_11 
       (.I0(\reg_op2_reg_n_0_[15] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[15] ),
        .O(\alu_out_q[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_12 
       (.I0(\reg_op2_reg_n_0_[14] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[14] ),
        .O(\alu_out_q[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_13 
       (.I0(\reg_op2_reg_n_0_[13] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[13] ),
        .O(\alu_out_q[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_14 
       (.I0(\reg_op2_reg_n_0_[12] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \alu_out_q[15]_i_15 
       (.I0(\reg_op1_reg[1]_0 [0]),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[15]_i_17_n_0 ),
        .O(\alu_out_q[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[15]_i_16 
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\alu_out_q[30]_i_13_n_0 ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[31] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[15] ),
        .O(\alu_out_q[15]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \alu_out_q[15]_i_17 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[15]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_8_n_4 ),
        .O(\alu_out_q[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[15]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(\reg_op1_reg_n_0_[15] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAAAEAEAEAA)) 
    \alu_out_q[15]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[16]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[15]_i_9_n_0 ),
        .O(\alu_out_q[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \alu_out_q[15]_i_5 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\alu_out_q[16]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[18]_i_9_n_0 ),
        .O(\alu_out_q[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEFFF)) 
    \alu_out_q[15]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[17]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[15]_i_10_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[15]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[15] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[15]_i_9 
       (.I0(\alu_out_q[15]_i_15_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[17]_i_10_n_0 ),
        .O(\alu_out_q[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[16]_i_1 
       (.I0(\alu_out_q[16]_i_2_n_0 ),
        .I1(\alu_out_q[16]_i_3_n_0 ),
        .I2(\alu_out_q[16]_i_4_n_0 ),
        .I3(\alu_out_q[16]_i_5_n_0 ),
        .I4(\alu_out_q[16]_i_6_n_0 ),
        .I5(\alu_out_q[16]_i_7_n_0 ),
        .O(\alu_out_q[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \alu_out_q[16]_i_10 
       (.I0(\reg_op1_reg[1]_0 [1]),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[16]_i_12_n_0 ),
        .O(\alu_out_q[16]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[16]_i_11 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[16] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\alu_out_q[30]_i_13_n_0 ),
        .O(\alu_out_q[16]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \alu_out_q[16]_i_12 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[13] ),
        .O(\alu_out_q[16]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[16]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_6_n_7 ),
        .O(\alu_out_q[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[16]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBAAABABABAA)) 
    \alu_out_q[16]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[17]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[16]_i_8_n_0 ),
        .O(\alu_out_q[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \alu_out_q[16]_i_5 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\alu_out_q[17]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[19]_i_9_n_0 ),
        .O(\alu_out_q[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEFFF)) 
    \alu_out_q[16]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[18]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[16]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[16]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[16] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[16]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[16]_i_8 
       (.I0(\alu_out_q[16]_i_10_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[18]_i_10_n_0 ),
        .O(\alu_out_q[16]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \alu_out_q[16]_i_9 
       (.I0(\alu_out_q[20]_i_11_n_0 ),
        .I1(\alu_out_q[16]_i_11_n_0 ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .O(\alu_out_q[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[17]_i_1 
       (.I0(\alu_out_q[17]_i_2_n_0 ),
        .I1(\alu_out_q[17]_i_3_n_0 ),
        .I2(\alu_out_q[17]_i_4_n_0 ),
        .I3(\alu_out_q[17]_i_5_n_0 ),
        .I4(\alu_out_q[17]_i_6_n_0 ),
        .I5(\alu_out_q[17]_i_7_n_0 ),
        .O(\alu_out_q[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[17]_i_10 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[10] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[17]_i_12_n_0 ),
        .O(\alu_out_q[17]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[17]_i_11 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[17] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\alu_out_q[30]_i_13_n_0 ),
        .O(\alu_out_q[17]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \alu_out_q[17]_i_12 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[14] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[17]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[17]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_6_n_6 ),
        .O(\alu_out_q[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[17]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[17] ),
        .I3(\reg_op1_reg_n_0_[17] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAABFBFBFAA)) 
    \alu_out_q[17]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[17]_i_8_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[18]_i_8_n_0 ),
        .O(\alu_out_q[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \alu_out_q[17]_i_5 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\alu_out_q[18]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[20]_i_9_n_0 ),
        .O(\alu_out_q[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEFFF)) 
    \alu_out_q[17]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[19]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[17]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[17]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[17] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[17]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[17]_i_8 
       (.I0(\alu_out_q[17]_i_10_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[19]_i_10_n_0 ),
        .O(\alu_out_q[17]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[17]_i_9 
       (.I0(\alu_out_q[21]_i_14_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[17]_i_11_n_0 ),
        .O(\alu_out_q[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[18]_i_1 
       (.I0(\alu_out_q[18]_i_2_n_0 ),
        .I1(\alu_out_q[18]_i_3_n_0 ),
        .I2(\alu_out_q[18]_i_4_n_0 ),
        .I3(\alu_out_q[18]_i_5_n_0 ),
        .I4(\alu_out_q[18]_i_6_n_0 ),
        .I5(\alu_out_q[18]_i_7_n_0 ),
        .O(\alu_out_q[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[18]_i_10 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[11] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[18]_i_12_n_0 ),
        .O(\alu_out_q[18]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[18]_i_11 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[18] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\alu_out_q[30]_i_13_n_0 ),
        .O(\alu_out_q[18]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \alu_out_q[18]_i_12 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[15] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[18]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[18]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_6_n_5 ),
        .O(\alu_out_q[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[18]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAEFEFEFAA)) 
    \alu_out_q[18]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[19]_i_8_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[18]_i_8_n_0 ),
        .O(\alu_out_q[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \alu_out_q[18]_i_5 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\alu_out_q[19]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[21]_i_12_n_0 ),
        .O(\alu_out_q[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEFFF)) 
    \alu_out_q[18]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[20]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[18]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[18]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[18] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[18]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[18]_i_8 
       (.I0(\alu_out_q[18]_i_10_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[20]_i_10_n_0 ),
        .O(\alu_out_q[18]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[18]_i_9 
       (.I0(\alu_out_q[22]_i_16_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[18]_i_11_n_0 ),
        .O(\alu_out_q[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[19]_i_1 
       (.I0(\alu_out_q[19]_i_2_n_0 ),
        .I1(\alu_out_q[19]_i_3_n_0 ),
        .I2(\alu_out_q[19]_i_4_n_0 ),
        .I3(\alu_out_q[19]_i_5_n_0 ),
        .I4(\alu_out_q[19]_i_6_n_0 ),
        .I5(\alu_out_q[19]_i_7_n_0 ),
        .O(\alu_out_q[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \alu_out_q[19]_i_10 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[22]_i_13_n_0 ),
        .O(\alu_out_q[19]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[19]_i_11 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[19] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\alu_out_q[30]_i_13_n_0 ),
        .O(\alu_out_q[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[19]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_6_n_4 ),
        .O(\alu_out_q[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[19]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[19] ),
        .I3(\reg_op1_reg_n_0_[19] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAABFBFBFAA)) 
    \alu_out_q[19]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[19]_i_8_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[20]_i_8_n_0 ),
        .O(\alu_out_q[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \alu_out_q[19]_i_5 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\alu_out_q[20]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[22]_i_9_n_0 ),
        .O(\alu_out_q[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEFFF)) 
    \alu_out_q[19]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[21]_i_12_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[19]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[19]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[19] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[19]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[19]_i_8 
       (.I0(\alu_out_q[19]_i_10_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[21]_i_13_n_0 ),
        .O(\alu_out_q[19]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[19]_i_9 
       (.I0(\alu_out_q[21]_i_11_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[19]_i_11_n_0 ),
        .O(\alu_out_q[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8B8B888B8888)) 
    \alu_out_q[1]_i_1 
       (.I0(\alu_out_q_reg[1]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[1]_i_3_n_0 ),
        .I3(\alu_out_q[1]_i_4_n_0 ),
        .I4(\alu_out_q[1]_i_5_n_0 ),
        .I5(\alu_out_q[1]_i_6_n_0 ),
        .O(\alu_out_q[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_out_q[1]_i_11 
       (.I0(\alu_out_q[3]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[5]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[2] ),
        .I4(\alu_out_q[1]_i_13_n_0 ),
        .O(\alu_out_q[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \alu_out_q[1]_i_12 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg[1]_0 [0]),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .O(\alu_out_q[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[1]_i_13 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[17] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg[1]_0 [1]),
        .O(\alu_out_q[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[1]_i_3 
       (.I0(\alu_out_q[31]_i_11_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg[1]_0 [1]),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(is_compare),
        .O(\alu_out_q[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B800FF)) 
    \alu_out_q[1]_i_4 
       (.I0(\alu_out_q[4]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[2]_i_9_n_0 ),
        .I3(\alu_out_q[1]_i_11_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(\alu_out_q[30]_i_11_n_0 ),
        .O(\alu_out_q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4540454045405555)) 
    \alu_out_q[1]_i_5 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[1]_i_12_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[2]_i_8_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[1]_i_6 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg[1]_0 [1]),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[1]_i_7 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[3] ),
        .O(\alu_out_q[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[1]_i_8 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[2] ),
        .O(\alu_out_q[1]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[1]_i_9 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg[1]_0 [1]),
        .O(\alu_out_q[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[20]_i_1 
       (.I0(\alu_out_q[20]_i_2_n_0 ),
        .I1(\alu_out_q[20]_i_3_n_0 ),
        .I2(\alu_out_q[20]_i_4_n_0 ),
        .I3(\alu_out_q[20]_i_5_n_0 ),
        .I4(\alu_out_q[20]_i_6_n_0 ),
        .I5(\alu_out_q[20]_i_7_n_0 ),
        .O(\alu_out_q[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \alu_out_q[20]_i_10 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[13] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[22]_i_11_n_0 ),
        .O(\alu_out_q[20]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0000F4F7)) 
    \alu_out_q[20]_i_11 
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .I4(\alu_out_q[30]_i_13_n_0 ),
        .O(\alu_out_q[20]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[20]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_2_n_7 ),
        .O(\alu_out_q[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[20]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[20] ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABFAAAA)) 
    \alu_out_q[20]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[20]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[21]_i_9_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h470047000000FF00)) 
    \alu_out_q[20]_i_5 
       (.I0(\alu_out_q[21]_i_10_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[21]_i_11_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[21]_i_12_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEFFF)) 
    \alu_out_q[20]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[22]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[20]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[20]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[20] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[20]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[20]_i_8 
       (.I0(\alu_out_q[20]_i_10_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[22]_i_12_n_0 ),
        .O(\alu_out_q[20]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[20]_i_9 
       (.I0(\alu_out_q[24]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[20]_i_11_n_0 ),
        .O(\alu_out_q[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[21]_i_1 
       (.I0(\alu_out_q[21]_i_2_n_0 ),
        .I1(\alu_out_q[21]_i_3_n_0 ),
        .I2(\alu_out_q[21]_i_4_n_0 ),
        .I3(\alu_out_q[21]_i_5_n_0 ),
        .I4(\alu_out_q[21]_i_6_n_0 ),
        .I5(\alu_out_q[21]_i_7_n_0 ),
        .O(\alu_out_q[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[21]_i_10 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[27] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFF1B)) 
    \alu_out_q[21]_i_11 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[21]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[21]_i_12 
       (.I0(\alu_out_q[25]_i_8_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[21]_i_14_n_0 ),
        .O(\alu_out_q[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[21]_i_13 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[14] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[22]_i_15_n_0 ),
        .O(\alu_out_q[21]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[21]_i_14 
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[21] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\alu_out_q[30]_i_13_n_0 ),
        .O(\alu_out_q[21]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[21]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_2_n_6 ),
        .O(\alu_out_q[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[21]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[21] ),
        .I3(\reg_op1_reg_n_0_[21] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABFAAAA)) 
    \alu_out_q[21]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[21]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[22]_i_6_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00470047000000FF)) 
    \alu_out_q[21]_i_5 
       (.I0(\alu_out_q[21]_i_10_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[21]_i_11_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[21]_i_12_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFFFEEEEEEEE)) 
    \alu_out_q[21]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[22]_i_10_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[22]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[21]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[21] ),
        .I2(\reg_op2_reg_n_0_[21] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[21]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \alu_out_q[21]_i_8 
       (.I0(instr_or),
        .I1(instr_ori),
        .O(\alu_out_q[21]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[21]_i_9 
       (.I0(\alu_out_q[22]_i_13_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[22]_i_14_n_0 ),
        .I3(\alu_out_q[21]_i_13_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8B8B888B8888)) 
    \alu_out_q[22]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[22]_i_2_n_0 ),
        .I3(\alu_out_q[22]_i_3_n_0 ),
        .I4(\alu_out_q[22]_i_4_n_0 ),
        .I5(\alu_out_q[22]_i_5_n_0 ),
        .O(\alu_out_q[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[22]_i_10 
       (.I0(\alu_out_q[28]_i_10_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[24]_i_7_n_0 ),
        .O(\alu_out_q[22]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[22]_i_11 
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg[1]_0 [1]),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[17] ),
        .O(\alu_out_q[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[22]_i_12 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[15] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[26]_i_10_n_0 ),
        .O(\alu_out_q[22]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[22]_i_13 
       (.I0(\reg_op1_reg_n_0_[8] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg[1]_0 [0]),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[22]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[22]_i_14 
       (.I0(\reg_op1_reg_n_0_[12] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[4] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[20] ),
        .O(\alu_out_q[22]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[22]_i_15 
       (.I0(\reg_op1_reg_n_0_[10] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[2] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[22]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h33033311)) 
    \alu_out_q[22]_i_16 
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\alu_out_q[30]_i_13_n_0 ),
        .I2(\reg_op1_reg_n_0_[30] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[22]_i_2 
       (.I0(\alu_out_q[31]_i_11_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[22] ),
        .I4(\reg_op2_reg_n_0_[22] ),
        .I5(is_compare),
        .O(\alu_out_q[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFEAAAAAAFEFEFE)) 
    \alu_out_q[22]_i_3 
       (.I0(pcpi_mul_n_86),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[22]_i_6_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(\alu_out_q[22]_i_7_n_0 ),
        .O(\alu_out_q[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44477747)) 
    \alu_out_q[22]_i_4 
       (.I0(\alu_out_q[22]_i_8_n_0 ),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[22]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[22]_i_10_n_0 ),
        .I5(\alu_out_q[30]_i_11_n_0 ),
        .O(\alu_out_q[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[22]_i_5 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[22] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[22]_i_6 
       (.I0(\alu_out_q[22]_i_11_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[28]_i_8_n_0 ),
        .I3(\alu_out_q[22]_i_12_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[22]_i_7 
       (.I0(\alu_out_q[22]_i_13_n_0 ),
        .I1(\alu_out_q[22]_i_14_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[22]_i_15_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[29]_i_12_n_0 ),
        .O(\alu_out_q[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[22]_i_8 
       (.I0(\alu_out_q[25]_i_7_n_0 ),
        .I1(\alu_out_q[25]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[21]_i_10_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[21]_i_11_n_0 ),
        .O(\alu_out_q[22]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[22]_i_9 
       (.I0(\alu_out_q[26]_i_8_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[22]_i_16_n_0 ),
        .O(\alu_out_q[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[23]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[23]_i_3_n_0 ),
        .I4(\alu_out_q[23]_i_4_n_0 ),
        .I5(\alu_out_q[23]_i_5_n_0 ),
        .O(\alu_out_q[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_10 
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[20] ),
        .O(\alu_out_q[23]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[23]_i_11 
       (.I0(\alu_out_q[22]_i_7_n_0 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[24]_i_8_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \alu_out_q[23]_i_12 
       (.I0(\alu_out_q[24]_i_5_n_0 ),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[22]_i_8_n_0 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_13 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[19] ),
        .O(\alu_out_q[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_14 
       (.I0(\reg_op2_reg_n_0_[18] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[23]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_15 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[17] ),
        .O(\alu_out_q[23]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_16 
       (.I0(\reg_op2_reg_n_0_[16] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[23]_i_3 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_0_[23] ),
        .I5(\reg_op2_reg_n_0_[23] ),
        .O(\alu_out_q[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \alu_out_q[23]_i_4 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_or),
        .I3(instr_ori),
        .I4(is_compare),
        .O(\alu_out_q[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[23]_i_5 
       (.I0(\alu_out_q[23]_i_11_n_0 ),
        .I1(\alu_out_q[23]_i_12_n_0 ),
        .I2(pcpi_mul_n_86),
        .I3(\reg_op2_reg_n_0_[23] ),
        .I4(\reg_op1_reg_n_0_[23] ),
        .I5(\alu_out_q[23]_i_4_n_0 ),
        .O(\alu_out_q[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_7 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[23] ),
        .O(\alu_out_q[23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_8 
       (.I0(\reg_op2_reg_n_0_[22] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_9 
       (.I0(\reg_op2_reg_n_0_[21] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[21] ),
        .O(\alu_out_q[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[24]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[24]_i_2_n_0 ),
        .I3(\alu_out_q[24]_i_3_n_0 ),
        .I4(\alu_out_q[24]_i_4_n_0 ),
        .O(\alu_out_q[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[24]_i_2 
       (.I0(\alu_out_q[31]_i_11_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[24] ),
        .I4(\reg_op2_reg_n_0_[24] ),
        .I5(is_compare),
        .O(\alu_out_q[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \alu_out_q[24]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[25]_i_5_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[24]_i_5_n_0 ),
        .I5(\alu_out_q[24]_i_6_n_0 ),
        .O(\alu_out_q[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[24]_i_4 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[24] ),
        .I2(\reg_op2_reg_n_0_[24] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3F30AFAF3F30A0A0)) 
    \alu_out_q[24]_i_5 
       (.I0(\alu_out_q[26]_i_8_n_0 ),
        .I1(\alu_out_q[29]_i_10_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[28]_i_10_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[24]_i_7_n_0 ),
        .O(\alu_out_q[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAABFBFBFAA)) 
    \alu_out_q[24]_i_6 
       (.I0(pcpi_mul_n_86),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[24]_i_8_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[25]_i_9_n_0 ),
        .O(\alu_out_q[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[24]_i_7 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[24] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[24]_i_8 
       (.I0(\alu_out_q[22]_i_11_n_0 ),
        .I1(\alu_out_q[28]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[26]_i_10_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[30]_i_12_n_0 ),
        .O(\alu_out_q[24]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[25]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[25]_i_2_n_0 ),
        .I3(\alu_out_q[25]_i_3_n_0 ),
        .I4(\alu_out_q[25]_i_4_n_0 ),
        .O(\alu_out_q[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[25]_i_2 
       (.I0(\alu_out_q[31]_i_11_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[25] ),
        .I4(\reg_op2_reg_n_0_[25] ),
        .I5(is_compare),
        .O(\alu_out_q[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[25]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[25]_i_5_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[26]_i_6_n_0 ),
        .I5(\alu_out_q[25]_i_6_n_0 ),
        .O(\alu_out_q[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[25]_i_4 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[25] ),
        .I2(\reg_op2_reg_n_0_[25] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[25]_i_5 
       (.I0(\alu_out_q[25]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[25]_i_8_n_0 ),
        .I3(\alu_out_q[27]_i_12_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAEFEFEFAA)) 
    \alu_out_q[25]_i_6 
       (.I0(pcpi_mul_n_86),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[26]_i_7_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[25]_i_9_n_0 ),
        .O(\alu_out_q[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[25]_i_7 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[25]_i_8 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[25] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[25]_i_9 
       (.I0(\alu_out_q[22]_i_15_n_0 ),
        .I1(\alu_out_q[29]_i_12_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[22]_i_14_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[31]_i_18_n_0 ),
        .O(\alu_out_q[25]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[26]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[26]_i_2_n_0 ),
        .I3(\alu_out_q[26]_i_3_n_0 ),
        .I4(\alu_out_q[26]_i_4_n_0 ),
        .O(\alu_out_q[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[26]_i_10 
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[3] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[19] ),
        .O(\alu_out_q[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[26]_i_2 
       (.I0(\alu_out_q[31]_i_11_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[26] ),
        .I4(\reg_op2_reg_n_0_[26] ),
        .I5(is_compare),
        .O(\alu_out_q[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8AAA8A8AAAAAA)) 
    \alu_out_q[26]_i_3 
       (.I0(\alu_out_q[26]_i_5_n_0 ),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[27]_i_10_n_0 ),
        .I5(\alu_out_q[26]_i_6_n_0 ),
        .O(\alu_out_q[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[26]_i_4 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[26] ),
        .I2(\reg_op2_reg_n_0_[26] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4540454045405555)) 
    \alu_out_q[26]_i_5 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[26]_i_7_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[27]_i_13_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF003A3A)) 
    \alu_out_q[26]_i_6 
       (.I0(\alu_out_q[26]_i_8_n_0 ),
        .I1(\alu_out_q[29]_i_10_n_0 ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\alu_out_q[26]_i_9_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[26]_i_7 
       (.I0(\alu_out_q[26]_i_10_n_0 ),
        .I1(\alu_out_q[30]_i_12_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[28]_i_8_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[28]_i_9_n_0 ),
        .O(\alu_out_q[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[26]_i_8 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[26] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C8C8CDCDC8CD)) 
    \alu_out_q[26]_i_9 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\alu_out_q[30]_i_10_n_0 ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\alu_out_q[30]_i_13_n_0 ),
        .O(\alu_out_q[26]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[27]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[27]_i_3_n_0 ),
        .I3(\alu_out_q[27]_i_4_n_0 ),
        .I4(\alu_out_q[27]_i_5_n_0 ),
        .O(\alu_out_q[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[27]_i_10 
       (.I0(\alu_out_q[29]_i_11_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[27]_i_12_n_0 ),
        .O(\alu_out_q[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAEFEFEFAA)) 
    \alu_out_q[27]_i_11 
       (.I0(pcpi_mul_n_86),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[28]_i_6_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[27]_i_13_n_0 ),
        .O(\alu_out_q[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00FF01EFFFFFCDEF)) 
    \alu_out_q[27]_i_12 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[27] ),
        .I3(\reg_op1_reg_n_0_[31] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\alu_out_q[27]_i_14_n_0 ),
        .O(\alu_out_q[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[27]_i_13 
       (.I0(\alu_out_q[22]_i_14_n_0 ),
        .I1(\alu_out_q[31]_i_18_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[29]_i_12_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[31]_i_20_n_0 ),
        .O(\alu_out_q[27]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[27]_i_14 
       (.I0(instr_srai),
        .I1(instr_sra),
        .O(\alu_out_q[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[27]_i_3 
       (.I0(\alu_out_q[31]_i_11_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[27] ),
        .I4(\reg_op2_reg_n_0_[27] ),
        .I5(is_compare),
        .O(\alu_out_q[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[27]_i_4 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[27]_i_10_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[28]_i_7_n_0 ),
        .I5(\alu_out_q[27]_i_11_n_0 ),
        .O(\alu_out_q[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[27]_i_5 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[27] ),
        .I2(\reg_op2_reg_n_0_[27] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_6 
       (.I0(\reg_op2_reg_n_0_[27] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[27] ),
        .O(\alu_out_q[27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_7 
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[26] ),
        .O(\alu_out_q[27]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_8 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[25] ),
        .O(\alu_out_q[27]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_9 
       (.I0(\reg_op2_reg_n_0_[24] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8B8B888B8888)) 
    \alu_out_q[28]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[28]_i_2_n_0 ),
        .I3(\alu_out_q[28]_i_3_n_0 ),
        .I4(\alu_out_q[28]_i_4_n_0 ),
        .I5(\alu_out_q[28]_i_5_n_0 ),
        .O(\alu_out_q[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[28]_i_10 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[28] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[28]_i_2 
       (.I0(\alu_out_q[31]_i_11_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[28] ),
        .I4(\reg_op2_reg_n_0_[28] ),
        .I5(is_compare),
        .O(\alu_out_q[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABFAAAA)) 
    \alu_out_q[28]_i_3 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[28]_i_6_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[29]_i_9_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \alu_out_q[28]_i_4 
       (.I0(\alu_out_q[29]_i_8_n_0 ),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[28]_i_7_n_0 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[28]_i_5 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[28] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[28]_i_6 
       (.I0(\alu_out_q[28]_i_8_n_0 ),
        .I1(\alu_out_q[28]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[30]_i_12_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[31]_i_16_n_0 ),
        .O(\alu_out_q[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC0CFCACA)) 
    \alu_out_q[28]_i_7 
       (.I0(\alu_out_q[28]_i_10_n_0 ),
        .I1(\alu_out_q[30]_i_10_n_0 ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\alu_out_q[29]_i_10_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[28]_i_8 
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[5] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[21] ),
        .O(\alu_out_q[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[28]_i_9 
       (.I0(\reg_op1_reg[1]_0 [1]),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[25] ),
        .O(\alu_out_q[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8B8B888B8888)) 
    \alu_out_q[29]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[29]_i_2_n_0 ),
        .I3(\alu_out_q[29]_i_3_n_0 ),
        .I4(\alu_out_q[29]_i_4_n_0 ),
        .I5(\alu_out_q[29]_i_5_n_0 ),
        .O(\alu_out_q[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC0CCC0DDD58880)) 
    \alu_out_q[29]_i_10 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(instr_srai),
        .I3(instr_sra),
        .I4(\reg_op1_reg_n_0_[30] ),
        .I5(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C8C8CDCDC8CD)) 
    \alu_out_q[29]_i_11 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\alu_out_q[30]_i_10_n_0 ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[29] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\alu_out_q[30]_i_13_n_0 ),
        .O(\alu_out_q[29]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[29]_i_12 
       (.I0(\reg_op1_reg_n_0_[14] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[6] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[29]_i_2 
       (.I0(\alu_out_q[31]_i_11_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[29] ),
        .I4(\reg_op2_reg_n_0_[29] ),
        .I5(is_compare),
        .O(\alu_out_q[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBAAAA)) 
    \alu_out_q[29]_i_3 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[30]_i_11_n_0 ),
        .I2(\alu_out_q[29]_i_6_n_0 ),
        .I3(\alu_out_q[29]_i_7_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(\alu_out_q[29]_i_8_n_0 ),
        .O(\alu_out_q[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hABABFF03)) 
    \alu_out_q[29]_i_4 
       (.I0(\alu_out_q[29]_i_9_n_0 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[30]_i_6_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[29]_i_5 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[29] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h222AFFFF)) 
    \alu_out_q[29]_i_6 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(instr_sra),
        .I3(instr_srai),
        .I4(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFEAEFEAEAEAE)) 
    \alu_out_q[29]_i_7 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\alu_out_q[29]_i_10_n_0 ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[31] ),
        .I4(instr_sra),
        .I5(instr_srai),
        .O(\alu_out_q[29]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[29]_i_8 
       (.I0(\alu_out_q[30]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[29]_i_11_n_0 ),
        .O(\alu_out_q[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[29]_i_9 
       (.I0(\alu_out_q[31]_i_18_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[31]_i_19_n_0 ),
        .I3(\alu_out_q[29]_i_12_n_0 ),
        .I4(\alu_out_q[31]_i_20_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[2]_i_1 
       (.I0(\alu_out_q[2]_i_2_n_0 ),
        .I1(\alu_out_q[2]_i_3_n_0 ),
        .I2(\alu_out_q[2]_i_4_n_0 ),
        .I3(\alu_out_q[2]_i_5_n_0 ),
        .I4(\alu_out_q[2]_i_6_n_0 ),
        .I5(\alu_out_q[2]_i_7_n_0 ),
        .O(\alu_out_q[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \alu_out_q[2]_i_10 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\reg_op1_reg_n_0_[10] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[2]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[2]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[1]_i_2_n_5 ),
        .O(\alu_out_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[2]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAAAFEFEFEAA)) 
    \alu_out_q[2]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[3]_i_8_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[2]_i_8_n_0 ),
        .O(\alu_out_q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB80000000000)) 
    \alu_out_q[2]_i_5 
       (.I0(\alu_out_q[8]_i_8_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[5]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[3]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEFFF)) 
    \alu_out_q[2]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[4]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[2]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[2]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \alu_out_q[2]_i_8 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg[1]_0 [1]),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .O(\alu_out_q[2]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h35)) 
    \alu_out_q[2]_i_9 
       (.I0(\alu_out_q[2]_i_10_n_0 ),
        .I1(\alu_out_q[6]_i_11_n_0 ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .O(\alu_out_q[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8B8B888B8888)) 
    \alu_out_q[30]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[30]_i_2_n_0 ),
        .I3(\alu_out_q[30]_i_3_n_0 ),
        .I4(\alu_out_q[30]_i_4_n_0 ),
        .I5(\alu_out_q[30]_i_5_n_0 ),
        .O(\alu_out_q[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h57)) 
    \alu_out_q[30]_i_10 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(instr_sra),
        .I2(instr_srai),
        .O(\alu_out_q[30]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[30]_i_11 
       (.I0(instr_slli),
        .I1(instr_sll),
        .O(\alu_out_q[30]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[30]_i_12 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[7] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[23] ),
        .O(\alu_out_q[30]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \alu_out_q[30]_i_13 
       (.I0(instr_sra),
        .I1(instr_srai),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[31] ),
        .O(\alu_out_q[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[30]_i_2 
       (.I0(\alu_out_q[31]_i_11_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[30] ),
        .I4(\reg_op2_reg_n_0_[30] ),
        .I5(is_compare),
        .O(\alu_out_q[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0E00FFFF0EEE)) 
    \alu_out_q[30]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[30]_i_6_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(pcpi_mul_n_86),
        .I5(\alu_out_q[31]_i_13_n_0 ),
        .O(\alu_out_q[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF003F3A3A)) 
    \alu_out_q[30]_i_4 
       (.I0(\alu_out_q[30]_i_8_n_0 ),
        .I1(\alu_out_q[30]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[30]_i_10_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(\alu_out_q[30]_i_11_n_0 ),
        .O(\alu_out_q[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[30]_i_5 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op2_reg_n_0_[30] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_out_q[30]_i_6 
       (.I0(\alu_out_q[30]_i_12_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[31]_i_16_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[31]_i_17_n_0 ),
        .O(\alu_out_q[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3732373237373732)) 
    \alu_out_q[30]_i_8 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\alu_out_q[30]_i_10_n_0 ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\alu_out_q[30]_i_13_n_0 ),
        .I4(\reg_op1_reg_n_0_[30] ),
        .I5(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000FEFFFFFFFF)) 
    \alu_out_q[30]_i_9 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op2_reg_n_0_[4] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .I5(\reg_op1_reg_n_0_[31] ),
        .O(\alu_out_q[30]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \alu_out_q[31]_i_1 
       (.I0(is_compare),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .O(alu_out));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_10 
       (.I0(\reg_op2_reg_n_0_[28] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[31]_i_11 
       (.I0(instr_xor),
        .I1(instr_xori),
        .O(\alu_out_q[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \alu_out_q[31]_i_12 
       (.I0(\alu_out_q[31]_i_15_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[31]_i_16_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[31]_i_17_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \alu_out_q[31]_i_13 
       (.I0(\alu_out_q[31]_i_18_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[31]_i_19_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[31]_i_20_n_0 ),
        .I5(\alu_out_q[31]_i_21_n_0 ),
        .O(\alu_out_q[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABABABABAAA)) 
    \alu_out_q[31]_i_14 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[30]_i_11_n_0 ),
        .I2(\alu_out_q[30]_i_10_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(\alu_out_q[31]_i_22_n_0 ),
        .O(\alu_out_q[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_15 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[15] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[31] ),
        .O(\alu_out_q[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_16 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[11] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[27] ),
        .O(\alu_out_q[31]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[31]_i_17 
       (.I0(\alu_out_q[28]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[31]_i_23_n_0 ),
        .O(\alu_out_q[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_18 
       (.I0(\reg_op1_reg[1]_0 [0]),
        .I1(\reg_op1_reg_n_0_[16] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_19 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[31]_i_2 
       (.I0(\alu_out_q_reg[31]_i_3_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[31]_i_4_n_0 ),
        .I3(\alu_out_q[31]_i_5_n_0 ),
        .I4(\alu_out_q[31]_i_6_n_0 ),
        .O(\alu_out_q[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_20 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[18] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[26] ),
        .O(\alu_out_q[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_21 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\reg_op1_reg_n_0_[22] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[14] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[30] ),
        .O(\alu_out_q[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \alu_out_q[31]_i_22 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op2_reg_n_0_[4] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_23 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[21] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[13] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[29] ),
        .O(\alu_out_q[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[31]_i_4 
       (.I0(\alu_out_q[31]_i_11_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[31] ),
        .I4(\reg_op2_reg_n_0_[31] ),
        .I5(is_compare),
        .O(\alu_out_q[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFABABAB)) 
    \alu_out_q[31]_i_5 
       (.I0(\alu_out_q[31]_i_12_n_0 ),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\alu_out_q[31]_i_13_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(\alu_out_q[31]_i_14_n_0 ),
        .O(\alu_out_q[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[31]_i_6 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[31] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_7 
       (.I0(instr_sub),
        .I1(\reg_op2_reg_n_0_[31] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .O(\alu_out_q[31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_8 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[30] ),
        .O(\alu_out_q[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_9 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[29] ),
        .O(\alu_out_q[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[3]_i_1 
       (.I0(\alu_out_q[3]_i_2_n_0 ),
        .I1(\alu_out_q[3]_i_3_n_0 ),
        .I2(\alu_out_q[3]_i_4_n_0 ),
        .I3(\alu_out_q[3]_i_5_n_0 ),
        .I4(\alu_out_q[3]_i_6_n_0 ),
        .I5(\alu_out_q[3]_i_7_n_0 ),
        .O(\alu_out_q[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[3]_i_10 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[19] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[3] ),
        .O(\alu_out_q[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[3]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[1]_i_2_n_4 ),
        .O(\alu_out_q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[3]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAAAEAEAEAA)) 
    \alu_out_q[3]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[4]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[3]_i_8_n_0 ),
        .O(\alu_out_q[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \alu_out_q[3]_i_5 
       (.I0(\alu_out_q[8]_i_8_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[5]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[3]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFFFEEEEEEEE)) 
    \alu_out_q[3]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[6]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[4]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[3]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \alu_out_q[3]_i_8 
       (.I0(\reg_op1_reg[1]_0 [0]),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[3]_i_9 
       (.I0(\alu_out_q[7]_i_17_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[3]_i_10_n_0 ),
        .O(\alu_out_q[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[4]_i_1 
       (.I0(\alu_out_q[4]_i_2_n_0 ),
        .I1(\alu_out_q[4]_i_3_n_0 ),
        .I2(\alu_out_q[4]_i_4_n_0 ),
        .I3(\alu_out_q[4]_i_5_n_0 ),
        .I4(\alu_out_q[4]_i_6_n_0 ),
        .I5(\alu_out_q[4]_i_7_n_0 ),
        .O(\alu_out_q[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \alu_out_q[4]_i_10 
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\reg_op1_reg_n_0_[12] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .I4(\reg_op1_reg_n_0_[4] ),
        .I5(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[4]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[4]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_8_n_7 ),
        .O(\alu_out_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEAAAAEF)) 
    \alu_out_q[4]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q[31]_i_11_n_0 ),
        .I2(\alu_out_q[21]_i_8_n_0 ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(is_compare),
        .O(\alu_out_q[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFC005454)) 
    \alu_out_q[4]_i_4 
       (.I0(\alu_out_q[5]_i_8_n_0 ),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\alu_out_q[4]_i_8_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAA808)) 
    \alu_out_q[4]_i_5 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\alu_out_q[5]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\alu_out_q[8]_i_8_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(\alu_out_q[7]_i_10_n_0 ),
        .O(\alu_out_q[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEFFF)) 
    \alu_out_q[4]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[6]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[4]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[4]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[4] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \alu_out_q[4]_i_8 
       (.I0(\reg_op1_reg[1]_0 [1]),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \alu_out_q[4]_i_9 
       (.I0(\alu_out_q[8]_i_12_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[4]_i_10_n_0 ),
        .O(\alu_out_q[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[5]_i_1 
       (.I0(\alu_out_q[5]_i_2_n_0 ),
        .I1(\alu_out_q[5]_i_3_n_0 ),
        .I2(\alu_out_q[5]_i_4_n_0 ),
        .I3(\alu_out_q[5]_i_5_n_0 ),
        .I4(\alu_out_q[5]_i_6_n_0 ),
        .I5(\alu_out_q[5]_i_7_n_0 ),
        .O(\alu_out_q[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[5]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_8_n_6 ),
        .O(\alu_out_q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[5]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[5] ),
        .I3(\reg_op1_reg_n_0_[5] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABFAAAA)) 
    \alu_out_q[5]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[5]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[6]_i_8_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000540455555404)) 
    \alu_out_q[5]_i_5 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\alu_out_q[5]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\alu_out_q[8]_i_8_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(\alu_out_q[7]_i_10_n_0 ),
        .O(\alu_out_q[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFEFFEEEEEEEE)) 
    \alu_out_q[5]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[8]_i_10_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[6]_i_9_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[5]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[5] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000400040000FFFF)) 
    \alu_out_q[5]_i_8 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .I4(\alu_out_q[7]_i_16_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[5]_i_9 
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[21] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[5] ),
        .O(\alu_out_q[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[6]_i_1 
       (.I0(\alu_out_q[6]_i_2_n_0 ),
        .I1(\alu_out_q[6]_i_3_n_0 ),
        .I2(\alu_out_q[6]_i_4_n_0 ),
        .I3(\alu_out_q[6]_i_5_n_0 ),
        .I4(\alu_out_q[6]_i_6_n_0 ),
        .I5(\alu_out_q[6]_i_7_n_0 ),
        .O(\alu_out_q[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[6]_i_10 
       (.I0(\alu_out_q[7]_i_11_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[8]_i_8_n_0 ),
        .O(\alu_out_q[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[6]_i_11 
       (.I0(\reg_op1_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[6]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_8_n_5 ),
        .O(\alu_out_q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[6]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBABFBAAAAA)) 
    \alu_out_q[6]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[6]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[7]_i_9_n_0 ),
        .I4(instr_sll),
        .I5(instr_slli),
        .O(\alu_out_q[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5101)) 
    \alu_out_q[6]_i_5 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\alu_out_q[6]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[8]_i_10_n_0 ),
        .O(\alu_out_q[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFFFEEEEEEEE)) 
    \alu_out_q[6]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[6]_i_10_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[7]_i_10_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[6]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[6] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000400040000FFFF)) 
    \alu_out_q[6]_i_8 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .I4(\alu_out_q[8]_i_13_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[6]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \alu_out_q[6]_i_9 
       (.I0(\alu_out_q[10]_i_11_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[6]_i_11_n_0 ),
        .O(\alu_out_q[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[7]_i_1 
       (.I0(\alu_out_q[7]_i_2_n_0 ),
        .I1(\alu_out_q[7]_i_3_n_0 ),
        .I2(\alu_out_q[7]_i_4_n_0 ),
        .I3(\alu_out_q[7]_i_5_n_0 ),
        .I4(\alu_out_q[7]_i_6_n_0 ),
        .I5(\alu_out_q[7]_i_7_n_0 ),
        .O(\alu_out_q[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \alu_out_q[7]_i_10 
       (.I0(\alu_out_q[11]_i_15_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[7]_i_17_n_0 ),
        .O(\alu_out_q[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h3030101F3F3F101F)) 
    \alu_out_q[7]_i_11 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\alu_out_q[30]_i_13_n_0 ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[13] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[29] ),
        .O(\alu_out_q[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_12 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[7] ),
        .O(\alu_out_q[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_13 
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_14 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[5] ),
        .O(\alu_out_q[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_15 
       (.I0(\reg_op2_reg_n_0_[4] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[4] ),
        .O(\alu_out_q[7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[7]_i_16 
       (.I0(\reg_op1_reg[1]_0 [0]),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \alu_out_q[7]_i_17 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[7] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[23] ),
        .O(\alu_out_q[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[7]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_8_n_4 ),
        .O(\alu_out_q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[7]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[7] ),
        .I3(\reg_op1_reg_n_0_[7] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFAEEFAEEFAAAAA)) 
    \alu_out_q[7]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[7]_i_9_n_0 ),
        .I2(\alu_out_q[8]_i_11_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0101510151515101)) 
    \alu_out_q[7]_i_5 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\alu_out_q[7]_i_10_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[8]_i_8_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[7]_i_11_n_0 ),
        .O(\alu_out_q[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFEFEFEEEEEEE)) 
    \alu_out_q[7]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[10]_i_9_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(\alu_out_q[8]_i_10_n_0 ),
        .O(\alu_out_q[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[7]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[7] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[7]_i_9 
       (.I0(\alu_out_q[7]_i_16_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[9]_i_10_n_0 ),
        .O(\alu_out_q[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBABAAAA)) 
    \alu_out_q[8]_i_1 
       (.I0(\alu_out_q[8]_i_2_n_0 ),
        .I1(\alu_out_q[8]_i_3_n_0 ),
        .I2(\alu_out_q[8]_i_4_n_0 ),
        .I3(\alu_out_q[8]_i_5_n_0 ),
        .I4(\alu_out_q[8]_i_6_n_0 ),
        .I5(\alu_out_q[8]_i_7_n_0 ),
        .O(\alu_out_q[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \alu_out_q[8]_i_10 
       (.I0(\alu_out_q[8]_i_12_n_0 ),
        .I1(\alu_out_q[12]_i_11_n_0 ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .O(\alu_out_q[8]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[8]_i_11 
       (.I0(\alu_out_q[8]_i_13_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[10]_i_10_n_0 ),
        .O(\alu_out_q[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[8]_i_12 
       (.I0(\alu_out_q[30]_i_13_n_0 ),
        .I1(\reg_op1_reg_n_0_[16] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[8]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[8]_i_13 
       (.I0(\reg_op1_reg[1]_0 [1]),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[5] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[8]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[11]_i_8_n_7 ),
        .O(\alu_out_q[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[8]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF57F7555557F7)) 
    \alu_out_q[8]_i_4 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\alu_out_q[8]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\alu_out_q[8]_i_9_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(\alu_out_q[11]_i_9_n_0 ),
        .O(\alu_out_q[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEFFFEEE)) 
    \alu_out_q[8]_i_5 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[10]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[8]_i_10_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000001F1F11FF)) 
    \alu_out_q[8]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[8]_i_11_n_0 ),
        .I3(\alu_out_q[9]_i_8_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[8]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFCFC0A0AFC0C)) 
    \alu_out_q[8]_i_8 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[17] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\alu_out_q[30]_i_13_n_0 ),
        .O(\alu_out_q[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[8]_i_9 
       (.I0(\alu_out_q[30]_i_13_n_0 ),
        .I1(\reg_op1_reg_n_0_[21] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[29] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[13] ),
        .O(\alu_out_q[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABABAA)) 
    \alu_out_q[9]_i_1 
       (.I0(\alu_out_q[9]_i_2_n_0 ),
        .I1(\alu_out_q[9]_i_3_n_0 ),
        .I2(\alu_out_q[9]_i_4_n_0 ),
        .I3(\alu_out_q[9]_i_5_n_0 ),
        .I4(\alu_out_q[9]_i_6_n_0 ),
        .I5(\alu_out_q[9]_i_7_n_0 ),
        .O(\alu_out_q[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[9]_i_10 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .I4(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[9]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h353535F5)) 
    \alu_out_q[9]_i_11 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .O(\alu_out_q[9]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \alu_out_q[9]_i_12 
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\reg_op2_reg_n_0_[4] ),
        .I2(\reg_op1_reg_n_0_[29] ),
        .O(\alu_out_q[9]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[9]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[11]_i_8_n_6 ),
        .O(\alu_out_q[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEFEEEEEEEF)) 
    \alu_out_q[9]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .I4(\alu_out_q[21]_i_8_n_0 ),
        .I5(\alu_out_q[31]_i_11_n_0 ),
        .O(\alu_out_q[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAAAEAEAEAA)) 
    \alu_out_q[9]_i_4 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[10]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[9]_i_8_n_0 ),
        .O(\alu_out_q[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_out_q[9]_i_5 
       (.I0(\alu_out_q[10]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[12]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEFEFEEEFEEEE)) 
    \alu_out_q[9]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[11]_i_9_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(\alu_out_q[9]_i_9_n_0 ),
        .O(\alu_out_q[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[9]_i_7 
       (.I0(\alu_out_q[23]_i_4_n_0 ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[9]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[9]_i_8 
       (.I0(\alu_out_q[9]_i_10_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[11]_i_16_n_0 ),
        .O(\alu_out_q[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \alu_out_q[9]_i_9 
       (.I0(\alu_out_q[9]_i_11_n_0 ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\alu_out_q[9]_i_12_n_0 ),
        .I3(\reg_op2_reg_n_0_[2] ),
        .I4(\alu_out_q[8]_i_8_n_0 ),
        .O(\alu_out_q[9]_i_9_n_0 ));
  FDRE \alu_out_q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[0]_i_1_n_0 ),
        .Q(alu_out_q[0]),
        .R(\<const0> ));
  FDRE \alu_out_q_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[10]_i_1_n_0 ),
        .Q(alu_out_q[10]),
        .R(alu_out));
  FDRE \alu_out_q_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[11]_i_1_n_0 ),
        .Q(alu_out_q[11]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[11]_i_8 
       (.CI(\alu_out_q_reg[7]_i_8_n_0 ),
        .CO({\alu_out_q_reg[11]_i_8_n_0 ,\NLW_alu_out_q_reg[11]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[11] ,\reg_op1_reg_n_0_[10] ,\reg_op1_reg_n_0_[9] ,\reg_op1_reg_n_0_[8] }),
        .O({\alu_out_q_reg[11]_i_8_n_4 ,\alu_out_q_reg[11]_i_8_n_5 ,\alu_out_q_reg[11]_i_8_n_6 ,\alu_out_q_reg[11]_i_8_n_7 }),
        .S({\alu_out_q[11]_i_11_n_0 ,\alu_out_q[11]_i_12_n_0 ,\alu_out_q[11]_i_13_n_0 ,\alu_out_q[11]_i_14_n_0 }));
  FDRE \alu_out_q_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[12]_i_1_n_0 ),
        .Q(alu_out_q[12]),
        .R(alu_out));
  FDRE \alu_out_q_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[13]_i_1_n_0 ),
        .Q(alu_out_q[13]),
        .R(alu_out));
  FDRE \alu_out_q_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[14]_i_1_n_0 ),
        .Q(alu_out_q[14]),
        .R(alu_out));
  FDRE \alu_out_q_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[15]_i_1_n_0 ),
        .Q(alu_out_q[15]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[15]_i_8 
       (.CI(\alu_out_q_reg[11]_i_8_n_0 ),
        .CO({\alu_out_q_reg[15]_i_8_n_0 ,\NLW_alu_out_q_reg[15]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[15] ,\reg_op1_reg_n_0_[14] ,\reg_op1_reg_n_0_[13] ,\reg_op1_reg_n_0_[12] }),
        .O({\alu_out_q_reg[15]_i_8_n_4 ,\alu_out_q_reg[15]_i_8_n_5 ,\alu_out_q_reg[15]_i_8_n_6 ,\alu_out_q_reg[15]_i_8_n_7 }),
        .S({\alu_out_q[15]_i_11_n_0 ,\alu_out_q[15]_i_12_n_0 ,\alu_out_q[15]_i_13_n_0 ,\alu_out_q[15]_i_14_n_0 }));
  FDRE \alu_out_q_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[16]_i_1_n_0 ),
        .Q(alu_out_q[16]),
        .R(alu_out));
  FDRE \alu_out_q_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[17]_i_1_n_0 ),
        .Q(alu_out_q[17]),
        .R(alu_out));
  FDRE \alu_out_q_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[18]_i_1_n_0 ),
        .Q(alu_out_q[18]),
        .R(alu_out));
  FDRE \alu_out_q_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[19]_i_1_n_0 ),
        .Q(alu_out_q[19]),
        .R(alu_out));
  FDRE \alu_out_q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[1]_i_1_n_0 ),
        .Q(alu_out_q[1]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY4 \alu_out_q_reg[1]_i_2 
       (.CI(\<const0> ),
        .CO({\alu_out_q_reg[1]_i_2_n_0 ,\NLW_alu_out_q_reg[1]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\reg_op1_reg[1]_0 [0]),
        .DI({\reg_op1_reg_n_0_[3] ,\reg_op1_reg_n_0_[2] ,\reg_op1_reg[1]_0 [1],instr_sub}),
        .O({\alu_out_q_reg[1]_i_2_n_4 ,\alu_out_q_reg[1]_i_2_n_5 ,\alu_out_q_reg[1]_i_2_n_6 ,\alu_out_q_reg[1]_i_2_n_7 }),
        .S({\alu_out_q[1]_i_7_n_0 ,\alu_out_q[1]_i_8_n_0 ,\alu_out_q[1]_i_9_n_0 ,\reg_op2_reg_n_0_[0] }));
  FDRE \alu_out_q_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[20]_i_1_n_0 ),
        .Q(alu_out_q[20]),
        .R(alu_out));
  FDRE \alu_out_q_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[21]_i_1_n_0 ),
        .Q(alu_out_q[21]),
        .R(alu_out));
  FDRE \alu_out_q_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[22]_i_1_n_0 ),
        .Q(alu_out_q[22]),
        .R(alu_out));
  FDRE \alu_out_q_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[23]_i_1_n_0 ),
        .Q(alu_out_q[23]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[23]_i_2 
       (.CI(\alu_out_q_reg[23]_i_6_n_0 ),
        .CO({\alu_out_q_reg[23]_i_2_n_0 ,\NLW_alu_out_q_reg[23]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[23] ,\reg_op1_reg_n_0_[22] ,\reg_op1_reg_n_0_[21] ,\reg_op1_reg_n_0_[20] }),
        .O({\alu_out_q_reg[23]_i_2_n_4 ,\alu_out_q_reg[23]_i_2_n_5 ,\alu_out_q_reg[23]_i_2_n_6 ,\alu_out_q_reg[23]_i_2_n_7 }),
        .S({\alu_out_q[23]_i_7_n_0 ,\alu_out_q[23]_i_8_n_0 ,\alu_out_q[23]_i_9_n_0 ,\alu_out_q[23]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[23]_i_6 
       (.CI(\alu_out_q_reg[15]_i_8_n_0 ),
        .CO({\alu_out_q_reg[23]_i_6_n_0 ,\NLW_alu_out_q_reg[23]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[19] ,\reg_op1_reg_n_0_[18] ,\reg_op1_reg_n_0_[17] ,\reg_op1_reg_n_0_[16] }),
        .O({\alu_out_q_reg[23]_i_6_n_4 ,\alu_out_q_reg[23]_i_6_n_5 ,\alu_out_q_reg[23]_i_6_n_6 ,\alu_out_q_reg[23]_i_6_n_7 }),
        .S({\alu_out_q[23]_i_13_n_0 ,\alu_out_q[23]_i_14_n_0 ,\alu_out_q[23]_i_15_n_0 ,\alu_out_q[23]_i_16_n_0 }));
  FDRE \alu_out_q_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[24]_i_1_n_0 ),
        .Q(alu_out_q[24]),
        .R(alu_out));
  FDRE \alu_out_q_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[25]_i_1_n_0 ),
        .Q(alu_out_q[25]),
        .R(alu_out));
  FDRE \alu_out_q_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[26]_i_1_n_0 ),
        .Q(alu_out_q[26]),
        .R(alu_out));
  FDRE \alu_out_q_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[27]_i_1_n_0 ),
        .Q(alu_out_q[27]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[27]_i_2 
       (.CI(\alu_out_q_reg[23]_i_2_n_0 ),
        .CO({\alu_out_q_reg[27]_i_2_n_0 ,\NLW_alu_out_q_reg[27]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[27] ,\reg_op1_reg_n_0_[26] ,\reg_op1_reg_n_0_[25] ,\reg_op1_reg_n_0_[24] }),
        .O({\alu_out_q_reg[27]_i_2_n_4 ,\alu_out_q_reg[27]_i_2_n_5 ,\alu_out_q_reg[27]_i_2_n_6 ,\alu_out_q_reg[27]_i_2_n_7 }),
        .S({\alu_out_q[27]_i_6_n_0 ,\alu_out_q[27]_i_7_n_0 ,\alu_out_q[27]_i_8_n_0 ,\alu_out_q[27]_i_9_n_0 }));
  FDRE \alu_out_q_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[28]_i_1_n_0 ),
        .Q(alu_out_q[28]),
        .R(alu_out));
  FDRE \alu_out_q_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[29]_i_1_n_0 ),
        .Q(alu_out_q[29]),
        .R(alu_out));
  FDRE \alu_out_q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[2]_i_1_n_0 ),
        .Q(alu_out_q[2]),
        .R(alu_out));
  FDRE \alu_out_q_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[30]_i_1_n_0 ),
        .Q(alu_out_q[30]),
        .R(alu_out));
  FDRE \alu_out_q_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[31]_i_2_n_0 ),
        .Q(alu_out_q[31]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[31]_i_3 
       (.CI(\alu_out_q_reg[27]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\reg_op1_reg_n_0_[30] ,\reg_op1_reg_n_0_[29] ,\reg_op1_reg_n_0_[28] }),
        .O({\alu_out_q_reg[31]_i_3_n_4 ,\alu_out_q_reg[31]_i_3_n_5 ,\alu_out_q_reg[31]_i_3_n_6 ,\alu_out_q_reg[31]_i_3_n_7 }),
        .S({\alu_out_q[31]_i_7_n_0 ,\alu_out_q[31]_i_8_n_0 ,\alu_out_q[31]_i_9_n_0 ,\alu_out_q[31]_i_10_n_0 }));
  FDRE \alu_out_q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[3]_i_1_n_0 ),
        .Q(alu_out_q[3]),
        .R(alu_out));
  FDRE \alu_out_q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[4]_i_1_n_0 ),
        .Q(alu_out_q[4]),
        .R(alu_out));
  FDRE \alu_out_q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[5]_i_1_n_0 ),
        .Q(alu_out_q[5]),
        .R(alu_out));
  FDRE \alu_out_q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[6]_i_1_n_0 ),
        .Q(alu_out_q[6]),
        .R(alu_out));
  FDRE \alu_out_q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[7]_i_1_n_0 ),
        .Q(alu_out_q[7]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[7]_i_8 
       (.CI(\alu_out_q_reg[1]_i_2_n_0 ),
        .CO({\alu_out_q_reg[7]_i_8_n_0 ,\NLW_alu_out_q_reg[7]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[7] ,\reg_op1_reg_n_0_[6] ,\reg_op1_reg_n_0_[5] ,\reg_op1_reg_n_0_[4] }),
        .O({\alu_out_q_reg[7]_i_8_n_4 ,\alu_out_q_reg[7]_i_8_n_5 ,\alu_out_q_reg[7]_i_8_n_6 ,\alu_out_q_reg[7]_i_8_n_7 }),
        .S({\alu_out_q[7]_i_12_n_0 ,\alu_out_q[7]_i_13_n_0 ,\alu_out_q[7]_i_14_n_0 ,\alu_out_q[7]_i_15_n_0 }));
  FDRE \alu_out_q_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[8]_i_1_n_0 ),
        .Q(alu_out_q[8]),
        .R(alu_out));
  FDRE \alu_out_q_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[9]_i_1_n_0 ),
        .Q(alu_out_q[9]),
        .R(alu_out));
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[0]_i_1 
       (.I0(p_1_in[0]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(slaves_req[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[10]_i_1 
       (.I0(p_1_in[10]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[11]_i_1 
       (.I0(p_1_in[11]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[12]_i_1 
       (.I0(p_1_in[12]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[13]_i_1 
       (.I0(p_1_in[13]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[14]_i_1 
       (.I0(p_1_in[14]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [13]));
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[15]_i_2 
       (.I0(cpu_rst_req_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\bit_duration[15]_i_4_n_0 ),
        .O(\mem_addr_reg[2]_2 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[15]_i_3 
       (.I0(p_1_in[15]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [14]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \bit_duration[15]_i_4 
       (.I0(Q[2]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .I4(mem_valid_reg_0),
        .I5(\mem_wstrb_reg[1]_0 ),
        .O(\bit_duration[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[1]_i_1 
       (.I0(p_1_in[1]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[6]_i_1 
       (.I0(p_1_in[6]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[8]_i_1 
       (.I0(p_1_in[8]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[9]_i_1 
       (.I0(p_1_in[9]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_1 [8]));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    boot_i_1
       (.I0(p_1_in[0]),
        .I1(mem_instr_reg_3),
        .I2(\mem_wstrb_reg[1]_0 ),
        .I3(mem_valid_reg_0),
        .I4(cpu_rst_req_reg),
        .I5(boot),
        .O(\mem_wdata_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_cycle[0]_i_2 
       (.I0(\count_cycle_reg_n_0_[0] ),
        .O(\count_cycle[0]_i_2_n_0 ));
  FDRE \count_cycle_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[0] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\count_cycle_reg[0]_i_1_n_0 ,\NLW_count_cycle_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\count_cycle_reg[0]_i_1_n_4 ,\count_cycle_reg[0]_i_1_n_5 ,\count_cycle_reg[0]_i_1_n_6 ,\count_cycle_reg[0]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[3] ,\count_cycle_reg_n_0_[2] ,\count_cycle_reg_n_0_[1] ,\count_cycle[0]_i_2_n_0 }));
  FDRE \count_cycle_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[10] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[11] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[12]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[12] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[12]_i_1 
       (.CI(\count_cycle_reg[8]_i_1_n_0 ),
        .CO({\count_cycle_reg[12]_i_1_n_0 ,\NLW_count_cycle_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[12]_i_1_n_4 ,\count_cycle_reg[12]_i_1_n_5 ,\count_cycle_reg[12]_i_1_n_6 ,\count_cycle_reg[12]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[15] ,\count_cycle_reg_n_0_[14] ,\count_cycle_reg_n_0_[13] ,\count_cycle_reg_n_0_[12] }));
  FDRE \count_cycle_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[12]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[13] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[12]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[14] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[12]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[15] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[16] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[16]_i_1 
       (.CI(\count_cycle_reg[12]_i_1_n_0 ),
        .CO({\count_cycle_reg[16]_i_1_n_0 ,\NLW_count_cycle_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[16]_i_1_n_4 ,\count_cycle_reg[16]_i_1_n_5 ,\count_cycle_reg[16]_i_1_n_6 ,\count_cycle_reg[16]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[19] ,\count_cycle_reg_n_0_[18] ,\count_cycle_reg_n_0_[17] ,\count_cycle_reg_n_0_[16] }));
  FDRE \count_cycle_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[17] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[18] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[19] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[1] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[20]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[20] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[20]_i_1 
       (.CI(\count_cycle_reg[16]_i_1_n_0 ),
        .CO({\count_cycle_reg[20]_i_1_n_0 ,\NLW_count_cycle_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[20]_i_1_n_4 ,\count_cycle_reg[20]_i_1_n_5 ,\count_cycle_reg[20]_i_1_n_6 ,\count_cycle_reg[20]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[23] ,\count_cycle_reg_n_0_[22] ,\count_cycle_reg_n_0_[21] ,\count_cycle_reg_n_0_[20] }));
  FDRE \count_cycle_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[20]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[21] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[20]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[22] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[20]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[23] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[24] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[24]_i_1 
       (.CI(\count_cycle_reg[20]_i_1_n_0 ),
        .CO({\count_cycle_reg[24]_i_1_n_0 ,\NLW_count_cycle_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[24]_i_1_n_4 ,\count_cycle_reg[24]_i_1_n_5 ,\count_cycle_reg[24]_i_1_n_6 ,\count_cycle_reg[24]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[27] ,\count_cycle_reg_n_0_[26] ,\count_cycle_reg_n_0_[25] ,\count_cycle_reg_n_0_[24] }));
  FDRE \count_cycle_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[25] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[26] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[27] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[28]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[28] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[28]_i_1 
       (.CI(\count_cycle_reg[24]_i_1_n_0 ),
        .CO({\count_cycle_reg[28]_i_1_n_0 ,\NLW_count_cycle_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[28]_i_1_n_4 ,\count_cycle_reg[28]_i_1_n_5 ,\count_cycle_reg[28]_i_1_n_6 ,\count_cycle_reg[28]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[31] ,\count_cycle_reg_n_0_[30] ,\count_cycle_reg_n_0_[29] ,\count_cycle_reg_n_0_[28] }));
  FDRE \count_cycle_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[28]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[29] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[2] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[28]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[30] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[28]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[31] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_7 ),
        .Q(data2[0]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[32]_i_1 
       (.CI(\count_cycle_reg[28]_i_1_n_0 ),
        .CO({\count_cycle_reg[32]_i_1_n_0 ,\NLW_count_cycle_reg[32]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[32]_i_1_n_4 ,\count_cycle_reg[32]_i_1_n_5 ,\count_cycle_reg[32]_i_1_n_6 ,\count_cycle_reg[32]_i_1_n_7 }),
        .S(data2[3:0]));
  FDRE \count_cycle_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_6 ),
        .Q(data2[1]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_5 ),
        .Q(data2[2]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_4 ),
        .Q(data2[3]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[36]_i_1_n_7 ),
        .Q(data2[4]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[36]_i_1 
       (.CI(\count_cycle_reg[32]_i_1_n_0 ),
        .CO({\count_cycle_reg[36]_i_1_n_0 ,\NLW_count_cycle_reg[36]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[36]_i_1_n_4 ,\count_cycle_reg[36]_i_1_n_5 ,\count_cycle_reg[36]_i_1_n_6 ,\count_cycle_reg[36]_i_1_n_7 }),
        .S(data2[7:4]));
  FDRE \count_cycle_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[36]_i_1_n_6 ),
        .Q(data2[5]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[36]_i_1_n_5 ),
        .Q(data2[6]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[36]_i_1_n_4 ),
        .Q(data2[7]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[3] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_7 ),
        .Q(data2[8]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[40]_i_1 
       (.CI(\count_cycle_reg[36]_i_1_n_0 ),
        .CO({\count_cycle_reg[40]_i_1_n_0 ,\NLW_count_cycle_reg[40]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[40]_i_1_n_4 ,\count_cycle_reg[40]_i_1_n_5 ,\count_cycle_reg[40]_i_1_n_6 ,\count_cycle_reg[40]_i_1_n_7 }),
        .S(data2[11:8]));
  FDRE \count_cycle_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_6 ),
        .Q(data2[9]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_5 ),
        .Q(data2[10]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_4 ),
        .Q(data2[11]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[44]_i_1_n_7 ),
        .Q(data2[12]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[44]_i_1 
       (.CI(\count_cycle_reg[40]_i_1_n_0 ),
        .CO({\count_cycle_reg[44]_i_1_n_0 ,\NLW_count_cycle_reg[44]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[44]_i_1_n_4 ,\count_cycle_reg[44]_i_1_n_5 ,\count_cycle_reg[44]_i_1_n_6 ,\count_cycle_reg[44]_i_1_n_7 }),
        .S(data2[15:12]));
  FDRE \count_cycle_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[44]_i_1_n_6 ),
        .Q(data2[13]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[44]_i_1_n_5 ),
        .Q(data2[14]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[44]_i_1_n_4 ),
        .Q(data2[15]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_7 ),
        .Q(data2[16]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[48]_i_1 
       (.CI(\count_cycle_reg[44]_i_1_n_0 ),
        .CO({\count_cycle_reg[48]_i_1_n_0 ,\NLW_count_cycle_reg[48]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[48]_i_1_n_4 ,\count_cycle_reg[48]_i_1_n_5 ,\count_cycle_reg[48]_i_1_n_6 ,\count_cycle_reg[48]_i_1_n_7 }),
        .S(data2[19:16]));
  FDRE \count_cycle_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_6 ),
        .Q(data2[17]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[4]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[4] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[4]_i_1 
       (.CI(\count_cycle_reg[0]_i_1_n_0 ),
        .CO({\count_cycle_reg[4]_i_1_n_0 ,\NLW_count_cycle_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[4]_i_1_n_4 ,\count_cycle_reg[4]_i_1_n_5 ,\count_cycle_reg[4]_i_1_n_6 ,\count_cycle_reg[4]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[7] ,\count_cycle_reg_n_0_[6] ,\count_cycle_reg_n_0_[5] ,\count_cycle_reg_n_0_[4] }));
  FDRE \count_cycle_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_5 ),
        .Q(data2[18]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_4 ),
        .Q(data2[19]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[52]_i_1_n_7 ),
        .Q(data2[20]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[52]_i_1 
       (.CI(\count_cycle_reg[48]_i_1_n_0 ),
        .CO({\count_cycle_reg[52]_i_1_n_0 ,\NLW_count_cycle_reg[52]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[52]_i_1_n_4 ,\count_cycle_reg[52]_i_1_n_5 ,\count_cycle_reg[52]_i_1_n_6 ,\count_cycle_reg[52]_i_1_n_7 }),
        .S(data2[23:20]));
  FDRE \count_cycle_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[52]_i_1_n_6 ),
        .Q(data2[21]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[52]_i_1_n_5 ),
        .Q(data2[22]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[52]_i_1_n_4 ),
        .Q(data2[23]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_7 ),
        .Q(data2[24]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[56]_i_1 
       (.CI(\count_cycle_reg[52]_i_1_n_0 ),
        .CO({\count_cycle_reg[56]_i_1_n_0 ,\NLW_count_cycle_reg[56]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[56]_i_1_n_4 ,\count_cycle_reg[56]_i_1_n_5 ,\count_cycle_reg[56]_i_1_n_6 ,\count_cycle_reg[56]_i_1_n_7 }),
        .S(data2[27:24]));
  FDRE \count_cycle_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_6 ),
        .Q(data2[25]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_5 ),
        .Q(data2[26]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_4 ),
        .Q(data2[27]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[4]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[5] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[60]_i_1_n_7 ),
        .Q(data2[28]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[60]_i_1 
       (.CI(\count_cycle_reg[56]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[60]_i_1_n_4 ,\count_cycle_reg[60]_i_1_n_5 ,\count_cycle_reg[60]_i_1_n_6 ,\count_cycle_reg[60]_i_1_n_7 }),
        .S(data2[31:28]));
  FDRE \count_cycle_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[60]_i_1_n_6 ),
        .Q(data2[29]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[60]_i_1_n_5 ),
        .Q(data2[30]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[60]_i_1_n_4 ),
        .Q(data2[31]),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[4]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[6] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[4]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[7] ),
        .R(\active_reg[1] ));
  FDRE \count_cycle_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[8] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[8]_i_1 
       (.CI(\count_cycle_reg[4]_i_1_n_0 ),
        .CO({\count_cycle_reg[8]_i_1_n_0 ,\NLW_count_cycle_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[8]_i_1_n_4 ,\count_cycle_reg[8]_i_1_n_5 ,\count_cycle_reg[8]_i_1_n_6 ,\count_cycle_reg[8]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[11] ,\count_cycle_reg_n_0_[10] ,\count_cycle_reg_n_0_[9] ,\count_cycle_reg_n_0_[8] }));
  FDRE \count_cycle_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[9] ),
        .R(\active_reg[1] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \count_instr[0]_i_1 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(pcpi_mul_n_41),
        .I3(\cpu_state_reg[6]_0 [2]),
        .I4(\cpu_state_reg[6]_0 [1]),
        .I5(decoder_trigger_reg_n_0),
        .O(count_instr));
  LUT1 #(
    .INIT(2'h1)) 
    \count_instr[0]_i_3 
       (.I0(\count_instr_reg_n_0_[0] ),
        .O(\count_instr[0]_i_3_n_0 ));
  FDRE \count_instr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_7 ),
        .Q(\count_instr_reg_n_0_[0] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\count_instr_reg[0]_i_2_n_0 ,\NLW_count_instr_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\count_instr_reg[0]_i_2_n_4 ,\count_instr_reg[0]_i_2_n_5 ,\count_instr_reg[0]_i_2_n_6 ,\count_instr_reg[0]_i_2_n_7 }),
        .S({\count_instr_reg_n_0_[3] ,\count_instr_reg_n_0_[2] ,\count_instr_reg_n_0_[1] ,\count_instr[0]_i_3_n_0 }));
  FDRE \count_instr_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[10] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[11] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[12]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[12] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[12]_i_1 
       (.CI(\count_instr_reg[8]_i_1_n_0 ),
        .CO({\count_instr_reg[12]_i_1_n_0 ,\NLW_count_instr_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[12]_i_1_n_4 ,\count_instr_reg[12]_i_1_n_5 ,\count_instr_reg[12]_i_1_n_6 ,\count_instr_reg[12]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[15] ,\count_instr_reg_n_0_[14] ,\count_instr_reg_n_0_[13] ,\count_instr_reg_n_0_[12] }));
  FDRE \count_instr_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[12]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[13] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[12]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[14] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[12]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[15] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[16] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[16]_i_1 
       (.CI(\count_instr_reg[12]_i_1_n_0 ),
        .CO({\count_instr_reg[16]_i_1_n_0 ,\NLW_count_instr_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[16]_i_1_n_4 ,\count_instr_reg[16]_i_1_n_5 ,\count_instr_reg[16]_i_1_n_6 ,\count_instr_reg[16]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[19] ,\count_instr_reg_n_0_[18] ,\count_instr_reg_n_0_[17] ,\count_instr_reg_n_0_[16] }));
  FDRE \count_instr_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[17] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[18] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[19] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_6 ),
        .Q(\count_instr_reg_n_0_[1] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[20]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[20] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[20]_i_1 
       (.CI(\count_instr_reg[16]_i_1_n_0 ),
        .CO({\count_instr_reg[20]_i_1_n_0 ,\NLW_count_instr_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[20]_i_1_n_4 ,\count_instr_reg[20]_i_1_n_5 ,\count_instr_reg[20]_i_1_n_6 ,\count_instr_reg[20]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[23] ,\count_instr_reg_n_0_[22] ,\count_instr_reg_n_0_[21] ,\count_instr_reg_n_0_[20] }));
  FDRE \count_instr_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[20]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[21] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[20]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[22] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[20]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[23] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[24] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[24]_i_1 
       (.CI(\count_instr_reg[20]_i_1_n_0 ),
        .CO({\count_instr_reg[24]_i_1_n_0 ,\NLW_count_instr_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[24]_i_1_n_4 ,\count_instr_reg[24]_i_1_n_5 ,\count_instr_reg[24]_i_1_n_6 ,\count_instr_reg[24]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[27] ,\count_instr_reg_n_0_[26] ,\count_instr_reg_n_0_[25] ,\count_instr_reg_n_0_[24] }));
  FDRE \count_instr_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[25] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[26] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[27] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[28]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[28] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[28]_i_1 
       (.CI(\count_instr_reg[24]_i_1_n_0 ),
        .CO({\count_instr_reg[28]_i_1_n_0 ,\NLW_count_instr_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[28]_i_1_n_4 ,\count_instr_reg[28]_i_1_n_5 ,\count_instr_reg[28]_i_1_n_6 ,\count_instr_reg[28]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[31] ,\count_instr_reg_n_0_[30] ,\count_instr_reg_n_0_[29] ,\count_instr_reg_n_0_[28] }));
  FDRE \count_instr_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[28]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[29] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_5 ),
        .Q(\count_instr_reg_n_0_[2] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[28]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[30] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[28]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[31] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_7 ),
        .Q(data4[0]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[32]_i_1 
       (.CI(\count_instr_reg[28]_i_1_n_0 ),
        .CO({\count_instr_reg[32]_i_1_n_0 ,\NLW_count_instr_reg[32]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[32]_i_1_n_4 ,\count_instr_reg[32]_i_1_n_5 ,\count_instr_reg[32]_i_1_n_6 ,\count_instr_reg[32]_i_1_n_7 }),
        .S(data4[3:0]));
  FDRE \count_instr_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_6 ),
        .Q(data4[1]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_5 ),
        .Q(data4[2]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_4 ),
        .Q(data4[3]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[36]_i_1_n_7 ),
        .Q(data4[4]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[36]_i_1 
       (.CI(\count_instr_reg[32]_i_1_n_0 ),
        .CO({\count_instr_reg[36]_i_1_n_0 ,\NLW_count_instr_reg[36]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[36]_i_1_n_4 ,\count_instr_reg[36]_i_1_n_5 ,\count_instr_reg[36]_i_1_n_6 ,\count_instr_reg[36]_i_1_n_7 }),
        .S(data4[7:4]));
  FDRE \count_instr_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[36]_i_1_n_6 ),
        .Q(data4[5]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[36]_i_1_n_5 ),
        .Q(data4[6]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[36]_i_1_n_4 ),
        .Q(data4[7]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_4 ),
        .Q(\count_instr_reg_n_0_[3] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_7 ),
        .Q(data4[8]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[40]_i_1 
       (.CI(\count_instr_reg[36]_i_1_n_0 ),
        .CO({\count_instr_reg[40]_i_1_n_0 ,\NLW_count_instr_reg[40]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[40]_i_1_n_4 ,\count_instr_reg[40]_i_1_n_5 ,\count_instr_reg[40]_i_1_n_6 ,\count_instr_reg[40]_i_1_n_7 }),
        .S(data4[11:8]));
  FDRE \count_instr_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_6 ),
        .Q(data4[9]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_5 ),
        .Q(data4[10]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_4 ),
        .Q(data4[11]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[44]_i_1_n_7 ),
        .Q(data4[12]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[44]_i_1 
       (.CI(\count_instr_reg[40]_i_1_n_0 ),
        .CO({\count_instr_reg[44]_i_1_n_0 ,\NLW_count_instr_reg[44]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[44]_i_1_n_4 ,\count_instr_reg[44]_i_1_n_5 ,\count_instr_reg[44]_i_1_n_6 ,\count_instr_reg[44]_i_1_n_7 }),
        .S(data4[15:12]));
  FDRE \count_instr_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[44]_i_1_n_6 ),
        .Q(data4[13]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[44]_i_1_n_5 ),
        .Q(data4[14]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[44]_i_1_n_4 ),
        .Q(data4[15]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_7 ),
        .Q(data4[16]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[48]_i_1 
       (.CI(\count_instr_reg[44]_i_1_n_0 ),
        .CO({\count_instr_reg[48]_i_1_n_0 ,\NLW_count_instr_reg[48]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[48]_i_1_n_4 ,\count_instr_reg[48]_i_1_n_5 ,\count_instr_reg[48]_i_1_n_6 ,\count_instr_reg[48]_i_1_n_7 }),
        .S(data4[19:16]));
  FDRE \count_instr_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_6 ),
        .Q(data4[17]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[4]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[4] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[4]_i_1 
       (.CI(\count_instr_reg[0]_i_2_n_0 ),
        .CO({\count_instr_reg[4]_i_1_n_0 ,\NLW_count_instr_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[4]_i_1_n_4 ,\count_instr_reg[4]_i_1_n_5 ,\count_instr_reg[4]_i_1_n_6 ,\count_instr_reg[4]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[7] ,\count_instr_reg_n_0_[6] ,\count_instr_reg_n_0_[5] ,\count_instr_reg_n_0_[4] }));
  FDRE \count_instr_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_5 ),
        .Q(data4[18]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_4 ),
        .Q(data4[19]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[52]_i_1_n_7 ),
        .Q(data4[20]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[52]_i_1 
       (.CI(\count_instr_reg[48]_i_1_n_0 ),
        .CO({\count_instr_reg[52]_i_1_n_0 ,\NLW_count_instr_reg[52]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[52]_i_1_n_4 ,\count_instr_reg[52]_i_1_n_5 ,\count_instr_reg[52]_i_1_n_6 ,\count_instr_reg[52]_i_1_n_7 }),
        .S(data4[23:20]));
  FDRE \count_instr_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[52]_i_1_n_6 ),
        .Q(data4[21]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[52]_i_1_n_5 ),
        .Q(data4[22]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[52]_i_1_n_4 ),
        .Q(data4[23]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_7 ),
        .Q(data4[24]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[56]_i_1 
       (.CI(\count_instr_reg[52]_i_1_n_0 ),
        .CO({\count_instr_reg[56]_i_1_n_0 ,\NLW_count_instr_reg[56]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[56]_i_1_n_4 ,\count_instr_reg[56]_i_1_n_5 ,\count_instr_reg[56]_i_1_n_6 ,\count_instr_reg[56]_i_1_n_7 }),
        .S(data4[27:24]));
  FDRE \count_instr_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_6 ),
        .Q(data4[25]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_5 ),
        .Q(data4[26]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_4 ),
        .Q(data4[27]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[4]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[5] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[60]_i_1_n_7 ),
        .Q(data4[28]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[60]_i_1 
       (.CI(\count_instr_reg[56]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[60]_i_1_n_4 ,\count_instr_reg[60]_i_1_n_5 ,\count_instr_reg[60]_i_1_n_6 ,\count_instr_reg[60]_i_1_n_7 }),
        .S(data4[31:28]));
  FDRE \count_instr_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[60]_i_1_n_6 ),
        .Q(data4[29]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[60]_i_1_n_5 ),
        .Q(data4[30]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[60]_i_1_n_4 ),
        .Q(data4[31]),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[4]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[6] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[4]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[7] ),
        .R(\active_reg[1] ));
  FDRE \count_instr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[8] ),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[8]_i_1 
       (.CI(\count_instr_reg[4]_i_1_n_0 ),
        .CO({\count_instr_reg[8]_i_1_n_0 ,\NLW_count_instr_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[8]_i_1_n_4 ,\count_instr_reg[8]_i_1_n_5 ,\count_instr_reg[8]_i_1_n_6 ,\count_instr_reg[8]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[11] ,\count_instr_reg_n_0_[10] ,\count_instr_reg_n_0_[9] ,\count_instr_reg_n_0_[8] }));
  FDRE \count_instr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[9] ),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    cpu_ready_i_1
       (.I0(mem_valid_reg_0),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[31]),
        .I4(cpu_rst_req_reg),
        .O(boot_ctr_req));
  LUT5 #(
    .INIT(32'h80000000)) 
    cpu_rst_req_i_1
       (.I0(mem_instr_reg_3),
        .I1(mem_valid_reg_0),
        .I2(p_1_in[1]),
        .I3(\mem_wstrb_reg[1]_0 ),
        .I4(cpu_rst_req_reg),
        .O(cpu_rst_req));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \cpu_state[0]_i_1 
       (.I0(is_lb_lh_lw_lbu_lhu),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\cpu_state_reg[7]_1 ),
        .I3(instr_lhu_reg_0),
        .I4(\cpu_state[6]_i_3_n_0 ),
        .I5(is_lui_auipc_jal),
        .O(cpu_state0_out[0]));
  LUT6 #(
    .INIT(64'h0008000800000008)) 
    \cpu_state[1]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(is_sb_sh_sw),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(is_slli_srli_srai),
        .I4(is_lb_lh_lw_lbu_lhu),
        .I5(instr_lhu_reg_0),
        .O(cpu_state0_out[1]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \cpu_state[1]_i_2 
       (.I0(is_lui_auipc_jal),
        .I1(\cpu_state[6]_i_3_n_0 ),
        .I2(instr_lhu_reg_0),
        .I3(sys_rst_int),
        .I4(boot_reset),
        .I5(\cpu_state_reg_n_0_[5] ),
        .O(\cpu_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    \cpu_state[3]_i_1 
       (.I0(instr_lhu_reg_0),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(\cpu_state[3]_i_2_n_0 ),
        .I3(is_lui_auipc_jal),
        .I4(\cpu_state[3]_i_3_n_0 ),
        .O(cpu_state0_out[3]));
  LUT3 #(
    .INIT(8'h02)) 
    \cpu_state[3]_i_2 
       (.I0(is_sb_sh_sw),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .O(\cpu_state[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \cpu_state[3]_i_3 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(boot_reset),
        .I2(sys_rst_int),
        .I3(instr_lhu_reg_0),
        .I4(\cpu_state[6]_i_3_n_0 ),
        .O(\cpu_state[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cpu_state[6]_i_2 
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg[6]_0 [1]),
        .O(\cpu_state[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cpu_state[6]_i_3 
       (.I0(instr_rdcycleh),
        .I1(instr_rdcycle),
        .I2(instr_rdinstrh),
        .I3(instr_rdinstr),
        .O(\cpu_state[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10001111)) 
    \cpu_state[7]_i_1 
       (.I0(sys_rst_int),
        .I1(boot_reset),
        .I2(mem_do_rinst_reg_n_0),
        .I3(\reg_pc_reg_n_0_[1] ),
        .I4(\cpu_state[7]_i_4_n_0 ),
        .O(\cpu_state[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \cpu_state[7]_i_10 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(\cpu_state_reg[6]_0 [2]),
        .I2(\cpu_state_reg_n_0_[7] ),
        .O(\cpu_state[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCECFCECFCECFFFFF)) 
    \cpu_state[7]_i_4 
       (.I0(\mem_wordsize_reg[0]_0 ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op1_reg[1]_0 [0]),
        .I3(\reg_op1_reg[1]_0 [1]),
        .I4(mem_do_rdata),
        .I5(mem_do_wdata),
        .O(\cpu_state[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F0F1F1)) 
    \cpu_state[7]_i_6 
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(pcpi_mul_n_41),
        .I2(\cpu_state_reg[6]_0 [1]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(pcpi_mul_n_38),
        .I5(\cpu_state[7]_i_8_n_0 ),
        .O(\cpu_state[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \cpu_state[7]_i_7 
       (.I0(\cpu_state_reg[6]_0 [0]),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg[6]_0 [1]),
        .I3(\cpu_state[7]_i_9_n_0 ),
        .I4(\cpu_state[7]_i_10_n_0 ),
        .O(\cpu_state[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cpu_state[7]_i_8 
       (.I0(instr_jal),
        .I1(decoder_trigger_reg_n_0),
        .I2(\cpu_state_reg[6]_0 [2]),
        .O(\cpu_state[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h16)) 
    \cpu_state[7]_i_9 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(\cpu_state_reg[6]_0 [2]),
        .I2(\cpu_state_reg_n_0_[7] ),
        .O(\cpu_state[7]_i_9_n_0 ));
  FDRE \cpu_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_36),
        .D(cpu_state0_out[0]),
        .Q(\cpu_state_reg[6]_0 [0]),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_36),
        .D(cpu_state0_out[1]),
        .Q(\cpu_state_reg_n_0_[1] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_36),
        .D(cpu_state0_out[3]),
        .Q(\cpu_state_reg[6]_0 [1]),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_36),
        .D(\cpu_state_reg[5]_0 ),
        .Q(\cpu_state_reg_n_0_[5] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_36),
        .D(cpu_state0_out[6]),
        .Q(\cpu_state_reg[6]_0 [2]),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDSE \cpu_state_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_36),
        .D(cpu_state0_out[7]),
        .Q(\cpu_state_reg_n_0_[7] ),
        .S(\cpu_state[7]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M cpuregs_reg_r1_0_31_0_5
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_0_5_i_2_n_0,cpuregs_reg_r1_0_31_0_5_i_3_n_0}),
        .DIB({cpuregs_reg_r1_0_31_0_5_i_4_n_0,cpuregs_reg_r1_0_31_0_5_i_5_n_0}),
        .DIC({cpuregs_reg_r1_0_31_0_5_i_6_n_0,cpuregs_reg_r1_0_31_0_5_i_7_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[1:0]),
        .DOB(reg_sh1[3:2]),
        .DOC(reg_sh1[5:4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT4 #(
    .INIT(16'h2220)) 
    cpuregs_reg_r1_0_31_0_5_i_1
       (.I0(cpuregs_reg_r1_0_31_0_5_i_8_n_0),
        .I1(cpuregs_reg_r1_0_31_0_5_i_9_n_0),
        .I2(latched_store_reg_0),
        .I3(latched_branch_reg_0),
        .O(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_0_5_i_10
       (.CI(\<const0> ),
        .CO({cpuregs_reg_r1_0_31_0_5_i_10_n_0,NLW_cpuregs_reg_r1_0_31_0_5_i_10_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\reg_pc_reg_n_0_[2] ,\reg_pc_reg_n_0_[1] ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_0_5_i_10_n_4,cpuregs_reg_r1_0_31_0_5_i_10_n_5,cpuregs_reg_r1_0_31_0_5_i_10_n_6,NLW_cpuregs_reg_r1_0_31_0_5_i_10_O_UNCONNECTED[0]}),
        .S({\reg_pc_reg_n_0_[3] ,cpuregs_reg_r1_0_31_0_5_i_12_n_0,\reg_pc_reg_n_0_[1] ,\<const0> }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_0_5_i_11
       (.CI(cpuregs_reg_r1_0_31_0_5_i_10_n_0),
        .CO({cpuregs_reg_r1_0_31_0_5_i_11_n_0,NLW_cpuregs_reg_r1_0_31_0_5_i_11_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_0_5_i_11_n_4,cpuregs_reg_r1_0_31_0_5_i_11_n_5,cpuregs_reg_r1_0_31_0_5_i_11_n_6,cpuregs_reg_r1_0_31_0_5_i_11_n_7}),
        .S({\reg_pc_reg_n_0_[7] ,\reg_pc_reg_n_0_[6] ,\reg_pc_reg_n_0_[5] ,\reg_pc_reg_n_0_[4] }));
  LUT1 #(
    .INIT(2'h1)) 
    cpuregs_reg_r1_0_31_0_5_i_12
       (.I0(\reg_pc_reg_n_0_[2] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_2
       (.I0(cpuregs_reg_r1_0_31_0_5_i_10_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[1]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[1] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_2_n_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    cpuregs_reg_r1_0_31_0_5_i_3
       (.I0(\reg_out_reg_n_0_[0] ),
        .I1(latched_stalu_reg_0),
        .I2(alu_out_q[0]),
        .I3(latched_branch_reg_0),
        .O(cpuregs_reg_r1_0_31_0_5_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_4
       (.I0(cpuregs_reg_r1_0_31_0_5_i_10_n_4),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[3]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[3] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_5
       (.I0(cpuregs_reg_r1_0_31_0_5_i_10_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[2]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[2] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_6
       (.I0(cpuregs_reg_r1_0_31_0_5_i_11_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[5]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[5] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_7
       (.I0(cpuregs_reg_r1_0_31_0_5_i_11_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[4]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[4] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    cpuregs_reg_r1_0_31_0_5_i_8
       (.I0(\cpu_state_reg[6]_0 [1]),
        .I1(\cpu_state_reg[6]_0 [2]),
        .I2(pcpi_mul_n_41),
        .I3(\cpu_state_reg_n_0_[7] ),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(\cpu_state_reg[7]_1 ),
        .O(cpuregs_reg_r1_0_31_0_5_i_8_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    cpuregs_reg_r1_0_31_0_5_i_9
       (.I0(latched_rd[0]),
        .I1(latched_rd[2]),
        .I2(latched_rd[4]),
        .I3(latched_rd[3]),
        .I4(latched_rd[1]),
        .O(cpuregs_reg_r1_0_31_0_5_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M cpuregs_reg_r1_0_31_12_17
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_12_17_i_1_n_0,cpuregs_reg_r1_0_31_12_17_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_12_17_i_3_n_0,cpuregs_reg_r1_0_31_12_17_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_12_17_i_5_n_0,cpuregs_reg_r1_0_31_12_17_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[13:12]),
        .DOB(reg_sh1[15:14]),
        .DOC(reg_sh1[17:16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_1
       (.I0(cpuregs_reg_r1_0_31_12_17_i_7_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[13]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[13] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_2
       (.I0(cpuregs_reg_r1_0_31_12_17_i_7_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[12]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[12] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_3
       (.I0(cpuregs_reg_r1_0_31_12_17_i_7_n_4),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[15]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[15] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_4
       (.I0(cpuregs_reg_r1_0_31_12_17_i_7_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[14]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[14] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_5
       (.I0(cpuregs_reg_r1_0_31_12_17_i_8_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[17]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[17] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_6
       (.I0(cpuregs_reg_r1_0_31_12_17_i_8_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[16]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[16] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_12_17_i_7
       (.CI(cpuregs_reg_r1_0_31_6_11_i_7_n_0),
        .CO({cpuregs_reg_r1_0_31_12_17_i_7_n_0,NLW_cpuregs_reg_r1_0_31_12_17_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_12_17_i_7_n_4,cpuregs_reg_r1_0_31_12_17_i_7_n_5,cpuregs_reg_r1_0_31_12_17_i_7_n_6,cpuregs_reg_r1_0_31_12_17_i_7_n_7}),
        .S({\reg_pc_reg_n_0_[15] ,\reg_pc_reg_n_0_[14] ,\reg_pc_reg_n_0_[13] ,\reg_pc_reg_n_0_[12] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_12_17_i_8
       (.CI(cpuregs_reg_r1_0_31_12_17_i_7_n_0),
        .CO({cpuregs_reg_r1_0_31_12_17_i_8_n_0,NLW_cpuregs_reg_r1_0_31_12_17_i_8_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_12_17_i_8_n_4,cpuregs_reg_r1_0_31_12_17_i_8_n_5,cpuregs_reg_r1_0_31_12_17_i_8_n_6,cpuregs_reg_r1_0_31_12_17_i_8_n_7}),
        .S({\reg_pc_reg_n_0_[19] ,\reg_pc_reg_n_0_[18] ,\reg_pc_reg_n_0_[17] ,\reg_pc_reg_n_0_[16] }));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M cpuregs_reg_r1_0_31_18_23
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_18_23_i_1_n_0,cpuregs_reg_r1_0_31_18_23_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_18_23_i_3_n_0,cpuregs_reg_r1_0_31_18_23_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_18_23_i_5_n_0,cpuregs_reg_r1_0_31_18_23_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[19:18]),
        .DOB(reg_sh1[21:20]),
        .DOC(reg_sh1[23:22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_1
       (.I0(cpuregs_reg_r1_0_31_12_17_i_8_n_4),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[19]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[19] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_2
       (.I0(cpuregs_reg_r1_0_31_12_17_i_8_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[18]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[18] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_3
       (.I0(cpuregs_reg_r1_0_31_18_23_i_7_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[21]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[21] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_4
       (.I0(cpuregs_reg_r1_0_31_18_23_i_7_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[20]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[20] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_5
       (.I0(cpuregs_reg_r1_0_31_18_23_i_7_n_4),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[23]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[23] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_6
       (.I0(cpuregs_reg_r1_0_31_18_23_i_7_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[22]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[22] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_18_23_i_7
       (.CI(cpuregs_reg_r1_0_31_12_17_i_8_n_0),
        .CO({cpuregs_reg_r1_0_31_18_23_i_7_n_0,NLW_cpuregs_reg_r1_0_31_18_23_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_18_23_i_7_n_4,cpuregs_reg_r1_0_31_18_23_i_7_n_5,cpuregs_reg_r1_0_31_18_23_i_7_n_6,cpuregs_reg_r1_0_31_18_23_i_7_n_7}),
        .S({\reg_pc_reg_n_0_[23] ,\reg_pc_reg_n_0_[22] ,\reg_pc_reg_n_0_[21] ,\reg_pc_reg_n_0_[20] }));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M cpuregs_reg_r1_0_31_24_29
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_24_29_i_1_n_0,cpuregs_reg_r1_0_31_24_29_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_24_29_i_3_n_0,cpuregs_reg_r1_0_31_24_29_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_24_29_i_5_n_0,cpuregs_reg_r1_0_31_24_29_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[25:24]),
        .DOB(reg_sh1[27:26]),
        .DOC(reg_sh1[29:28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_1
       (.I0(cpuregs_reg_r1_0_31_24_29_i_7_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[25]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[25] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_2
       (.I0(cpuregs_reg_r1_0_31_24_29_i_7_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[24]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[24] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_3
       (.I0(cpuregs_reg_r1_0_31_24_29_i_7_n_4),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[27]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[27] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_4
       (.I0(cpuregs_reg_r1_0_31_24_29_i_7_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[26]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[26] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_5
       (.I0(cpuregs_reg_r1_0_31_24_29_i_8_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[29]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[29] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_6
       (.I0(cpuregs_reg_r1_0_31_24_29_i_8_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[28]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[28] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_24_29_i_7
       (.CI(cpuregs_reg_r1_0_31_18_23_i_7_n_0),
        .CO({cpuregs_reg_r1_0_31_24_29_i_7_n_0,NLW_cpuregs_reg_r1_0_31_24_29_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_24_29_i_7_n_4,cpuregs_reg_r1_0_31_24_29_i_7_n_5,cpuregs_reg_r1_0_31_24_29_i_7_n_6,cpuregs_reg_r1_0_31_24_29_i_7_n_7}),
        .S({\reg_pc_reg_n_0_[27] ,\reg_pc_reg_n_0_[26] ,\reg_pc_reg_n_0_[25] ,\reg_pc_reg_n_0_[24] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_24_29_i_8
       (.CI(cpuregs_reg_r1_0_31_24_29_i_7_n_0),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_24_29_i_8_n_4,cpuregs_reg_r1_0_31_24_29_i_8_n_5,cpuregs_reg_r1_0_31_24_29_i_8_n_6,cpuregs_reg_r1_0_31_24_29_i_8_n_7}),
        .S({\reg_pc_reg_n_0_[31] ,\reg_pc_reg_n_0_[30] ,\reg_pc_reg_n_0_[29] ,\reg_pc_reg_n_0_[28] }));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M cpuregs_reg_r1_0_31_30_31
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_30_31_i_1_n_0,cpuregs_reg_r1_0_31_30_31_i_2_n_0}),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[31:30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_30_31_i_1
       (.I0(cpuregs_reg_r1_0_31_24_29_i_8_n_4),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[31]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[31] ),
        .O(cpuregs_reg_r1_0_31_30_31_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_30_31_i_2
       (.I0(cpuregs_reg_r1_0_31_24_29_i_8_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[30]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[30] ),
        .O(cpuregs_reg_r1_0_31_30_31_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M cpuregs_reg_r1_0_31_6_11
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_6_11_i_1_n_0,cpuregs_reg_r1_0_31_6_11_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_6_11_i_3_n_0,cpuregs_reg_r1_0_31_6_11_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_6_11_i_5_n_0,cpuregs_reg_r1_0_31_6_11_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[7:6]),
        .DOB(reg_sh1[9:8]),
        .DOC(reg_sh1[11:10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_1
       (.I0(cpuregs_reg_r1_0_31_0_5_i_11_n_4),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[7]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[7] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_2
       (.I0(cpuregs_reg_r1_0_31_0_5_i_11_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[6]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[6] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_3
       (.I0(cpuregs_reg_r1_0_31_6_11_i_7_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[9]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[9] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_4
       (.I0(cpuregs_reg_r1_0_31_6_11_i_7_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[8]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[8] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_5
       (.I0(cpuregs_reg_r1_0_31_6_11_i_7_n_4),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[11]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[11] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_6
       (.I0(cpuregs_reg_r1_0_31_6_11_i_7_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[10]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_0_[10] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_6_11_i_7
       (.CI(cpuregs_reg_r1_0_31_0_5_i_11_n_0),
        .CO({cpuregs_reg_r1_0_31_6_11_i_7_n_0,NLW_cpuregs_reg_r1_0_31_6_11_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_6_11_i_7_n_4,cpuregs_reg_r1_0_31_6_11_i_7_n_5,cpuregs_reg_r1_0_31_6_11_i_7_n_6,cpuregs_reg_r1_0_31_6_11_i_7_n_7}),
        .S({\reg_pc_reg_n_0_[11] ,\reg_pc_reg_n_0_[10] ,\reg_pc_reg_n_0_[9] ,\reg_pc_reg_n_0_[8] }));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M cpuregs_reg_r2_0_31_0_5
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_0_5_i_2_n_0,cpuregs_reg_r1_0_31_0_5_i_3_n_0}),
        .DIB({cpuregs_reg_r1_0_31_0_5_i_4_n_0,cpuregs_reg_r1_0_31_0_5_i_5_n_0}),
        .DIC({cpuregs_reg_r1_0_31_0_5_i_6_n_0,cpuregs_reg_r1_0_31_0_5_i_7_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[1:0]),
        .DOB(reg_op11[3:2]),
        .DOC(reg_op11[5:4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M cpuregs_reg_r2_0_31_12_17
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_12_17_i_1_n_0,cpuregs_reg_r1_0_31_12_17_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_12_17_i_3_n_0,cpuregs_reg_r1_0_31_12_17_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_12_17_i_5_n_0,cpuregs_reg_r1_0_31_12_17_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[13:12]),
        .DOB(reg_op11[15:14]),
        .DOC(reg_op11[17:16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M cpuregs_reg_r2_0_31_18_23
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_18_23_i_1_n_0,cpuregs_reg_r1_0_31_18_23_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_18_23_i_3_n_0,cpuregs_reg_r1_0_31_18_23_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_18_23_i_5_n_0,cpuregs_reg_r1_0_31_18_23_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[19:18]),
        .DOB(reg_op11[21:20]),
        .DOC(reg_op11[23:22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M cpuregs_reg_r2_0_31_24_29
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_24_29_i_1_n_0,cpuregs_reg_r1_0_31_24_29_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_24_29_i_3_n_0,cpuregs_reg_r1_0_31_24_29_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_24_29_i_5_n_0,cpuregs_reg_r1_0_31_24_29_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[25:24]),
        .DOB(reg_op11[27:26]),
        .DOC(reg_op11[29:28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M cpuregs_reg_r2_0_31_30_31
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_30_31_i_1_n_0,cpuregs_reg_r1_0_31_30_31_i_2_n_0}),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[31:30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M cpuregs_reg_r2_0_31_6_11
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_6_11_i_1_n_0,cpuregs_reg_r1_0_31_6_11_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_6_11_i_3_n_0,cpuregs_reg_r1_0_31_6_11_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_6_11_i_5_n_0,cpuregs_reg_r1_0_31_6_11_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[7:6]),
        .DOB(reg_op11[9:8]),
        .DOC(reg_op11[11:10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT5 #(
    .INIT(32'h04045404)) 
    \decoded_imm[0]_i_1 
       (.I0(instr_jal_reg_0),
        .I1(\mem_rdata_q_reg[20]_0 ),
        .I2(\decoded_imm[31]_i_3_n_0 ),
        .I3(\mem_rdata_q_reg[7]_0 ),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\decoded_imm[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[10]_i_1 
       (.I0(decoded_imm_uj[10]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg[31]_0 [15]),
        .O(\decoded_imm[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F88888F8888)) 
    \decoded_imm[11]_i_1 
       (.I0(decoded_imm_uj[11]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\decoded_imm[11]_i_2_n_0 ),
        .I4(\mem_rdata_q_reg[31]_0 [16]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(\decoded_imm[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \decoded_imm[11]_i_2 
       (.I0(instr_jalr),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(is_alu_reg_imm),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\decoded_imm[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[12]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [7]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg[31]_0 [16]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_imm_uj[12]),
        .O(\decoded_imm[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[13]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [8]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg[31]_0 [16]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_imm_uj[13]),
        .O(\decoded_imm[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[14]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [9]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg[31]_0 [16]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_imm_uj[14]),
        .O(\decoded_imm[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[15]_i_1 
       (.I0(\mem_rdata_q_reg[15]_0 ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg[31]_0 [16]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[0]),
        .O(\decoded_imm[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[16]_i_1 
       (.I0(\mem_rdata_q_reg[16]_0 ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg[31]_0 [16]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[1]),
        .O(\decoded_imm[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[17]_i_1 
       (.I0(\mem_rdata_q_reg[17]_0 ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg[31]_0 [16]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[2]),
        .O(\decoded_imm[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[18]_i_1 
       (.I0(\mem_rdata_q_reg[18]_0 ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg[31]_0 [16]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[3]),
        .O(\decoded_imm[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[19]_i_1 
       (.I0(\mem_rdata_q_reg[19]_0 ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg[31]_0 [16]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[4]),
        .O(\decoded_imm[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \decoded_imm[1]_i_1 
       (.I0(decoded_imm_uj[1]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\mem_rdata_q_reg[8]_0 ),
        .I4(\decoded_imm[31]_i_3_n_0 ),
        .I5(\mem_rdata_q_reg[21]_0 ),
        .O(\decoded_imm[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[20]_i_1 
       (.I0(decoded_imm_uj[30]),
        .I1(\mem_rdata_q_reg[20]_0 ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg[31]_0 [16]),
        .O(\decoded_imm[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[21]_i_1 
       (.I0(decoded_imm_uj[30]),
        .I1(\mem_rdata_q_reg[21]_0 ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg[31]_0 [16]),
        .O(\decoded_imm[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[22]_i_1 
       (.I0(decoded_imm_uj[30]),
        .I1(\mem_rdata_q_reg[22]_0 ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg[31]_0 [16]),
        .O(\decoded_imm[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[23]_i_1 
       (.I0(decoded_imm_uj[30]),
        .I1(\mem_rdata_q_reg[23]_0 ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg[31]_0 [16]),
        .O(\decoded_imm[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[24]_i_1 
       (.I0(decoded_imm_uj[30]),
        .I1(\mem_rdata_q_reg[24]_0 ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg[31]_0 [16]),
        .O(\decoded_imm[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[25]_i_1 
       (.I0(decoded_imm_uj[30]),
        .I1(\mem_rdata_q_reg[31]_0 [10]),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg[31]_0 [16]),
        .O(\decoded_imm[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[26]_i_1 
       (.I0(decoded_imm_uj[30]),
        .I1(\mem_rdata_q_reg[31]_0 [11]),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg[31]_0 [16]),
        .O(\decoded_imm[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[27]_i_1 
       (.I0(decoded_imm_uj[30]),
        .I1(\mem_rdata_q_reg[31]_0 [12]),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg[31]_0 [16]),
        .O(\decoded_imm[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[28]_i_1 
       (.I0(decoded_imm_uj[30]),
        .I1(\mem_rdata_q_reg[31]_0 [13]),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg[31]_0 [16]),
        .O(\decoded_imm[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[29]_i_1 
       (.I0(decoded_imm_uj[30]),
        .I1(\mem_rdata_q_reg[31]_0 [14]),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg[31]_0 [16]),
        .O(\decoded_imm[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \decoded_imm[2]_i_1 
       (.I0(decoded_imm_uj[2]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\mem_rdata_q_reg[9]_0 ),
        .I4(\decoded_imm[31]_i_3_n_0 ),
        .I5(\mem_rdata_q_reg[22]_0 ),
        .O(\decoded_imm[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[30]_i_1 
       (.I0(decoded_imm_uj[30]),
        .I1(\mem_rdata_q_reg[31]_0 [15]),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg[31]_0 [16]),
        .O(\decoded_imm[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \decoded_imm[31]_i_1 
       (.I0(instr_jal_reg_0),
        .I1(\decoded_imm[31]_i_3_n_0 ),
        .I2(decoder_pseudo_trigger_reg_n_0),
        .I3(decoder_trigger_reg_n_0),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .I5(is_sb_sh_sw),
        .O(\decoded_imm[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm[31]_i_2 
       (.I0(decoded_imm_uj[30]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg[31]_0 [16]),
        .O(\decoded_imm[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \decoded_imm[31]_i_3 
       (.I0(is_alu_reg_imm),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(instr_jalr),
        .O(\decoded_imm[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F88888F8888)) 
    \decoded_imm[3]_i_1 
       (.I0(decoded_imm_uj[3]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\decoded_imm[31]_i_3_n_0 ),
        .I4(\mem_rdata_q_reg[23]_0 ),
        .I5(\mem_rdata_q_reg[10]_0 ),
        .O(\decoded_imm[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F88888F8888)) 
    \decoded_imm[4]_i_1 
       (.I0(decoded_imm_uj[4]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\decoded_imm[31]_i_3_n_0 ),
        .I4(\mem_rdata_q_reg[24]_0 ),
        .I5(\mem_rdata_q_reg[11]_0 ),
        .O(\decoded_imm[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[5]_i_1 
       (.I0(decoded_imm_uj[5]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg[31]_0 [10]),
        .O(\decoded_imm[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[6]_i_1 
       (.I0(decoded_imm_uj[6]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg[31]_0 [11]),
        .O(\decoded_imm[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[7]_i_1 
       (.I0(decoded_imm_uj[7]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg[31]_0 [12]),
        .O(\decoded_imm[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[8]_i_1 
       (.I0(decoded_imm_uj[8]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg[31]_0 [13]),
        .O(\decoded_imm[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[9]_i_1 
       (.I0(decoded_imm_uj[9]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg[31]_0 [14]),
        .O(\decoded_imm[9]_i_1_n_0 ));
  FDRE \decoded_imm_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[0]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE \decoded_imm_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[10]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[10] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[11]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[11] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[12]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[12] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[13]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[13] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[14]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[14] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[15]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[15] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[16]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[16] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[17]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[17] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[18]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[18] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[19]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[19] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[1]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[1] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[20]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[20] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[21]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[21] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[22]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[22] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[23]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[23] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[24]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[24] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[25]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[25] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[26]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[26] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[27]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[27] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[28]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[28] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[29]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[29] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[2]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[2] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[30]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[30] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[31]_i_2_n_0 ),
        .Q(\decoded_imm_reg_n_0_[31] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[3]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[3] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[4]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[4] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[5]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[5] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[6]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[6] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[7]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[7] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[8]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[8] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[9]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[9] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_uj_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_imm_uj_reg[30]_0 [5]),
        .Q(decoded_imm_uj[10]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(D[0]),
        .Q(decoded_imm_uj[11]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_imm_uj_reg[30]_0 [6]),
        .Q(decoded_imm_uj[12]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_imm_uj_reg[30]_0 [7]),
        .Q(decoded_imm_uj[13]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_imm_uj_reg[30]_0 [8]),
        .Q(decoded_imm_uj[14]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(D[1]),
        .Q(decoded_imm_uj[1]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(D[2]),
        .Q(decoded_imm_uj[2]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_imm_uj_reg[30]_0 [9]),
        .Q(decoded_imm_uj[30]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(D[3]),
        .Q(decoded_imm_uj[3]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(D[4]),
        .Q(decoded_imm_uj[4]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_imm_uj_reg[30]_0 [0]),
        .Q(decoded_imm_uj[5]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_imm_uj_reg[30]_0 [1]),
        .Q(decoded_imm_uj[6]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_imm_uj_reg[30]_0 [2]),
        .Q(decoded_imm_uj[7]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_imm_uj_reg[30]_0 [3]),
        .Q(decoded_imm_uj[8]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_imm_uj_reg[30]_0 [4]),
        .Q(decoded_imm_uj[9]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rd_reg[4]_0 [0]),
        .Q(decoded_rd[0]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rd_reg[4]_0 [1]),
        .Q(decoded_rd[1]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rd_reg[4]_0 [2]),
        .Q(decoded_rd[2]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rd_reg[4]_0 [3]),
        .Q(decoded_rd[3]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rd_reg[4]_0 [4]),
        .Q(decoded_rd[4]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rs1_reg_rep[4]_0 [0]),
        .Q(decoded_rs1[0]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rs1_reg_rep[4]_0 [1]),
        .Q(decoded_rs1[1]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rs1_reg_rep[4]_0 [2]),
        .Q(decoded_rs1[2]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rs1_reg_rep[4]_0 [3]),
        .Q(decoded_rs1[3]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rs1_reg_rep[4]_0 [4]),
        .Q(decoded_rs1[4]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rs1_reg_rep[4]_0 [0]),
        .Q(decoded_rs1__0[0]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rs1_reg_rep[4]_0 [1]),
        .Q(decoded_rs1__0[1]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rs1_reg_rep[4]_0 [2]),
        .Q(decoded_rs1__0[2]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rs1_reg_rep[4]_0 [3]),
        .Q(decoded_rs1__0[3]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(\decoded_rs1_reg_rep[4]_0 [4]),
        .Q(decoded_rs1__0[4]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(D[0]),
        .Q(decoded_rs2[0]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(D[1]),
        .Q(decoded_rs2[1]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(D[2]),
        .Q(decoded_rs2[2]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(D[3]),
        .Q(decoded_rs2[3]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(D[4]),
        .Q(decoded_rs2[4]),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000006000)) 
    decoder_pseudo_trigger_i_1
       (.I0(\cpu_state_reg[6]_0 [0]),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(decoder_pseudo_trigger_i_2_n_0),
        .I3(decoder_pseudo_trigger_i_3_n_0),
        .I4(pcpi_mul_n_38),
        .I5(mem_do_prefetch_reg_n_0),
        .O(decoder_pseudo_trigger));
  LUT2 #(
    .INIT(4'h1)) 
    decoder_pseudo_trigger_i_2
       (.I0(\cpu_state_reg[6]_0 [2]),
        .I1(\cpu_state_reg_n_0_[7] ),
        .O(decoder_pseudo_trigger_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    decoder_pseudo_trigger_i_3
       (.I0(\cpu_state_reg[6]_0 [1]),
        .I1(\cpu_state_reg_n_0_[5] ),
        .O(decoder_pseudo_trigger_i_3_n_0));
  FDRE decoder_pseudo_trigger_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(decoder_pseudo_trigger),
        .Q(decoder_pseudo_trigger_reg_n_0),
        .R(\active_reg[1] ));
  LUT6 #(
    .INIT(64'hEE0EEEEEEEEEEEEE)) 
    decoder_trigger_i_1
       (.I0(decoder_pseudo_trigger),
        .I1(E),
        .I2(\cpu_state_reg[6]_0 [1]),
        .I3(\cpu_state_reg[6]_0 [2]),
        .I4(\cpu_state_reg[1]_1 ),
        .I5(is_beq_bne_blt_bge_bltu_bgeu_reg_0),
        .O(decoder_trigger_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_12
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\reg_op2_reg_n_0_[22] ),
        .I2(\reg_op1_reg_n_0_[23] ),
        .I3(\reg_op2_reg_n_0_[23] ),
        .I4(\reg_op2_reg_n_0_[21] ),
        .I5(\reg_op1_reg_n_0_[21] ),
        .O(decoder_trigger_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_13
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\reg_op2_reg_n_0_[19] ),
        .I2(\reg_op1_reg_n_0_[18] ),
        .I3(\reg_op2_reg_n_0_[18] ),
        .I4(\reg_op2_reg_n_0_[20] ),
        .I5(\reg_op1_reg_n_0_[20] ),
        .O(decoder_trigger_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_14
       (.I0(\reg_op1_reg_n_0_[16] ),
        .I1(\reg_op2_reg_n_0_[16] ),
        .I2(\reg_op1_reg_n_0_[17] ),
        .I3(\reg_op2_reg_n_0_[17] ),
        .I4(\reg_op2_reg_n_0_[15] ),
        .I5(\reg_op1_reg_n_0_[15] ),
        .O(decoder_trigger_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_15
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\reg_op2_reg_n_0_[13] ),
        .I2(\reg_op1_reg_n_0_[12] ),
        .I3(\reg_op2_reg_n_0_[12] ),
        .I4(\reg_op2_reg_n_0_[14] ),
        .I5(\reg_op1_reg_n_0_[14] ),
        .O(decoder_trigger_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    decoder_trigger_i_17
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op2_reg_n_0_[31] ),
        .I3(\reg_op1_reg_n_0_[31] ),
        .O(decoder_trigger_i_17_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_18
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\reg_op2_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(decoder_trigger_i_18_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_19
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\reg_op2_reg_n_0_[27] ),
        .I2(\reg_op2_reg_n_0_[26] ),
        .I3(\reg_op1_reg_n_0_[26] ),
        .O(decoder_trigger_i_19_n_0));
  LUT5 #(
    .INIT(32'h8282808A)) 
    decoder_trigger_i_2
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(alu_eq),
        .I2(instr_beq),
        .I3(decoder_trigger_i_4_n_0),
        .I4(instr_bne),
        .O(is_beq_bne_blt_bge_bltu_bgeu_reg_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_20
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op2_reg_n_0_[25] ),
        .I2(\reg_op2_reg_n_0_[24] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .O(decoder_trigger_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_21
       (.I0(\reg_op2_reg_n_0_[31] ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[30] ),
        .I3(\reg_op1_reg_n_0_[30] ),
        .O(decoder_trigger_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_22
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(decoder_trigger_i_22_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_23
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(\reg_op1_reg_n_0_[26] ),
        .I2(\reg_op2_reg_n_0_[27] ),
        .I3(\reg_op1_reg_n_0_[27] ),
        .O(decoder_trigger_i_23_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_24
       (.I0(\reg_op2_reg_n_0_[24] ),
        .I1(\reg_op1_reg_n_0_[24] ),
        .I2(\reg_op2_reg_n_0_[25] ),
        .I3(\reg_op1_reg_n_0_[25] ),
        .O(decoder_trigger_i_24_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_26
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(\reg_op2_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[30] ),
        .I3(\reg_op1_reg_n_0_[30] ),
        .O(decoder_trigger_i_26_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_27
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\reg_op2_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(decoder_trigger_i_27_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_28
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\reg_op2_reg_n_0_[27] ),
        .I2(\reg_op2_reg_n_0_[26] ),
        .I3(\reg_op1_reg_n_0_[26] ),
        .O(decoder_trigger_i_28_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_29
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op2_reg_n_0_[25] ),
        .I2(\reg_op2_reg_n_0_[24] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .O(decoder_trigger_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_30
       (.I0(\reg_op2_reg_n_0_[31] ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[30] ),
        .I3(\reg_op1_reg_n_0_[30] ),
        .O(decoder_trigger_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_31
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(decoder_trigger_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_32
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(\reg_op1_reg_n_0_[26] ),
        .I2(\reg_op2_reg_n_0_[27] ),
        .I3(\reg_op1_reg_n_0_[27] ),
        .O(decoder_trigger_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_33
       (.I0(\reg_op2_reg_n_0_[24] ),
        .I1(\reg_op1_reg_n_0_[24] ),
        .I2(\reg_op2_reg_n_0_[25] ),
        .I3(\reg_op1_reg_n_0_[25] ),
        .O(decoder_trigger_i_33_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_34
       (.I0(\reg_op1_reg_n_0_[10] ),
        .I1(\reg_op2_reg_n_0_[10] ),
        .I2(\reg_op1_reg_n_0_[11] ),
        .I3(\reg_op2_reg_n_0_[11] ),
        .I4(\reg_op2_reg_n_0_[9] ),
        .I5(\reg_op1_reg_n_0_[9] ),
        .O(decoder_trigger_i_34_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_35
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op2_reg_n_0_[7] ),
        .I2(\reg_op1_reg_n_0_[6] ),
        .I3(\reg_op2_reg_n_0_[6] ),
        .I4(\reg_op2_reg_n_0_[8] ),
        .I5(\reg_op1_reg_n_0_[8] ),
        .O(decoder_trigger_i_35_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_36
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_op2_reg_n_0_[4] ),
        .I2(\reg_op1_reg_n_0_[5] ),
        .I3(\reg_op2_reg_n_0_[5] ),
        .I4(\reg_op2_reg_n_0_[3] ),
        .I5(\reg_op1_reg_n_0_[3] ),
        .O(decoder_trigger_i_36_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_37
       (.I0(\reg_op1_reg[1]_0 [1]),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op1_reg[1]_0 [0]),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\reg_op1_reg_n_0_[2] ),
        .O(decoder_trigger_i_37_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_39
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\reg_op2_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(decoder_trigger_i_39_n_0));
  LUT6 #(
    .INIT(64'hDDDD989D88889D9D)) 
    decoder_trigger_i_4
       (.I0(instr_bge),
        .I1(alu_lts),
        .I2(is_slti_blt_slt),
        .I3(is_sltiu_bltu_sltu),
        .I4(instr_bgeu),
        .I5(alu_ltu),
        .O(decoder_trigger_i_4_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_40
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\reg_op2_reg_n_0_[21] ),
        .I2(\reg_op2_reg_n_0_[20] ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .O(decoder_trigger_i_40_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_41
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\reg_op2_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .O(decoder_trigger_i_41_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_42
       (.I0(\reg_op1_reg_n_0_[17] ),
        .I1(\reg_op2_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(decoder_trigger_i_42_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_43
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(decoder_trigger_i_43_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_44
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[21] ),
        .I3(\reg_op1_reg_n_0_[21] ),
        .O(decoder_trigger_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_45
       (.I0(\reg_op2_reg_n_0_[18] ),
        .I1(\reg_op1_reg_n_0_[18] ),
        .I2(\reg_op2_reg_n_0_[19] ),
        .I3(\reg_op1_reg_n_0_[19] ),
        .O(decoder_trigger_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_46
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(decoder_trigger_i_46_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_48
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\reg_op2_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(decoder_trigger_i_48_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_49
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\reg_op2_reg_n_0_[21] ),
        .I2(\reg_op2_reg_n_0_[20] ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .O(decoder_trigger_i_49_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_50
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\reg_op2_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .O(decoder_trigger_i_50_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_51
       (.I0(\reg_op1_reg_n_0_[17] ),
        .I1(\reg_op2_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(decoder_trigger_i_51_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_52
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(decoder_trigger_i_52_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_53
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[21] ),
        .I3(\reg_op1_reg_n_0_[21] ),
        .O(decoder_trigger_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_54
       (.I0(\reg_op2_reg_n_0_[18] ),
        .I1(\reg_op1_reg_n_0_[18] ),
        .I2(\reg_op2_reg_n_0_[19] ),
        .I3(\reg_op1_reg_n_0_[19] ),
        .O(decoder_trigger_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_55
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(decoder_trigger_i_55_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_57
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_op2_reg_n_0_[15] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(\reg_op1_reg_n_0_[14] ),
        .O(decoder_trigger_i_57_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_58
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\reg_op2_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .O(decoder_trigger_i_58_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_59
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(\reg_op2_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(decoder_trigger_i_59_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_6
       (.I0(\reg_op2_reg_n_0_[31] ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[30] ),
        .I3(\reg_op1_reg_n_0_[30] ),
        .O(decoder_trigger_i_6_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_60
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\reg_op2_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .O(decoder_trigger_i_60_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_61
       (.I0(\reg_op2_reg_n_0_[14] ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(\reg_op1_reg_n_0_[15] ),
        .O(decoder_trigger_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_62
       (.I0(\reg_op2_reg_n_0_[12] ),
        .I1(\reg_op1_reg_n_0_[12] ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .I3(\reg_op1_reg_n_0_[13] ),
        .O(decoder_trigger_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_63
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(decoder_trigger_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_64
       (.I0(\reg_op2_reg_n_0_[8] ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .O(decoder_trigger_i_64_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_66
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_op2_reg_n_0_[15] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(\reg_op1_reg_n_0_[14] ),
        .O(decoder_trigger_i_66_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_67
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\reg_op2_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .O(decoder_trigger_i_67_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_68
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(\reg_op2_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(decoder_trigger_i_68_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_69
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\reg_op2_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .O(decoder_trigger_i_69_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_7
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\reg_op2_reg_n_0_[28] ),
        .I2(\reg_op1_reg_n_0_[29] ),
        .I3(\reg_op2_reg_n_0_[29] ),
        .I4(\reg_op2_reg_n_0_[27] ),
        .I5(\reg_op1_reg_n_0_[27] ),
        .O(decoder_trigger_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_70
       (.I0(\reg_op2_reg_n_0_[14] ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(\reg_op1_reg_n_0_[15] ),
        .O(decoder_trigger_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_71
       (.I0(\reg_op2_reg_n_0_[12] ),
        .I1(\reg_op1_reg_n_0_[12] ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .I3(\reg_op1_reg_n_0_[13] ),
        .O(decoder_trigger_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_72
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(decoder_trigger_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_73
       (.I0(\reg_op2_reg_n_0_[8] ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .O(decoder_trigger_i_73_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_74
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op2_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .O(decoder_trigger_i_74_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_75
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op2_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(decoder_trigger_i_75_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_76
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .O(decoder_trigger_i_76_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_77
       (.I0(\reg_op1_reg[1]_0 [1]),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\reg_op1_reg[1]_0 [0]),
        .O(decoder_trigger_i_77_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_78
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(\reg_op1_reg_n_0_[6] ),
        .I2(\reg_op2_reg_n_0_[7] ),
        .I3(\reg_op1_reg_n_0_[7] ),
        .O(decoder_trigger_i_78_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_79
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(decoder_trigger_i_79_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_8
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op2_reg_n_0_[25] ),
        .I2(\reg_op1_reg_n_0_[24] ),
        .I3(\reg_op2_reg_n_0_[24] ),
        .I4(\reg_op2_reg_n_0_[26] ),
        .I5(\reg_op1_reg_n_0_[26] ),
        .O(decoder_trigger_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_80
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .O(decoder_trigger_i_80_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_81
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\reg_op1_reg[1]_0 [0]),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\reg_op1_reg[1]_0 [1]),
        .O(decoder_trigger_i_81_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_82
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op2_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .O(decoder_trigger_i_82_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_83
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op2_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(decoder_trigger_i_83_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_84
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .O(decoder_trigger_i_84_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_85
       (.I0(\reg_op1_reg[1]_0 [1]),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\reg_op1_reg[1]_0 [0]),
        .O(decoder_trigger_i_85_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_86
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(\reg_op1_reg_n_0_[6] ),
        .I2(\reg_op2_reg_n_0_[7] ),
        .I3(\reg_op1_reg_n_0_[7] ),
        .O(decoder_trigger_i_86_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_87
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(decoder_trigger_i_87_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_88
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .O(decoder_trigger_i_88_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_89
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\reg_op1_reg[1]_0 [0]),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\reg_op1_reg[1]_0 [1]),
        .O(decoder_trigger_i_89_n_0));
  FDRE decoder_trigger_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(decoder_trigger_i_1_n_0),
        .Q(decoder_trigger_reg_n_0),
        .R(\<const0> ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_10
       (.CI(decoder_trigger_reg_i_25_n_0),
        .CO({alu_ltu,NLW_decoder_trigger_reg_i_10_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_26_n_0,decoder_trigger_i_27_n_0,decoder_trigger_i_28_n_0,decoder_trigger_i_29_n_0}),
        .S({decoder_trigger_i_30_n_0,decoder_trigger_i_31_n_0,decoder_trigger_i_32_n_0,decoder_trigger_i_33_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_11
       (.CI(\<const0> ),
        .CO({decoder_trigger_reg_i_11_n_0,NLW_decoder_trigger_reg_i_11_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({decoder_trigger_i_34_n_0,decoder_trigger_i_35_n_0,decoder_trigger_i_36_n_0,decoder_trigger_i_37_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_16
       (.CI(decoder_trigger_reg_i_38_n_0),
        .CO({decoder_trigger_reg_i_16_n_0,NLW_decoder_trigger_reg_i_16_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_39_n_0,decoder_trigger_i_40_n_0,decoder_trigger_i_41_n_0,decoder_trigger_i_42_n_0}),
        .S({decoder_trigger_i_43_n_0,decoder_trigger_i_44_n_0,decoder_trigger_i_45_n_0,decoder_trigger_i_46_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_25
       (.CI(decoder_trigger_reg_i_47_n_0),
        .CO({decoder_trigger_reg_i_25_n_0,NLW_decoder_trigger_reg_i_25_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_48_n_0,decoder_trigger_i_49_n_0,decoder_trigger_i_50_n_0,decoder_trigger_i_51_n_0}),
        .S({decoder_trigger_i_52_n_0,decoder_trigger_i_53_n_0,decoder_trigger_i_54_n_0,decoder_trigger_i_55_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_3
       (.CI(decoder_trigger_reg_i_5_n_0),
        .CO({alu_eq,NLW_decoder_trigger_reg_i_3_CO_UNCONNECTED[1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,decoder_trigger_i_6_n_0,decoder_trigger_i_7_n_0,decoder_trigger_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_38
       (.CI(decoder_trigger_reg_i_56_n_0),
        .CO({decoder_trigger_reg_i_38_n_0,NLW_decoder_trigger_reg_i_38_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_57_n_0,decoder_trigger_i_58_n_0,decoder_trigger_i_59_n_0,decoder_trigger_i_60_n_0}),
        .S({decoder_trigger_i_61_n_0,decoder_trigger_i_62_n_0,decoder_trigger_i_63_n_0,decoder_trigger_i_64_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_47
       (.CI(decoder_trigger_reg_i_65_n_0),
        .CO({decoder_trigger_reg_i_47_n_0,NLW_decoder_trigger_reg_i_47_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_66_n_0,decoder_trigger_i_67_n_0,decoder_trigger_i_68_n_0,decoder_trigger_i_69_n_0}),
        .S({decoder_trigger_i_70_n_0,decoder_trigger_i_71_n_0,decoder_trigger_i_72_n_0,decoder_trigger_i_73_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_5
       (.CI(decoder_trigger_reg_i_11_n_0),
        .CO({decoder_trigger_reg_i_5_n_0,NLW_decoder_trigger_reg_i_5_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({decoder_trigger_i_12_n_0,decoder_trigger_i_13_n_0,decoder_trigger_i_14_n_0,decoder_trigger_i_15_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_56
       (.CI(\<const0> ),
        .CO({decoder_trigger_reg_i_56_n_0,NLW_decoder_trigger_reg_i_56_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_74_n_0,decoder_trigger_i_75_n_0,decoder_trigger_i_76_n_0,decoder_trigger_i_77_n_0}),
        .S({decoder_trigger_i_78_n_0,decoder_trigger_i_79_n_0,decoder_trigger_i_80_n_0,decoder_trigger_i_81_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_65
       (.CI(\<const0> ),
        .CO({decoder_trigger_reg_i_65_n_0,NLW_decoder_trigger_reg_i_65_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_82_n_0,decoder_trigger_i_83_n_0,decoder_trigger_i_84_n_0,decoder_trigger_i_85_n_0}),
        .S({decoder_trigger_i_86_n_0,decoder_trigger_i_87_n_0,decoder_trigger_i_88_n_0,decoder_trigger_i_89_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_9
       (.CI(decoder_trigger_reg_i_16_n_0),
        .CO({alu_lts,NLW_decoder_trigger_reg_i_9_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_17_n_0,decoder_trigger_i_18_n_0,decoder_trigger_i_19_n_0,decoder_trigger_i_20_n_0}),
        .S({decoder_trigger_i_21_n_0,decoder_trigger_i_22_n_0,decoder_trigger_i_23_n_0,decoder_trigger_i_24_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    instr_add_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[31]_0 [9]),
        .I3(\mem_rdata_q_reg[31]_0 [7]),
        .I4(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_add0));
  FDRE instr_add_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_add0),
        .Q(instr_add),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    instr_addi_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg[31]_0 [9]),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_addi0));
  FDRE instr_addi_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_addi0),
        .Q(instr_addi),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    instr_and_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[31]_0 [9]),
        .I3(\mem_rdata_q_reg[31]_0 [7]),
        .I4(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_and0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    instr_and_i_2
       (.I0(\mem_rdata_q_reg[31]_0 [15]),
        .I1(\mem_rdata_q_reg[31]_0 [16]),
        .I2(\mem_rdata_q_reg[31]_0 [12]),
        .I3(\mem_rdata_q_reg[31]_0 [11]),
        .I4(\mem_rdata_q_reg[31]_0 [10]),
        .I5(instr_rdinstr_i_4_n_0),
        .O(instr_and_i_2_n_0));
  FDRE instr_and_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_and0),
        .Q(instr_and),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_andi_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg[31]_0 [9]),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_andi0));
  FDRE instr_andi_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_andi0),
        .Q(instr_andi),
        .R(\active_reg[1] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    instr_auipc_i_1
       (.I0(\mem_rdata_q[6]_i_1_n_0 ),
        .I1(\mem_rdata_q_reg[4]_0 [1]),
        .I2(instr_jal_reg_1),
        .I3(\mem_rdata_q_reg[4]_0 [2]),
        .I4(\mem_rdata_q[5]_i_1_n_0 ),
        .I5(\mem_rdata_q_reg[4]_0 [0]),
        .O(instr_auipc_i_1_n_0));
  FDRE instr_auipc_reg
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(instr_auipc_i_1_n_0),
        .Q(instr_auipc),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    instr_beq_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\mem_rdata_q_reg[31]_0 [9]),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_beq0));
  FDRE instr_beq_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_beq0),
        .Q(instr_beq),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    instr_bge_i_1
       (.I0(\mem_rdata_q_reg[31]_0 [8]),
        .I1(\mem_rdata_q_reg[31]_0 [7]),
        .I2(\mem_rdata_q_reg[31]_0 [9]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_bge_i_1_n_0));
  FDRE instr_bge_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bge_i_1_n_0),
        .Q(instr_bge),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_bgeu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\mem_rdata_q_reg[31]_0 [9]),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_bgeu0));
  FDRE instr_bgeu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bgeu0),
        .Q(instr_bgeu),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_blt_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\mem_rdata_q_reg[31]_0 [7]),
        .I2(\mem_rdata_q_reg[31]_0 [9]),
        .I3(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_blt0));
  FDRE instr_blt_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_blt0),
        .Q(instr_blt),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_bltu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\mem_rdata_q_reg[31]_0 [8]),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\mem_rdata_q_reg[31]_0 [9]),
        .O(instr_bltu0));
  FDRE instr_bltu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bltu0),
        .Q(instr_bltu),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_bne_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\mem_rdata_q_reg[31]_0 [8]),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\mem_rdata_q_reg[31]_0 [9]),
        .O(instr_bne0));
  FDRE instr_bne_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bne0),
        .Q(instr_bne),
        .R(\active_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    instr_ecall_ebreak_i_1
       (.I0(instr_rdinstr_i_3_n_0),
        .I1(instr_ecall_ebreak_i_2_n_0),
        .I2(\mem_rdata_q_reg[22]_0 ),
        .I3(\mem_rdata_q_reg[23]_0 ),
        .I4(\mem_rdata_q_reg[21]_0 ),
        .I5(instr_ecall_ebreak_i_3_n_0),
        .O(instr_ecall_ebreak0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    instr_ecall_ebreak_i_2
       (.I0(instr_ecall_ebreak_i_4_n_0),
        .I1(instr_rdinstr_i_4_n_0),
        .I2(\mem_rdata_q_reg[11]_0 ),
        .I3(\mem_rdata_q_reg[9]_0 ),
        .I4(\mem_rdata_q_reg[31]_0 [16]),
        .I5(\mem_rdata_q_reg[31]_0 [15]),
        .O(instr_ecall_ebreak_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    instr_ecall_ebreak_i_3
       (.I0(instr_ecall_ebreak_i_5_n_0),
        .I1(\mem_rdata_q_reg[15]_0 ),
        .I2(\mem_rdata_q_reg[7]_0 ),
        .I3(\mem_rdata_q_reg[8]_0 ),
        .I4(\mem_rdata_q_reg[10]_0 ),
        .O(instr_ecall_ebreak_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    instr_ecall_ebreak_i_4
       (.I0(\mem_rdata_q_reg[31]_0 [5]),
        .I1(\mem_rdata_q_reg[31]_0 [2]),
        .I2(\mem_rdata_q_reg[31]_0 [4]),
        .I3(instr_rdinstrh_i_5_n_0),
        .O(instr_ecall_ebreak_i_4_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    instr_ecall_ebreak_i_5
       (.I0(\mem_rdata_q_reg[31]_0 [8]),
        .I1(\mem_rdata_q_reg[31]_0 [7]),
        .I2(\mem_rdata_q_reg[31]_0 [9]),
        .O(instr_ecall_ebreak_i_5_n_0));
  FDRE instr_ecall_ebreak_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_ecall_ebreak0),
        .Q(instr_ecall_ebreak),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'h2)) 
    instr_jal_i_1
       (.I0(mem_do_rinst_reg_n_0),
        .I1(pcpi_mul_n_38),
        .O(E));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    instr_jal_i_2
       (.I0(\mem_rdata_q_reg[4]_0 [2]),
        .I1(\mem_rdata_q_reg[4]_0 [0]),
        .I2(\mem_rdata_q[6]_i_1_n_0 ),
        .I3(\mem_rdata_q[5]_i_1_n_0 ),
        .I4(instr_jal_reg_1),
        .I5(\mem_rdata_q_reg[4]_0 [1]),
        .O(instr_jal_i_2_n_0));
  FDRE instr_jal_reg
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(instr_jal_i_2_n_0),
        .Q(instr_jal),
        .R(\<const0> ));
  FDRE instr_jalr_reg
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(instr_jalr0),
        .Q(instr_jalr),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h01)) 
    instr_lb_i_1
       (.I0(\mem_rdata_q_reg[31]_0 [9]),
        .I1(\mem_rdata_q_reg[31]_0 [7]),
        .I2(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_lb_i_1_n_0));
  FDRE instr_lb_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lb_i_1_n_0),
        .Q(instr_lb),
        .R(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h04)) 
    instr_lbu_i_1
       (.I0(\mem_rdata_q_reg[31]_0 [7]),
        .I1(\mem_rdata_q_reg[31]_0 [9]),
        .I2(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_lbu_i_1_n_0));
  FDRE instr_lbu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lbu_i_1_n_0),
        .Q(instr_lbu),
        .R(instr_lhu_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    instr_lh_i_1
       (.I0(\mem_rdata_q_reg[31]_0 [8]),
        .I1(\mem_rdata_q_reg[31]_0 [7]),
        .I2(\mem_rdata_q_reg[31]_0 [9]),
        .O(instr_lh_i_1_n_0));
  FDRE instr_lh_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lh_i_1_n_0),
        .Q(instr_lh),
        .R(instr_lhu_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    instr_lhu_i_1
       (.I0(decoder_pseudo_trigger_reg_n_0),
        .I1(decoder_trigger_reg_n_0),
        .I2(is_lb_lh_lw_lbu_lhu),
        .O(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h08)) 
    instr_lhu_i_2
       (.I0(\mem_rdata_q_reg[31]_0 [9]),
        .I1(\mem_rdata_q_reg[31]_0 [7]),
        .I2(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_lhu_i_2_n_0));
  FDRE instr_lhu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lhu_i_2_n_0),
        .Q(instr_lhu),
        .R(instr_lhu_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    instr_lui_i_1
       (.I0(\mem_rdata_q[6]_i_1_n_0 ),
        .I1(\mem_rdata_q_reg[4]_0 [1]),
        .I2(instr_jal_reg_1),
        .I3(\mem_rdata_q[5]_i_1_n_0 ),
        .I4(\mem_rdata_q_reg[4]_0 [2]),
        .I5(\mem_rdata_q_reg[4]_0 [0]),
        .O(instr_lui_i_1_n_0));
  FDRE instr_lui_reg
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(instr_lui_i_1_n_0),
        .Q(instr_lui),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h02)) 
    instr_lw_i_1
       (.I0(\mem_rdata_q_reg[31]_0 [8]),
        .I1(\mem_rdata_q_reg[31]_0 [9]),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .O(instr_lw_i_1_n_0));
  FDRE instr_lw_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lw_i_1_n_0),
        .Q(instr_lw),
        .R(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    instr_or_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[31]_0 [8]),
        .I3(\mem_rdata_q_reg[31]_0 [7]),
        .I4(\mem_rdata_q_reg[31]_0 [9]),
        .O(instr_or0));
  FDRE instr_or_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_or0),
        .Q(instr_or),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_ori_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg[31]_0 [8]),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\mem_rdata_q_reg[31]_0 [9]),
        .O(instr_ori0));
  FDRE instr_ori_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_ori0),
        .Q(instr_ori),
        .R(\active_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    instr_rdcycle_i_1
       (.I0(instr_rdinstr_i_3_n_0),
        .I1(instr_rdcycle_i_2_n_0),
        .I2(\mem_rdata_q_reg[15]_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [15]),
        .I4(instr_rdcycle_i_3_n_0),
        .I5(instr_rdinstrh_i_3_n_0),
        .O(instr_rdcycle0));
  LUT3 #(
    .INIT(8'hFE)) 
    instr_rdcycle_i_2
       (.I0(\mem_rdata_q_reg[21]_0 ),
        .I1(\mem_rdata_q_reg[23]_0 ),
        .I2(\mem_rdata_q_reg[22]_0 ),
        .O(instr_rdcycle_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdcycle_i_3
       (.I0(\mem_rdata_q_reg[31]_0 [7]),
        .I1(\mem_rdata_q_reg[31]_0 [9]),
        .I2(\mem_rdata_q_reg[31]_0 [14]),
        .I3(\mem_rdata_q_reg[31]_0 [13]),
        .O(instr_rdcycle_i_3_n_0));
  FDRE instr_rdcycle_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycle0),
        .Q(instr_rdcycle),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'h00000002)) 
    instr_rdcycleh_i_1
       (.I0(instr_rdinstrh_i_4_n_0),
        .I1(\mem_rdata_q_reg[21]_0 ),
        .I2(\mem_rdata_q_reg[23]_0 ),
        .I3(\mem_rdata_q_reg[22]_0 ),
        .I4(instr_rdinstrh_i_3_n_0),
        .O(instr_rdcycleh0));
  FDRE instr_rdcycleh_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycleh0),
        .Q(instr_rdcycleh),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    instr_rdinstr_i_1
       (.I0(instr_rdinstr_i_2_n_0),
        .I1(instr_rdinstr_i_3_n_0),
        .I2(instr_rdinstr_i_4_n_0),
        .I3(\mem_rdata_q_reg[31]_0 [9]),
        .I4(\mem_rdata_q_reg[31]_0 [7]),
        .I5(instr_rdinstr_i_5_n_0),
        .O(instr_rdinstr0));
  LUT3 #(
    .INIT(8'h01)) 
    instr_rdinstr_i_2
       (.I0(\mem_rdata_q_reg[23]_0 ),
        .I1(\mem_rdata_q_reg[22]_0 ),
        .I2(instr_rdinstrh_i_3_n_0),
        .O(instr_rdinstr_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    instr_rdinstr_i_3
       (.I0(instr_rdinstrh_i_7_n_0),
        .I1(\mem_rdata_q_reg[24]_0 ),
        .I2(\mem_rdata_q_reg[31]_0 [11]),
        .I3(\mem_rdata_q_reg[31]_0 [10]),
        .I4(\mem_rdata_q_reg[31]_0 [12]),
        .O(instr_rdinstr_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    instr_rdinstr_i_4
       (.I0(\mem_rdata_q_reg[31]_0 [13]),
        .I1(\mem_rdata_q_reg[31]_0 [14]),
        .O(instr_rdinstr_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    instr_rdinstr_i_5
       (.I0(\mem_rdata_q_reg[31]_0 [15]),
        .I1(\mem_rdata_q_reg[20]_0 ),
        .I2(\mem_rdata_q_reg[21]_0 ),
        .I3(\mem_rdata_q_reg[15]_0 ),
        .O(instr_rdinstr_i_5_n_0));
  FDRE instr_rdinstr_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstr0),
        .Q(instr_rdinstr),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'h2)) 
    instr_rdinstrh_i_1
       (.I0(decoder_trigger_reg_n_0),
        .I1(decoder_pseudo_trigger_reg_n_0),
        .O(is_lui_auipc_jal_jalr_addi_add_sub0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    instr_rdinstrh_i_2
       (.I0(instr_rdinstrh_i_3_n_0),
        .I1(\mem_rdata_q_reg[22]_0 ),
        .I2(\mem_rdata_q_reg[23]_0 ),
        .I3(\mem_rdata_q_reg[21]_0 ),
        .I4(\mem_rdata_q_reg[20]_0 ),
        .I5(instr_rdinstrh_i_4_n_0),
        .O(instr_rdinstrh0));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    instr_rdinstrh_i_3
       (.I0(instr_rdinstrh_i_5_n_0),
        .I1(\mem_rdata_q_reg[31]_0 [4]),
        .I2(\mem_rdata_q_reg[31]_0 [2]),
        .I3(\mem_rdata_q_reg[31]_0 [5]),
        .I4(\mem_rdata_q_reg[31]_0 [8]),
        .I5(\mem_rdata_q_reg[31]_0 [16]),
        .O(instr_rdinstrh_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    instr_rdinstrh_i_4
       (.I0(instr_rdinstrh_i_6_n_0),
        .I1(\mem_rdata_q_reg[24]_0 ),
        .I2(\mem_rdata_q_reg[31]_0 [11]),
        .I3(\mem_rdata_q_reg[31]_0 [10]),
        .I4(instr_rdinstrh_i_7_n_0),
        .O(instr_rdinstrh_i_4_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    instr_rdinstrh_i_5
       (.I0(\mem_rdata_q_reg[31]_0 [1]),
        .I1(\mem_rdata_q_reg[31]_0 [0]),
        .I2(\mem_rdata_q_reg[31]_0 [6]),
        .I3(\mem_rdata_q_reg[31]_0 [3]),
        .O(instr_rdinstrh_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    instr_rdinstrh_i_6
       (.I0(\mem_rdata_q_reg[31]_0 [9]),
        .I1(\mem_rdata_q_reg[31]_0 [7]),
        .I2(\mem_rdata_q_reg[31]_0 [15]),
        .I3(\mem_rdata_q_reg[31]_0 [12]),
        .I4(\mem_rdata_q_reg[15]_0 ),
        .I5(instr_rdinstr_i_4_n_0),
        .O(instr_rdinstrh_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdinstrh_i_7
       (.I0(\mem_rdata_q_reg[19]_0 ),
        .I1(\mem_rdata_q_reg[18]_0 ),
        .I2(\mem_rdata_q_reg[17]_0 ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .O(instr_rdinstrh_i_7_n_0));
  FDRE instr_rdinstrh_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstrh0),
        .Q(instr_rdinstrh),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'h0002)) 
    instr_sb_i_1
       (.I0(is_sb_sh_sw),
        .I1(\mem_rdata_q_reg[31]_0 [9]),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_sb0));
  FDRE instr_sb_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sb0),
        .Q(instr_sb),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_sh_i_1
       (.I0(is_sb_sh_sw),
        .I1(\mem_rdata_q_reg[31]_0 [8]),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\mem_rdata_q_reg[31]_0 [9]),
        .O(instr_sh0));
  FDRE instr_sh_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sh0),
        .Q(instr_sh),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    instr_sll_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[31]_0 [8]),
        .I3(\mem_rdata_q_reg[31]_0 [7]),
        .I4(\mem_rdata_q_reg[31]_0 [9]),
        .O(instr_sll0));
  FDRE instr_sll_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sll0),
        .Q(instr_sll),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    instr_slli_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_imm),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\mem_rdata_q_reg[31]_0 [8]),
        .I4(\mem_rdata_q_reg[31]_0 [9]),
        .O(instr_slli0));
  FDRE instr_slli_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slli0),
        .Q(instr_slli),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    instr_slt_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[31]_0 [8]),
        .I3(\mem_rdata_q_reg[31]_0 [9]),
        .I4(\mem_rdata_q_reg[31]_0 [7]),
        .O(instr_slt0));
  FDRE instr_slt_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slt0),
        .Q(instr_slt),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    instr_slti_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg[31]_0 [8]),
        .I2(\mem_rdata_q_reg[31]_0 [9]),
        .I3(\mem_rdata_q_reg[31]_0 [7]),
        .O(instr_slti0));
  FDRE instr_slti_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slti0),
        .Q(instr_slti),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_sltiu_i_1
       (.I0(\mem_rdata_q_reg[31]_0 [7]),
        .I1(\mem_rdata_q_reg[31]_0 [8]),
        .I2(\mem_rdata_q_reg[31]_0 [9]),
        .I3(is_alu_reg_imm),
        .O(instr_sltiu_i_1_n_0));
  FDRE instr_sltiu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltiu_i_1_n_0),
        .Q(instr_sltiu),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    instr_sltu_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\mem_rdata_q_reg[31]_0 [8]),
        .I4(\mem_rdata_q_reg[31]_0 [9]),
        .O(instr_sltu0));
  FDRE instr_sltu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltu0),
        .Q(instr_sltu),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    instr_sra_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_sra_i_2_n_0),
        .I2(\mem_rdata_q_reg[31]_0 [8]),
        .I3(\mem_rdata_q_reg[31]_0 [7]),
        .I4(\mem_rdata_q_reg[31]_0 [9]),
        .O(instr_sra_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    instr_sra_i_2
       (.I0(\mem_rdata_q_reg[31]_0 [12]),
        .I1(\mem_rdata_q_reg[31]_0 [11]),
        .I2(\mem_rdata_q_reg[31]_0 [10]),
        .I3(instr_rdinstr_i_4_n_0),
        .I4(\mem_rdata_q_reg[31]_0 [15]),
        .I5(\mem_rdata_q_reg[31]_0 [16]),
        .O(instr_sra_i_2_n_0));
  FDRE instr_sra_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sra_i_1_n_0),
        .Q(instr_sra),
        .R(\active_reg[1] ));
  LUT5 #(
    .INIT(32'h00008000)) 
    instr_srai_i_1
       (.I0(instr_sra_i_2_n_0),
        .I1(\mem_rdata_q_reg[31]_0 [9]),
        .I2(is_alu_reg_imm),
        .I3(\mem_rdata_q_reg[31]_0 [7]),
        .I4(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_srai0));
  FDRE instr_srai_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srai0),
        .Q(instr_srai),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    instr_srl_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[31]_0 [8]),
        .I3(\mem_rdata_q_reg[31]_0 [7]),
        .I4(\mem_rdata_q_reg[31]_0 [9]),
        .O(instr_srl_i_1_n_0));
  FDRE instr_srl_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srl_i_1_n_0),
        .Q(instr_srl),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    instr_srli_i_1
       (.I0(\mem_rdata_q_reg[31]_0 [9]),
        .I1(is_alu_reg_imm),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\mem_rdata_q_reg[31]_0 [8]),
        .I4(instr_and_i_2_n_0),
        .O(instr_srli0));
  FDRE instr_srli_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srli0),
        .Q(instr_srli),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    instr_sub_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_sra_i_2_n_0),
        .I2(\mem_rdata_q_reg[31]_0 [9]),
        .I3(\mem_rdata_q_reg[31]_0 [7]),
        .I4(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_sub0));
  FDRE instr_sub_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sub0),
        .Q(instr_sub),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    instr_sw_i_1
       (.I0(is_sb_sh_sw),
        .I1(\mem_rdata_q_reg[31]_0 [8]),
        .I2(\mem_rdata_q_reg[31]_0 [9]),
        .I3(\mem_rdata_q_reg[31]_0 [7]),
        .O(instr_sw0));
  FDRE instr_sw_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sw0),
        .Q(instr_sw),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    instr_xor_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\mem_rdata_q_reg[31]_0 [9]),
        .I4(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_xor0));
  FDRE instr_xor_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xor0),
        .Q(instr_xor),
        .R(\active_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_xori_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg[31]_0 [7]),
        .I2(\mem_rdata_q_reg[31]_0 [9]),
        .I3(\mem_rdata_q_reg[31]_0 [8]),
        .O(instr_xori0));
  FDRE instr_xori_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xori0),
        .Q(instr_xori),
        .R(\active_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    is_alu_reg_imm_i_1
       (.I0(\mem_rdata_q[5]_i_1_n_0 ),
        .I1(\mem_rdata_q_reg[4]_0 [2]),
        .I2(instr_jal_reg_1),
        .I3(\mem_rdata_q_reg[4]_0 [1]),
        .I4(\mem_rdata_q[6]_i_1_n_0 ),
        .I5(\mem_rdata_q_reg[4]_0 [0]),
        .O(is_alu_reg_imm_i_1_n_0));
  FDRE is_alu_reg_imm_reg
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(is_alu_reg_imm_i_1_n_0),
        .Q(is_alu_reg_imm),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    is_alu_reg_reg_i_1
       (.I0(\mem_rdata_q_reg[4]_0 [2]),
        .I1(\mem_rdata_q[5]_i_1_n_0 ),
        .I2(instr_jal_reg_1),
        .I3(\mem_rdata_q_reg[4]_0 [1]),
        .I4(\mem_rdata_q[6]_i_1_n_0 ),
        .I5(\mem_rdata_q_reg[4]_0 [0]),
        .O(is_alu_reg_reg_i_1_n_0));
  FDRE is_alu_reg_reg_reg
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(is_alu_reg_reg_i_1_n_0),
        .Q(is_alu_reg_reg),
        .R(\<const0> ));
  FDRE is_beq_bne_blt_bge_bltu_bgeu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_beq_bne_blt_bge_bltu_bgeu_reg_1),
        .Q(is_beq_bne_blt_bge_bltu_bgeu),
        .R(\active_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    is_compare_i_1
       (.I0(instr_slti),
        .I1(instr_sltiu),
        .I2(is_beq_bne_blt_bge_bltu_bgeu),
        .I3(is_compare_i_2_n_0),
        .I4(\cpu_state_reg[7]_1 ),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub0),
        .O(is_compare_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    is_compare_i_2
       (.I0(instr_slt),
        .I1(instr_sltu),
        .O(is_compare_i_2_n_0));
  FDRE is_compare_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_compare_i_1_n_0),
        .Q(is_compare),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hEAEE)) 
    is_jalr_addi_slti_sltiu_xori_ori_andi_i_1
       (.I0(instr_jalr),
        .I1(is_alu_reg_imm),
        .I2(\mem_rdata_q_reg[31]_0 [8]),
        .I3(\mem_rdata_q_reg[31]_0 [7]),
        .O(is_jalr_addi_slti_sltiu_xori_ori_andi0));
  FDRE is_jalr_addi_slti_sltiu_xori_ori_andi_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_jalr_addi_slti_sltiu_xori_ori_andi0),
        .Q(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    is_lb_lh_lw_lbu_lhu_i_1
       (.I0(\mem_rdata_q[5]_i_1_n_0 ),
        .I1(instr_jal_reg_1),
        .I2(\mem_rdata_q_reg[4]_0 [0]),
        .I3(\mem_rdata_q_reg[4]_0 [2]),
        .I4(\mem_rdata_q[6]_i_1_n_0 ),
        .I5(\mem_rdata_q_reg[4]_0 [1]),
        .O(is_lb_lh_lw_lbu_lhu_i_1_n_0));
  FDRE is_lb_lh_lw_lbu_lhu_reg
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(is_lb_lh_lw_lbu_lhu_i_1_n_0),
        .Q(is_lb_lh_lw_lbu_lhu),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_lbu_lhu_lw_i_1
       (.I0(instr_lw),
        .I1(instr_lbu),
        .I2(instr_lhu),
        .O(is_lbu_lhu_lw_i_1_n_0));
  FDRE is_lbu_lhu_lw_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_lbu_lhu_lw_i_1_n_0),
        .Q(is_lbu_lhu_lw),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_lui_auipc_jal_i_1
       (.I0(instr_jal),
        .I1(instr_auipc),
        .I2(instr_lui),
        .O(instr_jal_reg_0));
  FDRE is_lui_auipc_jal_jalr_addi_add_sub_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_lui_auipc_jal_jalr_addi_add_sub_reg_0),
        .Q(is_lui_auipc_jal_jalr_addi_add_sub),
        .R(\<const0> ));
  FDRE is_lui_auipc_jal_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_jal_reg_0),
        .Q(is_lui_auipc_jal),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    is_sb_sh_sw_i_1
       (.I0(\mem_rdata_q[5]_i_1_n_0 ),
        .I1(instr_jal_reg_1),
        .I2(\mem_rdata_q_reg[4]_0 [0]),
        .I3(\mem_rdata_q_reg[4]_0 [2]),
        .I4(\mem_rdata_q[6]_i_1_n_0 ),
        .I5(\mem_rdata_q_reg[4]_0 [1]),
        .O(is_sb_sh_sw_i_1_n_0));
  FDRE is_sb_sh_sw_reg
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(is_sb_sh_sw_i_1_n_0),
        .Q(is_sb_sh_sw),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h000000000B000000)) 
    is_slli_srli_srai_i_1
       (.I0(\mem_rdata_q_reg[31]_0 [9]),
        .I1(\mem_rdata_q_reg[31]_0 [15]),
        .I2(\mem_rdata_q_reg[31]_0 [16]),
        .I3(is_slli_srli_srai_i_2_n_0),
        .I4(is_alu_reg_imm),
        .I5(is_slli_srli_srai_i_3_n_0),
        .O(is_slli_srli_srai0));
  LUT5 #(
    .INIT(32'h00000001)) 
    is_slli_srli_srai_i_2
       (.I0(\mem_rdata_q_reg[31]_0 [14]),
        .I1(\mem_rdata_q_reg[31]_0 [13]),
        .I2(\mem_rdata_q_reg[31]_0 [10]),
        .I3(\mem_rdata_q_reg[31]_0 [11]),
        .I4(\mem_rdata_q_reg[31]_0 [12]),
        .O(is_slli_srli_srai_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    is_slli_srli_srai_i_3
       (.I0(\mem_rdata_q_reg[31]_0 [8]),
        .I1(\mem_rdata_q_reg[31]_0 [7]),
        .O(is_slli_srli_srai_i_3_n_0));
  FDRE is_slli_srli_srai_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_slli_srli_srai0),
        .Q(is_slli_srli_srai),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_slti_blt_slt_i_1
       (.I0(instr_slt),
        .I1(instr_slti),
        .I2(instr_blt),
        .O(is_slti_blt_slt_i_1_n_0));
  FDRE is_slti_blt_slt_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_slti_blt_slt_i_1_n_0),
        .Q(is_slti_blt_slt),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_sltiu_bltu_sltu_i_1
       (.I0(instr_sltu),
        .I1(instr_sltiu),
        .I2(instr_bltu),
        .O(is_sltiu_bltu_sltu_i_1_n_0));
  FDRE is_sltiu_bltu_sltu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_sltiu_bltu_sltu_i_1_n_0),
        .Q(is_sltiu_bltu_sltu),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'h2)) 
    latched_branch_i_2
       (.I0(instr_jalr),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_jalr_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    latched_branch_i_3
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .O(decoder_trigger_reg_0));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    latched_branch_i_4
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(\cpu_state_reg[6]_0 [0]),
        .I3(\cpu_state_reg_n_0_[1] ),
        .I4(\cpu_state_reg[6]_0 [2]),
        .I5(\cpu_state_reg[6]_0 [1]),
        .O(latched_branch));
  FDRE latched_branch_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_branch_reg_1),
        .Q(latched_branch_reg_0),
        .R(\active_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000022262626)) 
    latched_is_lh_i_2
       (.I0(\cpu_state_reg[6]_0 [2]),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(mem_do_rdata),
        .I3(pcpi_mul_n_38),
        .I4(mem_do_prefetch_reg_n_0),
        .I5(latched_is_lh_i_3_n_0),
        .O(latched_is_lu));
  LUT4 #(
    .INIT(16'hFFFE)) 
    latched_is_lh_i_3
       (.I0(\cpu_state_reg_n_0_[7] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg[6]_0 [1]),
        .O(latched_is_lh_i_3_n_0));
  FDRE latched_is_lh_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_is_lh_reg_1),
        .Q(latched_is_lh_reg_0),
        .R(\active_reg[1] ));
  FDRE latched_is_lu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_is_lu_reg_1),
        .Q(latched_is_lu_reg_0),
        .R(\active_reg[1] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \latched_rd[4]_i_1 
       (.I0(\cpu_state_reg[1]_1 ),
        .I1(boot_reset),
        .I2(sys_rst_int),
        .I3(\cpu_state_reg[6]_0 [1]),
        .I4(\cpu_state_reg[6]_0 [2]),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\latched_rd[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002020000020000)) 
    \latched_rd[4]_i_2 
       (.I0(\cpu_state_reg[1]_1 ),
        .I1(boot_reset),
        .I2(sys_rst_int),
        .I3(\cpu_state_reg[6]_0 [1]),
        .I4(\cpu_state_reg[6]_0 [2]),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\latched_rd[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \latched_rd[4]_i_3 
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_0_[7] ),
        .I3(\cpu_state_reg_n_0_[5] ),
        .O(\cpu_state_reg[1]_1 ));
  FDRE \latched_rd_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_0 ),
        .D(decoded_rd[0]),
        .Q(latched_rd[0]),
        .R(\latched_rd[4]_i_1_n_0 ));
  FDRE \latched_rd_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_0 ),
        .D(decoded_rd[1]),
        .Q(latched_rd[1]),
        .R(\latched_rd[4]_i_1_n_0 ));
  FDRE \latched_rd_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_0 ),
        .D(decoded_rd[2]),
        .Q(latched_rd[2]),
        .R(\latched_rd[4]_i_1_n_0 ));
  FDRE \latched_rd_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_0 ),
        .D(decoded_rd[3]),
        .Q(latched_rd[3]),
        .R(\latched_rd[4]_i_1_n_0 ));
  FDRE \latched_rd_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_0 ),
        .D(decoded_rd[4]),
        .Q(latched_rd[4]),
        .R(\latched_rd[4]_i_1_n_0 ));
  FDRE latched_stalu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_stalu_reg_1),
        .Q(latched_stalu_reg_0),
        .R(\active_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAA222A2222A2AA)) 
    latched_store_i_3
       (.I0(\cpu_state_reg[6]_0 [1]),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .I2(instr_bne),
        .I3(decoder_trigger_i_4_n_0),
        .I4(instr_beq),
        .I5(alu_eq),
        .O(\cpu_state_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEE)) 
    latched_store_i_5
       (.I0(\cpu_state_reg_n_0_[7] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg[6]_0 [1]),
        .I4(\cpu_state_reg[6]_0 [2]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\cpu_state_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    latched_store_i_6
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .O(latched_store_i_6_n_0));
  LUT4 #(
    .INIT(16'hAABE)) 
    latched_store_i_7
       (.I0(\cpu_state_reg[6]_0 [0]),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\cpu_state_reg[6]_0 [2]),
        .I3(\cpu_state_reg_n_0_[5] ),
        .O(latched_store_i_7_n_0));
  FDRE latched_store_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_store_reg_1),
        .Q(latched_store_reg_0),
        .R(\active_reg[1] ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[10]_i_1 
       (.I0(\reg_op1_reg_n_0_[10] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[10]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[10] ),
        .O(\mem_addr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[11]_i_1 
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[11]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[11] ),
        .O(\mem_addr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[12]_i_1 
       (.I0(\reg_op1_reg_n_0_[12] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[12]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[12] ),
        .O(\mem_addr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[13]_i_1 
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[13]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[13] ),
        .O(\mem_addr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[2]_i_1 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[2]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[2] ),
        .O(\mem_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[30]_i_1 
       (.I0(\reg_op1_reg_n_0_[30] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[30]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[30] ),
        .O(\mem_addr[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0202020002020202)) 
    \mem_addr[31]_i_1 
       (.I0(\mem_wstrb_reg[0]_0 ),
        .I1(\mem_state_reg_n_0_[1] ),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(mem_do_rdata),
        .I4(mem_do_wdata),
        .I5(\mem_addr[31]_i_4_n_0 ),
        .O(\mem_addr[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[31]_i_2 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[31]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[31] ),
        .O(\mem_addr[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_addr[31]_i_4 
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(mem_do_rinst_reg_n_0),
        .O(\mem_addr[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mem_addr[31]_i_5 
       (.I0(latched_store_reg_0),
        .I1(latched_branch_reg_0),
        .O(\mem_addr[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[3]_i_1 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[3]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[3] ),
        .O(\mem_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[4]_i_1 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[4]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[4] ),
        .O(\mem_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[5]_i_1 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[5]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[5] ),
        .O(\mem_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[6]_i_1 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[6]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[6] ),
        .O(\mem_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[7]_i_1 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[7]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[7] ),
        .O(\mem_addr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[8]_i_1 
       (.I0(\reg_op1_reg_n_0_[8] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[8]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[8] ),
        .O(\mem_addr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[9]_i_1 
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[9]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[9] ),
        .O(\mem_addr[9]_i_1_n_0 ));
  FDRE \mem_addr_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[10]_i_1_n_0 ),
        .Q(p_2_in[10]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[11]_i_1_n_0 ),
        .Q(p_2_in[11]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[12]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[13]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[30]_i_1_n_0 ),
        .Q(p_2_in[30]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[31]_i_2_n_0 ),
        .Q(p_2_in[31]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[5]_i_1_n_0 ),
        .Q(p_2_in[5]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[6]_i_1_n_0 ),
        .Q(p_2_in[6]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[7]_i_1_n_0 ),
        .Q(p_2_in[7]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[8]_i_1_n_0 ),
        .Q(p_2_in[8]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[9]_i_1_n_0 ),
        .Q(p_2_in[9]),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h00000000AA2AAAEA)) 
    mem_do_prefetch_i_1
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(cpuregs_reg_r1_0_31_0_5_i_8_n_0),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .I4(instr_jalr),
        .I5(mem_do_rinst0),
        .O(mem_do_prefetch_i_1_n_0));
  FDRE mem_do_prefetch_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mem_do_prefetch_i_1_n_0),
        .Q(mem_do_prefetch_reg_n_0),
        .R(\<const0> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h171717171F1F1FFF)) 
    mem_do_rdata_i_3
       (.I0(\mem_state_reg_n_0_[0] ),
        .I1(\mem_state_reg_n_0_[1] ),
        .I2(\mem_rdata_q_reg[6]_2 ),
        .I3(mem_do_wdata),
        .I4(mem_do_rdata),
        .I5(mem_do_rinst_reg_n_0),
        .O(\mem_state_reg[0]_0 ));
  FDRE mem_do_rdata_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mem_do_rdata_reg_0),
        .Q(mem_do_rdata),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_do_rinst_i_10
       (.I0(mem_do_rinst_i_11_n_0),
        .I1(pcpi_mul_n_84),
        .I2(mem_do_rinst_i_12_n_0),
        .I3(pcpi_mul_n_85),
        .I4(pcpi_mul_n_83),
        .I5(pcpi_mul_n_82),
        .O(mem_do_rinst_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_do_rinst_i_11
       (.I0(instr_xor),
        .I1(instr_or),
        .I2(instr_lb),
        .I3(instr_sra),
        .O(mem_do_rinst_i_11_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_do_rinst_i_12
       (.I0(instr_sltiu),
        .I1(instr_rdinstrh),
        .I2(instr_addi),
        .I3(instr_sb),
        .O(mem_do_rinst_i_12_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    mem_do_rinst_i_3
       (.I0(\cpu_state_reg[6]_0 [2]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(mem_do_rinst_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000F10B0000)) 
    mem_do_rinst_i_5
       (.I0(instr_bne),
        .I1(decoder_trigger_i_4_n_0),
        .I2(instr_beq),
        .I3(alu_eq),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .I5(mem_do_rinst_i_8_n_0),
        .O(mem_do_rinst_i_5_n_0));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFFFFFF)) 
    mem_do_rinst_i_6
       (.I0(\cpu_state_reg[7]_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\cpu_state_reg_n_0_[7] ),
        .I3(pcpi_mul_n_41),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(\cpu_state_reg[6]_0 [2]),
        .O(mem_do_rinst_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    mem_do_rinst_i_7
       (.I0(is_lbu_lhu_lw_i_1_n_0),
        .I1(mem_do_rinst_i_9_n_0),
        .I2(pcpi_mul_n_81),
        .I3(mem_do_rinst_i_10_n_0),
        .I4(is_lb_lh_lw_lbu_lhu),
        .I5(\cpu_state[3]_i_2_n_0 ),
        .O(mem_do_rinst_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    mem_do_rinst_i_8
       (.I0(pcpi_mul_n_41),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg[7]_1 ),
        .I4(\cpu_state_reg[6]_0 [1]),
        .I5(\cpu_state_reg[6]_0 [2]),
        .O(mem_do_rinst_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_do_rinst_i_9
       (.I0(instr_andi),
        .I1(instr_and),
        .I2(instr_sll),
        .I3(instr_slli),
        .O(mem_do_rinst_i_9_n_0));
  FDRE mem_do_rinst_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_div_n_3),
        .Q(mem_do_rinst_reg_n_0),
        .R(\<const0> ));
  FDRE mem_do_wdata_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mem_do_wdata_reg_0),
        .Q(mem_do_wdata),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'h54)) 
    mem_instr_i_1
       (.I0(mem_do_wdata),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .O(mem_instr_i_1_n_0));
  FDRE mem_instr_reg
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_instr_i_1_n_0),
        .Q(mem_instr_reg_0),
        .R(\<const0> ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[0] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[0] ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[10] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[10]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[10] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[10]_i_1 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .O(\mem_la_wdata_reg[10]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[11] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[11]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[11] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[11]_i_1 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[11] ),
        .O(\mem_la_wdata_reg[11]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[12] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[12]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[12] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[12]_i_1 
       (.I0(\reg_op2_reg_n_0_[4] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .O(\mem_la_wdata_reg[12]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[13] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[13]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[13] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[13]_i_1 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .O(\mem_la_wdata_reg[13]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[14] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[14]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[14]_i_1 
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .O(\mem_la_wdata_reg[14]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[15] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[15]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[15] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[15]_i_1 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .O(\mem_la_wdata_reg[15]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[16] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[16]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[16] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[16]_i_1 
       (.I0(\reg_op2_reg_n_0_[16] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .O(\mem_la_wdata_reg[16]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[17] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[17]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[17] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[17]_i_1 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .O(\mem_la_wdata_reg[17]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[18] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[18]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[18] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[18]_i_1 
       (.I0(\reg_op2_reg_n_0_[18] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\reg_op2_reg_n_0_[2] ),
        .O(\mem_la_wdata_reg[18]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[19] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[19]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[19] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[19]_i_1 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .O(\mem_la_wdata_reg[19]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[1] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[1] ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[20] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[20]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[20] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[20]_i_1 
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .O(\mem_la_wdata_reg[20]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[21] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[21]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[21] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[21]_i_1 
       (.I0(\reg_op2_reg_n_0_[21] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\reg_op2_reg_n_0_[5] ),
        .O(\mem_la_wdata_reg[21]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[22] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[22]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[22] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[22]_i_1 
       (.I0(\reg_op2_reg_n_0_[22] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\reg_op2_reg_n_0_[6] ),
        .O(\mem_la_wdata_reg[22]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[23] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[23]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[23] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[23]_i_1 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\reg_op2_reg_n_0_[7] ),
        .O(\mem_la_wdata_reg[23]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[24] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[24]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[24] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[24]_i_1 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(\mem_wordsize_reg[0]_0 ),
        .I4(\reg_op2_reg_n_0_[24] ),
        .O(\mem_la_wdata_reg[24]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[25] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[25]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[25] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[25]_i_1 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(\mem_wordsize_reg[0]_0 ),
        .I4(\reg_op2_reg_n_0_[25] ),
        .O(\mem_la_wdata_reg[25]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[26] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[26]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[26] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[26]_i_1 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\mem_wordsize_reg[0]_0 ),
        .I4(\reg_op2_reg_n_0_[26] ),
        .O(\mem_la_wdata_reg[26]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[27] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[27]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[27] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[27]_i_1 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[11] ),
        .I3(\mem_wordsize_reg[0]_0 ),
        .I4(\reg_op2_reg_n_0_[27] ),
        .O(\mem_la_wdata_reg[27]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[28] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[28]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[28] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[28]_i_1 
       (.I0(\reg_op2_reg_n_0_[4] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\mem_wordsize_reg[0]_0 ),
        .I4(\reg_op2_reg_n_0_[28] ),
        .O(\mem_la_wdata_reg[28]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[29] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[29]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[29] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[29]_i_1 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .I3(\mem_wordsize_reg[0]_0 ),
        .I4(\reg_op2_reg_n_0_[29] ),
        .O(\mem_la_wdata_reg[29]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[2] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[2] ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[30] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[30]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[30] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[30]_i_1 
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(\mem_wordsize_reg[0]_0 ),
        .I4(\reg_op2_reg_n_0_[30] ),
        .O(\mem_la_wdata_reg[30]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[31] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[31]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[31] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[31]_i_1 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(\mem_wordsize_reg[0]_0 ),
        .I4(\reg_op2_reg_n_0_[31] ),
        .O(\mem_la_wdata_reg[31]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[3] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[3] ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[4] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[4] ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[5] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[5] ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[6] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[6] ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[7] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[7] ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[8] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[8]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[8]_i_1 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .O(\mem_la_wdata_reg[8]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[9] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[9]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[9]_i_1 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .O(\mem_la_wdata_reg[9]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[0] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[0]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_0_[0] ));
  LUT4 #(
    .INIT(16'h03F7)) 
    \mem_la_wstrb_reg[0]_i_1 
       (.I0(\reg_op1_reg[1]_0 [0]),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\reg_op1_reg[1]_0 [1]),
        .O(\mem_la_wstrb_reg[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[1] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[1]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_0_[1] ));
  LUT4 #(
    .INIT(16'h03FB)) 
    \mem_la_wstrb_reg[1]_i_1 
       (.I0(\reg_op1_reg[1]_0 [0]),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\reg_op1_reg[1]_0 [1]),
        .O(\mem_la_wstrb_reg[1]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[2] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[2]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_0_[2] ));
  LUT4 #(
    .INIT(16'hD0F3)) 
    \mem_la_wstrb_reg[2]_i_1 
       (.I0(\reg_op1_reg[1]_0 [0]),
        .I1(\mem_wordsize_reg[0]_0 ),
        .I2(\reg_op1_reg[1]_0 [1]),
        .I3(\mem_wordsize_reg[1]_0 ),
        .O(\mem_la_wstrb_reg[2]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[3] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[3]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_0_[3] ));
  LUT4 #(
    .INIT(16'hE0F3)) 
    \mem_la_wstrb_reg[3]_i_1 
       (.I0(\reg_op1_reg[1]_0 [0]),
        .I1(\mem_wordsize_reg[0]_0 ),
        .I2(\reg_op1_reg[1]_0 [1]),
        .I3(\mem_wordsize_reg[1]_0 ),
        .O(\mem_la_wstrb_reg[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hEEEEE222)) 
    \mem_rdata_q[1]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [1]),
        .I1(\mem_rdata_q_reg[6]_2 ),
        .I2(\mem_rdata_q_reg[6]_3 [0]),
        .I3(mem_instr_reg_1),
        .I4(\mem_rdata_q_reg[1]_0 ),
        .O(\mem_rdata_q[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hEEEEE222)) 
    \mem_rdata_q[2]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [2]),
        .I1(\mem_rdata_q_reg[6]_2 ),
        .I2(\mem_rdata_q_reg[6]_3 [1]),
        .I3(mem_instr_reg_1),
        .I4(\mem_rdata_q_reg[2]_0 ),
        .O(\mem_rdata_q_reg[4]_0 [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hEEEEE222)) 
    \mem_rdata_q[3]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [3]),
        .I1(\mem_rdata_q_reg[6]_2 ),
        .I2(\mem_rdata_q_reg[6]_3 [2]),
        .I3(mem_instr_reg_1),
        .I4(\mem_rdata_q_reg[3]_0 ),
        .O(\mem_rdata_q_reg[4]_0 [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hEEEEE222)) 
    \mem_rdata_q[4]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [4]),
        .I1(\mem_rdata_q_reg[6]_2 ),
        .I2(\mem_rdata_q_reg[6]_3 [3]),
        .I3(mem_instr_reg_1),
        .I4(\mem_rdata_q_reg[4]_1 ),
        .O(\mem_rdata_q_reg[4]_0 [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hEEEEE222)) 
    \mem_rdata_q[5]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [5]),
        .I1(\mem_rdata_q_reg[6]_2 ),
        .I2(\mem_rdata_q_reg[6]_3 [4]),
        .I3(mem_instr_reg_1),
        .I4(\mem_rdata_q_reg[5]_0 ),
        .O(\mem_rdata_q[5]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hEEEEE222)) 
    \mem_rdata_q[6]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [6]),
        .I1(\mem_rdata_q_reg[6]_2 ),
        .I2(\mem_rdata_q_reg[6]_3 [5]),
        .I3(mem_instr_reg_1),
        .I4(\mem_rdata_q_reg[6]_4 ),
        .O(\mem_rdata_q[6]_i_1_n_0 ));
  FDRE \mem_rdata_q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q_reg[0]_0 ),
        .Q(\mem_rdata_q_reg[31]_0 [0]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[10]_1 ),
        .Q(\mem_rdata_q_reg[10]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[11]_1 ),
        .Q(\mem_rdata_q_reg[11]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\decoded_imm_uj_reg[30]_0 [6]),
        .Q(\mem_rdata_q_reg[31]_0 [7]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\decoded_imm_uj_reg[30]_0 [7]),
        .Q(\mem_rdata_q_reg[31]_0 [8]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\decoded_imm_uj_reg[30]_0 [8]),
        .Q(\mem_rdata_q_reg[31]_0 [9]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[15]_1 ),
        .Q(\mem_rdata_q_reg[15]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[16]_1 ),
        .Q(\mem_rdata_q_reg[16]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[17]_1 ),
        .Q(\mem_rdata_q_reg[17]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[18]_1 ),
        .Q(\mem_rdata_q_reg[18]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[19]_1 ),
        .Q(\mem_rdata_q_reg[19]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[1]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg[31]_0 [1]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[20]_1 ),
        .Q(\mem_rdata_q_reg[20]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[21]_1 ),
        .Q(\mem_rdata_q_reg[21]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[22]_1 ),
        .Q(\mem_rdata_q_reg[22]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[23]_1 ),
        .Q(\mem_rdata_q_reg[23]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[24]_1 ),
        .Q(\mem_rdata_q_reg[24]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[25]_0 ),
        .Q(\mem_rdata_q_reg[31]_0 [10]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[26]_0 ),
        .Q(\mem_rdata_q_reg[31]_0 [11]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[27]_0 ),
        .Q(\mem_rdata_q_reg[31]_0 [12]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[28]_0 ),
        .Q(\mem_rdata_q_reg[31]_0 [13]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[29]_0 ),
        .Q(\mem_rdata_q_reg[31]_0 [14]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q_reg[4]_0 [0]),
        .Q(\mem_rdata_q_reg[31]_0 [2]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[30]_0 ),
        .Q(\mem_rdata_q_reg[31]_0 [15]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[31]_1 ),
        .Q(\mem_rdata_q_reg[31]_0 [16]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q_reg[4]_0 [1]),
        .Q(\mem_rdata_q_reg[31]_0 [3]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q_reg[4]_0 [2]),
        .Q(\mem_rdata_q_reg[31]_0 [4]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[5]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg[31]_0 [5]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[6]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg[31]_0 [6]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[7]_2 ),
        .Q(\mem_rdata_q_reg[7]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[8]_1 ),
        .Q(\mem_rdata_q_reg[8]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_1 ),
        .D(\mem_rdata_q_reg[9]_1 ),
        .Q(\mem_rdata_q_reg[9]_0 ),
        .R(\<const0> ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[0] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [0]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_word_reg[0]_i_4 
       (.I0(\mem_wordsize_reg[0]_0 ),
        .I1(\reg_op1_reg[1]_0 [1]),
        .O(\mem_wordsize_reg[0]_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[10] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[10]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[10]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[10]_i_1 
       (.I0(\mem_rdata_q_reg[10]_1 ),
        .I1(\reg_op1_reg[1]_0 [1]),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\mem_rdata_q_reg[26]_0 ),
        .I4(\mem_wordsize_reg[1]_0 ),
        .O(\mem_rdata_word_reg[10]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[11] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[11]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[11]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[11]_i_1 
       (.I0(\mem_rdata_q_reg[11]_1 ),
        .I1(\reg_op1_reg[1]_0 [1]),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\mem_rdata_q_reg[27]_0 ),
        .I4(\mem_wordsize_reg[1]_0 ),
        .O(\mem_rdata_word_reg[11]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[12] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[12]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[12]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[12]_i_1 
       (.I0(\mem_rdata_word_reg[12]_0 ),
        .I1(\reg_op1_reg[1]_0 [1]),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\mem_rdata_q_reg[28]_0 ),
        .I4(\mem_wordsize_reg[1]_0 ),
        .O(\mem_rdata_word_reg[12]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[13] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[13]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[13]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[13]_i_1 
       (.I0(\mem_rdata_word_reg[13]_0 ),
        .I1(\reg_op1_reg[1]_0 [1]),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\mem_rdata_q_reg[29]_0 ),
        .I4(\mem_wordsize_reg[1]_0 ),
        .O(\mem_rdata_word_reg[13]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[14] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[14]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[14]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[14]_i_1 
       (.I0(\mem_rdata_word_reg[14]_0 ),
        .I1(\reg_op1_reg[1]_0 [1]),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\mem_rdata_q_reg[30]_0 ),
        .I4(\mem_wordsize_reg[1]_0 ),
        .O(\mem_rdata_word_reg[14]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[15] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[15]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[15]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[15]_i_1 
       (.I0(\mem_rdata_q_reg[15]_1 ),
        .I1(\reg_op1_reg[1]_0 [1]),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_wordsize_reg[1]_0 ),
        .O(\mem_rdata_word_reg[15]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[16] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [8]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[16]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[17] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [9]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[17]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[18] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [10]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[18]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[19] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [11]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[19]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[1] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [1]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[20] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [12]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[20]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[21] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [13]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[21]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[22] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [14]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[22]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[23] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [15]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[23]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[24] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[24]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[24]));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \mem_rdata_word_reg[24]_i_1 
       (.I0(\mem_wordsize_reg[0]_0 ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize[1]_i_6_0 ),
        .I3(ram_i_resp[1]),
        .I4(mem_instr_reg_1),
        .I5(DOBDO[0]),
        .O(\mem_rdata_word_reg[24]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[25] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[25]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[25]));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \mem_rdata_word_reg[25]_i_1 
       (.I0(\mem_wordsize_reg[0]_0 ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize[1]_i_6_0 ),
        .I3(ram_i_resp[2]),
        .I4(mem_instr_reg_1),
        .I5(DOBDO[1]),
        .O(\mem_rdata_word_reg[25]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[26] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[26]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[26]));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \mem_rdata_word_reg[26]_i_1 
       (.I0(\mem_wordsize_reg[0]_0 ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize[1]_i_6_0 ),
        .I3(ram_i_resp[3]),
        .I4(mem_instr_reg_1),
        .I5(DOBDO[2]),
        .O(\mem_rdata_word_reg[26]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[27] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[27]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[27]));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \mem_rdata_word_reg[27]_i_1 
       (.I0(\mem_wordsize_reg[0]_0 ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize[1]_i_6_0 ),
        .I3(ram_i_resp[4]),
        .I4(mem_instr_reg_1),
        .I5(DOBDO[3]),
        .O(\mem_rdata_word_reg[27]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[28] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[28]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[28]));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \mem_rdata_word_reg[28]_i_1 
       (.I0(\mem_wordsize_reg[0]_0 ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize[1]_i_6_0 ),
        .I3(ram_i_resp[5]),
        .I4(mem_instr_reg_1),
        .I5(DOBDO[4]),
        .O(\mem_rdata_word_reg[28]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[29] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[29]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[29]));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \mem_rdata_word_reg[29]_i_1 
       (.I0(\mem_wordsize_reg[0]_0 ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize[1]_i_6_0 ),
        .I3(ram_i_resp[6]),
        .I4(mem_instr_reg_1),
        .I5(DOBDO[5]),
        .O(\mem_rdata_word_reg[29]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[2] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [2]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[30] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[30]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[30]));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \mem_rdata_word_reg[30]_i_1 
       (.I0(\mem_wordsize_reg[0]_0 ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize[1]_i_6_0 ),
        .I3(ram_i_resp[7]),
        .I4(mem_instr_reg_1),
        .I5(DOBDO[6]),
        .O(\mem_rdata_word_reg[30]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[31] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[31]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[31]));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \mem_rdata_word_reg[31]_i_1 
       (.I0(\mem_wordsize_reg[0]_0 ),
        .I1(\mem_wordsize_reg[1]_0 ),
        .I2(\mem_wordsize[1]_i_6_0 ),
        .I3(ram_i_resp[8]),
        .I4(mem_instr_reg_1),
        .I5(DOBDO[7]),
        .O(\mem_rdata_word_reg[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mem_rdata_word_reg[31]_i_4 
       (.I0(mem_instr_reg_0),
        .I1(\mem_rdata_q_reg[6]_0 ),
        .I2(\mem_rdata_q_reg[6]_1 ),
        .O(mem_instr_reg_1));
  LUT2 #(
    .INIT(4'h7)) 
    \mem_rdata_word_reg[31]_i_5 
       (.I0(\mem_wordsize_reg[1]_0 ),
        .I1(\mem_wordsize_reg[0]_0 ),
        .O(\mem_wordsize_reg[1]_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[3] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [3]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[4] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [4]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[5] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [5]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[6] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [6]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[7] 
       (.CLR(GND_2),
        .D(\reg_out[23]_i_3_0 [7]),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[8] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[8]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[8]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[8]_i_1 
       (.I0(\mem_rdata_q_reg[8]_1 ),
        .I1(\reg_op1_reg[1]_0 [1]),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\mem_rdata_q_reg[24]_1 ),
        .I4(\mem_wordsize_reg[1]_0 ),
        .O(\mem_rdata_word_reg[8]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[9] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[9]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[9]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[9]_i_1 
       (.I0(\mem_rdata_q_reg[9]_1 ),
        .I1(\reg_op1_reg[1]_0 [1]),
        .I2(\mem_wordsize_reg[0]_0 ),
        .I3(\mem_rdata_q_reg[25]_0 ),
        .I4(\mem_wordsize_reg[1]_0 ),
        .O(\mem_rdata_word_reg[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101FFFF000F0000)) 
    \mem_state[0]_i_1 
       (.I0(mem_do_rdata),
        .I1(mem_do_rinst_reg_n_0),
        .I2(\mem_state_reg_n_0_[1] ),
        .I3(mem_do_wdata),
        .I4(mem_state),
        .I5(\mem_state_reg_n_0_[0] ),
        .O(\mem_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF1F100000)) 
    \mem_state[1]_i_1 
       (.I0(mem_do_rdata),
        .I1(mem_do_rinst_reg_n_0),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(mem_do_wdata),
        .I4(mem_state),
        .I5(\mem_state_reg_n_0_[1] ),
        .O(\mem_state[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hF0C0E0E0E0E0C0C0)) 
    \mem_state[1]_i_2 
       (.I0(\mem_rdata_q_reg[6]_2 ),
        .I1(mem_valid_i_3_n_0),
        .I2(\mem_wstrb_reg[0]_0 ),
        .I3(mem_do_rinst_reg_n_0),
        .I4(\mem_state_reg_n_0_[0] ),
        .I5(\mem_state_reg_n_0_[1] ),
        .O(mem_state));
  FDRE \mem_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_state[0]_i_1_n_0 ),
        .Q(\mem_state_reg_n_0_[0] ),
        .R(\active_reg[1] ));
  FDRE \mem_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_state[1]_i_1_n_0 ),
        .Q(\mem_state_reg_n_0_[1] ),
        .R(\active_reg[1] ));
  LUT6 #(
    .INIT(64'h7077700000000000)) 
    mem_valid_i_1
       (.I0(mem_valid_reg_1),
        .I1(trap_reg_0),
        .I2(mem_valid_i_3_n_0),
        .I3(mem_valid15_out),
        .I4(mem_valid_reg_0),
        .I5(\cpu_state_reg[7]_1 ),
        .O(mem_valid_i_1_n_0));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    mem_valid_i_3
       (.I0(\mem_state_reg_n_0_[0] ),
        .I1(\mem_state_reg_n_0_[1] ),
        .I2(mem_do_rdata),
        .I3(mem_do_wdata),
        .I4(mem_do_prefetch_reg_n_0),
        .I5(mem_do_rinst_reg_n_0),
        .O(mem_valid_i_3_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h4040444044404040)) 
    mem_valid_i_4
       (.I0(trap_reg_0),
        .I1(\cpu_state_reg[7]_1 ),
        .I2(mem_valid_i_3_n_0),
        .I3(\mem_rdata_q_reg[6]_2 ),
        .I4(\mem_state_reg_n_0_[0] ),
        .I5(\mem_state_reg_n_0_[1] ),
        .O(mem_valid15_out));
  FDRE mem_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mem_valid_i_1_n_0),
        .Q(mem_valid_reg_0),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \mem_wdata[31]_i_1 
       (.I0(trap_reg_0),
        .I1(sys_rst_int),
        .I2(boot_reset),
        .I3(mem_do_wdata),
        .I4(\mem_state_reg_n_0_[1] ),
        .I5(\mem_state_reg_n_0_[0] ),
        .O(\mem_wdata[31]_i_1_n_0 ));
  FDRE \mem_wdata_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[0] ),
        .Q(p_1_in[0]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[10] ),
        .Q(p_1_in[10]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[11] ),
        .Q(p_1_in[11]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[12] ),
        .Q(p_1_in[12]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[13] ),
        .Q(p_1_in[13]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[14] ),
        .Q(p_1_in[14]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[15] ),
        .Q(p_1_in[15]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[16] ),
        .Q(p_1_in[16]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[17] ),
        .Q(p_1_in[17]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[18] ),
        .Q(p_1_in[18]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[19] ),
        .Q(p_1_in[19]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[1] ),
        .Q(p_1_in[1]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[20] ),
        .Q(p_1_in[20]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[21] ),
        .Q(p_1_in[21]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[22] ),
        .Q(p_1_in[22]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[23] ),
        .Q(p_1_in[23]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[24] ),
        .Q(p_1_in[24]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[25] ),
        .Q(p_1_in[25]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[26] ),
        .Q(p_1_in[26]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[27] ),
        .Q(p_1_in[27]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[28] ),
        .Q(p_1_in[28]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[29] ),
        .Q(p_1_in[29]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[2] ),
        .Q(p_1_in[2]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[30] ),
        .Q(p_1_in[30]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[31] ),
        .Q(p_1_in[31]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[3] ),
        .Q(p_1_in[3]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[4] ),
        .Q(p_1_in[4]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[5] ),
        .Q(p_1_in[5]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[6] ),
        .Q(p_1_in[6]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[7] ),
        .Q(p_1_in[7]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[8] ),
        .Q(p_1_in[8]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[9] ),
        .Q(p_1_in[9]),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wordsize[0]_i_1 
       (.I0(mem_wordsize),
        .I1(\mem_wordsize[1]_i_3_n_0 ),
        .I2(\mem_wordsize_reg[0]_0 ),
        .O(\mem_wordsize[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    \mem_wordsize[0]_i_2 
       (.I0(\mem_wordsize[1]_i_2_n_0 ),
        .I1(\mem_wordsize[0]_i_3_n_0 ),
        .I2(\cpu_state_reg[6]_0 [0]),
        .I3(\cpu_state_reg[6]_0 [2]),
        .I4(instr_sh),
        .I5(instr_sb),
        .O(mem_wordsize));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_wordsize[0]_i_3 
       (.I0(instr_lhu),
        .I1(instr_lh),
        .O(\mem_wordsize[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F22FFFF0F220000)) 
    \mem_wordsize[1]_i_1 
       (.I0(instr_sb),
        .I1(\cpu_state_reg[6]_0 [2]),
        .I2(\mem_wordsize[1]_i_2_n_0 ),
        .I3(\cpu_state_reg[6]_0 [0]),
        .I4(\mem_wordsize[1]_i_3_n_0 ),
        .I5(\mem_wordsize_reg[1]_0 ),
        .O(\mem_wordsize[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFEFEFFFFFFFFF)) 
    \mem_wordsize[1]_i_10 
       (.I0(\mem_wstrb[3]_i_2_n_0 ),
        .I1(mem_instr_reg_0),
        .I2(\send_bitcnt_reg[0]_1 ),
        .I3(ram_i_resp[0]),
        .I4(\mem_wordsize[1]_i_6_0 ),
        .I5(mem_valid_reg_0),
        .O(\mem_wordsize[1]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_wordsize[1]_i_11 
       (.I0(mem_do_rinst_reg_n_0),
        .I1(\mem_state_reg_n_0_[0] ),
        .I2(\mem_state_reg_n_0_[1] ),
        .O(\mem_wordsize[1]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \mem_wordsize[1]_i_12 
       (.I0(mem_do_wdata),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg[6]_0 [0]),
        .O(\mem_wordsize[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080808880)) 
    \mem_wordsize[1]_i_13 
       (.I0(pcpi_mul_n_39),
        .I1(mem_valid_reg_0),
        .I2(\mem_wordsize[1]_i_7_0 ),
        .I3(\send_bitcnt_reg[0]_1 ),
        .I4(mem_instr_reg_0),
        .I5(\mem_wstrb[3]_i_2_n_0 ),
        .O(\mem_wordsize[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_wordsize[1]_i_2 
       (.I0(instr_lbu),
        .I1(instr_lb),
        .O(\mem_wordsize[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFFBA)) 
    \mem_wordsize[1]_i_3 
       (.I0(\mem_wordsize[1]_i_4_n_0 ),
        .I1(\mem_wordsize[1]_i_5_n_0 ),
        .I2(\mem_wordsize[1]_i_6_n_0 ),
        .I3(\mem_wordsize[1]_i_7_n_0 ),
        .I4(\mem_wordsize[1]_i_8_n_0 ),
        .I5(\mem_wordsize[1]_i_9_n_0 ),
        .O(\mem_wordsize[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_wordsize[1]_i_4 
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg[6]_0 [2]),
        .O(\mem_wordsize[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \mem_wordsize[1]_i_5 
       (.I0(\cpu_state_reg[6]_0 [2]),
        .I1(instr_sh),
        .I2(instr_sw),
        .I3(instr_sb),
        .O(\mem_wordsize[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F200FFFF)) 
    \mem_wordsize[1]_i_6 
       (.I0(pcpi_mul_n_39),
        .I1(\mem_wordsize[1]_i_10_n_0 ),
        .I2(\mem_wordsize[1]_i_11_n_0 ),
        .I3(\cpu_state_reg[7]_1 ),
        .I4(mem_do_prefetch_reg_n_0),
        .I5(\mem_wordsize[1]_i_12_n_0 ),
        .O(\mem_wordsize[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051515111)) 
    \mem_wordsize[1]_i_7 
       (.I0(\cpu_state_reg[6]_0 [2]),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(\cpu_state_reg[7]_1 ),
        .I3(\mem_wordsize[1]_i_11_n_0 ),
        .I4(\mem_wordsize[1]_i_13_n_0 ),
        .I5(mem_do_rdata),
        .O(\mem_wordsize[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDFDDDDDDDD)) 
    \mem_wordsize[1]_i_8 
       (.I0(\cpu_state_reg[6]_0 [0]),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(instr_lw),
        .I3(instr_lh),
        .I4(instr_lhu),
        .I5(\mem_wordsize[1]_i_2_n_0 ),
        .O(\mem_wordsize[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_wordsize[1]_i_9 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(boot_reset),
        .I2(sys_rst_int),
        .I3(\cpu_state_reg[6]_0 [1]),
        .I4(\cpu_state_reg_n_0_[7] ),
        .O(\mem_wordsize[1]_i_9_n_0 ));
  FDRE \mem_wordsize_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_wordsize[0]_i_1_n_0 ),
        .Q(\mem_wordsize_reg[0]_0 ),
        .R(\<const0> ));
  FDRE \mem_wordsize_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_wordsize[1]_i_1_n_0 ),
        .Q(\mem_wordsize_reg[1]_0 ),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'h00D00000)) 
    \mem_wstrb[3]_i_1 
       (.I0(\mem_addr[31]_i_4_n_0 ),
        .I1(mem_do_rdata),
        .I2(\mem_wstrb[3]_i_2_n_0 ),
        .I3(trap_reg_0),
        .I4(\cpu_state_reg[7]_1 ),
        .O(\mem_wstrb[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_wstrb[3]_i_2 
       (.I0(\mem_state_reg_n_0_[1] ),
        .I1(\mem_state_reg_n_0_[0] ),
        .O(\mem_wstrb[3]_i_2_n_0 ));
  FDRE \mem_wstrb_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_la_wstrb_reg_n_0_[0] ),
        .Q(p_0_in[0]),
        .R(\mem_wstrb[3]_i_1_n_0 ));
  FDRE \mem_wstrb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_la_wstrb_reg_n_0_[1] ),
        .Q(p_0_in[1]),
        .R(\mem_wstrb[3]_i_1_n_0 ));
  FDRE \mem_wstrb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_la_wstrb_reg_n_0_[2] ),
        .Q(p_0_in[2]),
        .R(\mem_wstrb[3]_i_1_n_0 ));
  FDRE \mem_wstrb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_la_wstrb_reg_n_0_[3] ),
        .Q(p_0_in[3]),
        .R(\mem_wstrb[3]_i_1_n_0 ));
  picorv32_pcpi_div pcpi_div
       (.D(cpu_state0_out[7:6]),
        .Q({\cpu_state_reg[6]_0 [2],\cpu_state_reg_n_0_[5] ,\cpu_state_reg[6]_0 [1]}),
        .SS(pcpi_div_n_8),
        .boot_reset(boot_reset),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\cpu_state_reg[3] (\cpu_state_reg[3]_0 ),
        .\cpu_state_reg[6] (\cpu_state_reg[6]_2 ),
        .\cpu_state_reg[6]_0 (\cpu_state[6]_i_3_n_0 ),
        .\cpu_state_reg[6]_1 (\cpu_state_reg[7]_1 ),
        .\cpu_state_reg[6]_2 (\cpu_state[6]_i_2_n_0 ),
        .\cpu_state_reg[7] (instr_lhu_reg_0),
        .\cpu_state_reg[7]_0 (pcpi_mul_ready),
        .\dividend_reg[31]_0 ({\reg_op1_reg_n_0_[31] ,\reg_op1_reg_n_0_[30] ,\reg_op1_reg_n_0_[29] ,\reg_op1_reg_n_0_[28] ,\reg_op1_reg_n_0_[27] ,\reg_op1_reg_n_0_[26] ,\reg_op1_reg_n_0_[25] ,\reg_op1_reg_n_0_[24] ,\reg_op1_reg_n_0_[23] ,\reg_op1_reg_n_0_[22] ,\reg_op1_reg_n_0_[21] ,\reg_op1_reg_n_0_[20] ,\reg_op1_reg_n_0_[19] ,\reg_op1_reg_n_0_[18] ,\reg_op1_reg_n_0_[17] ,\reg_op1_reg_n_0_[16] ,\reg_op1_reg_n_0_[15] ,\reg_op1_reg_n_0_[14] ,\reg_op1_reg_n_0_[13] ,\reg_op1_reg_n_0_[12] ,\reg_op1_reg_n_0_[11] ,\reg_op1_reg_n_0_[10] ,\reg_op1_reg_n_0_[9] ,\reg_op1_reg_n_0_[8] ,\reg_op1_reg_n_0_[7] ,\reg_op1_reg_n_0_[6] ,\reg_op1_reg_n_0_[5] ,\reg_op1_reg_n_0_[4] ,\reg_op1_reg_n_0_[3] ,\reg_op1_reg_n_0_[2] ,\reg_op1_reg[1]_0 }),
        .\divisor_reg[62]_0 ({\reg_op2_reg_n_0_[31] ,\reg_op2_reg_n_0_[30] ,\reg_op2_reg_n_0_[29] ,\reg_op2_reg_n_0_[28] ,\reg_op2_reg_n_0_[27] ,\reg_op2_reg_n_0_[26] ,\reg_op2_reg_n_0_[25] ,\reg_op2_reg_n_0_[24] ,\reg_op2_reg_n_0_[23] ,\reg_op2_reg_n_0_[22] ,\reg_op2_reg_n_0_[21] ,\reg_op2_reg_n_0_[20] ,\reg_op2_reg_n_0_[19] ,\reg_op2_reg_n_0_[18] ,\reg_op2_reg_n_0_[17] ,\reg_op2_reg_n_0_[16] ,\reg_op2_reg_n_0_[15] ,\reg_op2_reg_n_0_[14] ,\reg_op2_reg_n_0_[13] ,\reg_op2_reg_n_0_[12] ,\reg_op2_reg_n_0_[11] ,\reg_op2_reg_n_0_[10] ,\reg_op2_reg_n_0_[9] ,\reg_op2_reg_n_0_[8] ,\reg_op2_reg_n_0_[7] ,\reg_op2_reg_n_0_[6] ,\reg_op2_reg_n_0_[5] ,\reg_op2_reg_n_0_[4] ,\reg_op2_reg_n_0_[3] ,\reg_op2_reg_n_0_[2] ,\reg_op2_reg_n_0_[1] ,\reg_op2_reg_n_0_[0] }),
        .instr_remu_reg_0({\pcpi_insn_reg_n_0_[31] ,\pcpi_insn_reg_n_0_[30] ,\pcpi_insn_reg_n_0_[29] ,\pcpi_insn_reg_n_0_[28] ,\pcpi_insn_reg_n_0_[27] ,\pcpi_insn_reg_n_0_[26] ,\pcpi_insn_reg_n_0_[25] ,\pcpi_insn_reg_n_0_[14] ,\pcpi_insn_reg_n_0_[13] ,\pcpi_insn_reg_n_0_[12] ,\pcpi_insn_reg_n_0_[6] ,\pcpi_insn_reg_n_0_[5] ,\pcpi_insn_reg_n_0_[4] ,\pcpi_insn_reg_n_0_[3] ,\pcpi_insn_reg_n_0_[2] ,\pcpi_insn_reg[1]_0 }),
        .is_lui_auipc_jal(is_lui_auipc_jal),
        .latched_store_reg(latched_store_i_6_n_0),
        .latched_store_reg_0(latched_store_i_7_n_0),
        .mem_do_rinst0(mem_do_rinst0),
        .mem_do_rinst_reg(pcpi_div_n_3),
        .mem_do_rinst_reg_0(mem_do_rinst_reg_n_0),
        .mem_do_rinst_reg_1(mem_do_rinst_i_3_n_0),
        .mem_do_rinst_reg_2(mem_do_rinst_i_5_n_0),
        .mem_do_rinst_reg_3(mem_do_rinst_i_6_n_0),
        .mem_do_rinst_reg_4(mem_do_rinst_i_7_n_0),
        .mem_do_rinst_reg_5(mem_do_prefetch_reg_n_0),
        .pcpi_div_ready(pcpi_div_ready),
        .\pcpi_rd_reg[31]_0 ({pcpi_div_n_9,pcpi_div_n_10,pcpi_div_n_11,pcpi_div_n_12,pcpi_div_n_13,pcpi_div_n_14,pcpi_div_n_15,pcpi_div_n_16,pcpi_div_n_17,pcpi_div_n_18,pcpi_div_n_19,pcpi_div_n_20,pcpi_div_n_21,pcpi_div_n_22,pcpi_div_n_23,pcpi_div_n_24,pcpi_div_n_25,pcpi_div_n_26,pcpi_div_n_27,pcpi_div_n_28,pcpi_div_n_29,pcpi_div_n_30,pcpi_div_n_31,pcpi_div_n_32,pcpi_div_n_33,pcpi_div_n_34,pcpi_div_n_35,pcpi_div_n_36,pcpi_div_n_37,pcpi_div_n_38,pcpi_div_n_39,pcpi_div_n_40}),
        .pcpi_ready_reg_0(pcpi_ready_reg),
        .\pcpi_timeout_counter_reg[0] (pcpi_valid_reg_0),
        .\quotient_msk_reg[16]_0 (\quotient_msk_reg[16] ),
        .\quotient_msk_reg[31]_0 (\quotient_msk_reg[31] ),
        .sys_rst_int(sys_rst_int));
  FDRE \pcpi_insn_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [0]),
        .Q(\pcpi_insn_reg[1]_0 [0]),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [7]),
        .Q(\pcpi_insn_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [8]),
        .Q(\pcpi_insn_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [9]),
        .Q(\pcpi_insn_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [1]),
        .Q(\pcpi_insn_reg[1]_0 [1]),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [10]),
        .Q(\pcpi_insn_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [11]),
        .Q(\pcpi_insn_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [12]),
        .Q(\pcpi_insn_reg_n_0_[27] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [13]),
        .Q(\pcpi_insn_reg_n_0_[28] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [14]),
        .Q(\pcpi_insn_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [2]),
        .Q(\pcpi_insn_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [15]),
        .Q(\pcpi_insn_reg_n_0_[30] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [16]),
        .Q(\pcpi_insn_reg_n_0_[31] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [3]),
        .Q(\pcpi_insn_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [4]),
        .Q(\pcpi_insn_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [5]),
        .Q(\pcpi_insn_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[31]_0 [6]),
        .Q(\pcpi_insn_reg_n_0_[6] ),
        .R(\<const0> ));
  picorv32_pcpi_fast_mul pcpi_mul
       (.CO(pcpi_mul_n_87),
        .D({pcpi_mul_n_1,pcpi_mul_n_2,pcpi_mul_n_3,pcpi_mul_n_4,pcpi_mul_n_5,pcpi_mul_n_6,pcpi_mul_n_7,pcpi_mul_n_8,pcpi_mul_n_9,pcpi_mul_n_10,pcpi_mul_n_11,pcpi_mul_n_12,pcpi_mul_n_13,pcpi_mul_n_14,pcpi_mul_n_15,pcpi_mul_n_16,pcpi_mul_n_17}),
        .DI(instr_sub),
        .E(pcpi_mul_n_0),
        .O({\reg_out_reg[4]_i_3_n_4 ,\reg_out_reg[4]_i_3_n_5 ,\reg_out_reg[4]_i_3_n_6 }),
        .Q({\reg_op1_reg_n_0_[31] ,\reg_op1_reg_n_0_[30] ,\reg_op1_reg_n_0_[29] ,\reg_op1_reg_n_0_[28] ,\reg_op1_reg_n_0_[27] ,\reg_op1_reg_n_0_[26] ,\reg_op1_reg_n_0_[25] ,\reg_op1_reg_n_0_[24] ,\reg_op1_reg_n_0_[23] ,\reg_op1_reg_n_0_[22] ,\reg_op1_reg_n_0_[21] ,\reg_op1_reg_n_0_[20] ,\reg_op1_reg_n_0_[19] ,\reg_op1_reg_n_0_[18] ,\reg_op1_reg_n_0_[17] ,\reg_op1_reg_n_0_[16] ,\reg_op1_reg_n_0_[15] ,\reg_op1_reg_n_0_[14] ,\reg_op1_reg_n_0_[13] ,\reg_op1_reg_n_0_[12] ,\reg_op1_reg_n_0_[11] ,\reg_op1_reg_n_0_[10] ,\reg_op1_reg_n_0_[9] ,\reg_op1_reg_n_0_[8] ,\reg_op1_reg_n_0_[7] ,\reg_op1_reg_n_0_[6] ,\reg_op1_reg_n_0_[5] ,\reg_op1_reg_n_0_[4] ,\reg_op1_reg_n_0_[3] ,\reg_op1_reg_n_0_[2] ,\reg_op1_reg[1]_0 }),
        .S({\count_cycle_reg_n_0_[3] ,\count_cycle_reg_n_0_[2] ,\count_cycle_reg_n_0_[1] }),
        .\active[0]_i_2_0 (\active[0]_i_2 ),
        .\active[0]_i_4_0 ({\pcpi_insn_reg_n_0_[31] ,\pcpi_insn_reg_n_0_[30] ,\pcpi_insn_reg_n_0_[29] ,\pcpi_insn_reg_n_0_[28] ,\pcpi_insn_reg_n_0_[27] ,\pcpi_insn_reg_n_0_[26] ,\pcpi_insn_reg_n_0_[25] ,\pcpi_insn_reg_n_0_[14] ,\pcpi_insn_reg_n_0_[13] ,\pcpi_insn_reg_n_0_[12] ,\pcpi_insn_reg_n_0_[6] ,\pcpi_insn_reg_n_0_[5] ,\pcpi_insn_reg_n_0_[4] ,\pcpi_insn_reg_n_0_[3] ,\pcpi_insn_reg_n_0_[2] }),
        .\active_reg[1]_0 (pcpi_mul_ready),
        .\active_reg[1]_1 (\active_reg[1] ),
        .boot_reset(boot_reset),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\cpu_state_reg[0] (pcpi_mul_n_41),
        .\cpu_state_reg[3] (reg_out),
        .\cpu_state_reg[5] (pcpi_mul_n_18),
        .\cpu_state_reg[5]_0 (reg_op1[16:0]),
        .\cpu_state_reg[5]_1 (pcpi_mul_n_36),
        .\cpu_state_reg[6] (\cpu_state_reg[6]_1 ),
        .\cpu_state_reg[7] (\cpu_state[7]_i_6_n_0 ),
        .\cpu_state_reg[7]_0 (\cpu_state[7]_i_7_n_0 ),
        .\cpu_state_reg[7]_1 (\cpu_state_reg[7]_1 ),
        .decoded_imm_uj({decoded_imm_uj[11],decoded_imm_uj[4:1]}),
        .\decoded_imm_uj_reg[4] (pcpi_mul_n_79),
        .decoded_rs1(decoded_rs1),
        .\decoded_rs1_reg[3] (pcpi_mul_n_78),
        .decoder_pseudo_trigger_reg(\mem_rdata_q_reg[6]_2 ),
        .decoder_pseudo_trigger_reg_0(\mem_state_reg_n_0_[1] ),
        .decoder_pseudo_trigger_reg_1(\mem_state_reg_n_0_[0] ),
        .decoder_pseudo_trigger_reg_2(mem_do_rinst_reg_n_0),
        .instr_add(instr_add),
        .instr_addi(instr_addi),
        .instr_and(instr_and),
        .instr_and_reg(pcpi_mul_n_86),
        .instr_andi(instr_andi),
        .instr_auipc(instr_auipc),
        .instr_beq(instr_beq),
        .instr_beq_reg(pcpi_mul_n_84),
        .instr_bge(instr_bge),
        .instr_bgeu(instr_bgeu),
        .instr_blt(instr_blt),
        .instr_bltu(instr_bltu),
        .instr_bne(instr_bne),
        .instr_ecall_ebreak(instr_ecall_ebreak),
        .instr_jal(instr_jal),
        .instr_jalr_reg(pcpi_mul_n_82),
        .instr_lb(instr_lb),
        .instr_lbu(instr_lbu),
        .instr_lhu(instr_lhu),
        .instr_lhu_reg(instr_lhu_reg_0),
        .instr_lui(instr_lui),
        .instr_lw(instr_lw),
        .instr_or(instr_or),
        .instr_ori(instr_ori),
        .instr_rdcycle(instr_rdcycle),
        .instr_rdcycleh(instr_rdcycleh),
        .instr_rdcycleh_reg(pcpi_mul_n_83),
        .instr_rdinstr(instr_rdinstr),
        .instr_rdinstrh(instr_rdinstrh),
        .instr_sb(instr_sb),
        .instr_sh(instr_sh),
        .instr_sll(instr_sll),
        .instr_slli(instr_slli),
        .instr_slt(instr_slt),
        .instr_slti(instr_slti),
        .instr_sltiu(instr_sltiu),
        .instr_sltu(instr_sltu),
        .instr_sltu_reg(pcpi_mul_n_85),
        .instr_sra(instr_sra),
        .instr_srai(instr_srai),
        .instr_srl(instr_srl),
        .instr_srli(instr_srli),
        .instr_sw(instr_sw),
        .instr_xor(instr_xor),
        .instr_xori(instr_xori),
        .instr_xori_reg(pcpi_mul_n_81),
        .is_jalr_addi_slti_sltiu_xori_ori_andi(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .is_lui_auipc_jal(is_lui_auipc_jal),
        .is_lui_auipc_jal_reg(pcpi_mul_n_42),
        .is_slli_srli_srai(is_slli_srli_srai),
        .is_slli_srli_srai_reg(pcpi_mul_n_80),
        .mem_do_prefetch_reg(mem_do_prefetch_reg_0),
        .mem_do_rinst_i_10(instr_jalr),
        .mem_do_rinst_i_10_0(instr_lh),
        .mem_do_wdata_reg(pcpi_mul_n_39),
        .\mem_state_reg[1] (pcpi_mul_n_38),
        .pcpi_div_ready(pcpi_div_ready),
        .pcpi_timeout(pcpi_timeout),
        .rd0_0({\cpu_state_reg_n_0_[7] ,\cpu_state_reg[6]_0 [2],\cpu_state_reg_n_0_[5] ,\cpu_state_reg[6]_0 [1],\cpu_state_reg_n_0_[1] ,\cpu_state_reg[6]_0 [0]}),
        .rd0__0_0({\reg_pc_reg_n_0_[16] ,\reg_pc_reg_n_0_[15] ,\reg_pc_reg_n_0_[14] ,\reg_pc_reg_n_0_[13] ,\reg_pc_reg_n_0_[12] ,\reg_pc_reg_n_0_[11] ,\reg_pc_reg_n_0_[10] ,\reg_pc_reg_n_0_[9] ,\reg_pc_reg_n_0_[8] ,\reg_pc_reg_n_0_[7] ,\reg_pc_reg_n_0_[6] ,\reg_pc_reg_n_0_[5] ,\reg_pc_reg_n_0_[4] ,\reg_pc_reg_n_0_[3] ,\reg_pc_reg_n_0_[2] ,\reg_pc_reg_n_0_[1] }),
        .rd0__0_1(mem_do_prefetch_reg_n_0),
        .rd0__0_2(mem_do_rdata),
        .rd0__0_3(mem_do_wdata),
        .rd0__0_i_23_0({\decoded_imm_reg_n_0_[19] ,\decoded_imm_reg_n_0_[18] ,\decoded_imm_reg_n_0_[17] ,\decoded_imm_reg_n_0_[16] ,\decoded_imm_reg_n_0_[15] ,\decoded_imm_reg_n_0_[14] ,\decoded_imm_reg_n_0_[13] ,\decoded_imm_reg_n_0_[12] ,\decoded_imm_reg_n_0_[11] ,\decoded_imm_reg_n_0_[10] ,\decoded_imm_reg_n_0_[9] ,\decoded_imm_reg_n_0_[8] ,\decoded_imm_reg_n_0_[7] ,\decoded_imm_reg_n_0_[6] ,\decoded_imm_reg_n_0_[5] ,\decoded_imm_reg_n_0_[4] ,\decoded_imm_reg_n_0_[3] ,\decoded_imm_reg_n_0_[2] ,\decoded_imm_reg_n_0_[1] ,\decoded_imm_reg_n_0_[0] }),
        .rd_reg__0_0({\reg_op2_reg_n_0_[31] ,\reg_op2_reg_n_0_[30] ,\reg_op2_reg_n_0_[29] ,\reg_op2_reg_n_0_[28] ,\reg_op2_reg_n_0_[27] ,\reg_op2_reg_n_0_[26] ,\reg_op2_reg_n_0_[25] ,\reg_op2_reg_n_0_[24] ,\reg_op2_reg_n_0_[23] ,\reg_op2_reg_n_0_[22] ,\reg_op2_reg_n_0_[21] ,\reg_op2_reg_n_0_[20] ,\reg_op2_reg_n_0_[19] ,\reg_op2_reg_n_0_[18] ,\reg_op2_reg_n_0_[17] }),
        .rd_reg__0_1(pcpi_valid_reg_0),
        .reg_op11(reg_op11[16:0]),
        .\reg_op1_reg[19] ({pcpi_mul_n_88,pcpi_mul_n_89,pcpi_mul_n_90}),
        .\reg_out[31]_i_2_0 ({pcpi_div_n_9,pcpi_div_n_10,pcpi_div_n_11,pcpi_div_n_12,pcpi_div_n_13,pcpi_div_n_14,pcpi_div_n_15,pcpi_div_n_16,pcpi_div_n_17,pcpi_div_n_18,pcpi_div_n_19,pcpi_div_n_20,pcpi_div_n_21,pcpi_div_n_22,pcpi_div_n_23,pcpi_div_n_24,pcpi_div_n_25,pcpi_div_n_26,pcpi_div_n_27,pcpi_div_n_28,pcpi_div_n_29,pcpi_div_n_30,pcpi_div_n_31,pcpi_div_n_32,pcpi_div_n_33,pcpi_div_n_34,pcpi_div_n_35,pcpi_div_n_36,pcpi_div_n_37,pcpi_div_n_38,pcpi_div_n_39,pcpi_div_n_40}),
        .\reg_out_reg[0] (\count_cycle_reg_n_0_[0] ),
        .\reg_out_reg[0]_0 (\reg_out[0]_i_4_n_0 ),
        .\reg_out_reg[10] (\reg_out[10]_i_3_n_0 ),
        .\reg_out_reg[10]_0 (\reg_out[10]_i_4_n_0 ),
        .\reg_out_reg[11] ({\count_cycle_reg_n_0_[11] ,\count_cycle_reg_n_0_[10] ,\count_cycle_reg_n_0_[9] ,\count_cycle_reg_n_0_[8] }),
        .\reg_out_reg[11]_0 (\reg_out[11]_i_3_n_0 ),
        .\reg_out_reg[11]_1 (\reg_out[11]_i_5_n_0 ),
        .\reg_out_reg[12] ({\reg_out_reg[12]_i_3_n_4 ,\reg_out_reg[12]_i_3_n_5 ,\reg_out_reg[12]_i_3_n_6 ,\reg_out_reg[12]_i_3_n_7 }),
        .\reg_out_reg[12]_0 (\reg_out[12]_i_4_n_0 ),
        .\reg_out_reg[12]_1 (\reg_out[12]_i_5_n_0 ),
        .\reg_out_reg[13] (\reg_out[13]_i_3_n_0 ),
        .\reg_out_reg[13]_0 (\reg_out[13]_i_5_n_0 ),
        .\reg_out_reg[14] (\reg_out[14]_i_3_n_0 ),
        .\reg_out_reg[14]_0 (\reg_out[14]_i_4_n_0 ),
        .\reg_out_reg[15] ({\count_cycle_reg_n_0_[15] ,\count_cycle_reg_n_0_[14] ,\count_cycle_reg_n_0_[13] ,\count_cycle_reg_n_0_[12] }),
        .\reg_out_reg[15]_0 (\reg_out[15]_i_3_n_0 ),
        .\reg_out_reg[15]_1 (\reg_out[15]_i_4_n_0 ),
        .\reg_out_reg[16] ({\reg_out_reg[16]_i_4_n_4 ,\reg_out_reg[16]_i_4_n_5 ,\reg_out_reg[16]_i_4_n_6 ,\reg_out_reg[16]_i_4_n_7 }),
        .\reg_out_reg[16]_0 (\reg_out[16]_i_3_n_0 ),
        .\reg_out_reg[16]_1 (\reg_out[16]_i_6_n_0 ),
        .\reg_out_reg[17] (\reg_out[17]_i_3_n_0 ),
        .\reg_out_reg[17]_0 (\reg_out[17]_i_5_n_0 ),
        .\reg_out_reg[18] (\reg_out[18]_i_3_n_0 ),
        .\reg_out_reg[18]_0 (\reg_out[18]_i_4_n_0 ),
        .\reg_out_reg[19] ({\count_cycle_reg_n_0_[19] ,\count_cycle_reg_n_0_[18] ,\count_cycle_reg_n_0_[17] ,\count_cycle_reg_n_0_[16] }),
        .\reg_out_reg[19]_0 (\reg_out[19]_i_3_n_0 ),
        .\reg_out_reg[19]_1 (\reg_out[19]_i_4_n_0 ),
        .\reg_out_reg[1] (\reg_out[1]_i_4_n_0 ),
        .\reg_out_reg[20] ({\reg_out_reg[20]_i_4_n_4 ,\reg_out_reg[20]_i_4_n_5 ,\reg_out_reg[20]_i_4_n_6 ,\reg_out_reg[20]_i_4_n_7 }),
        .\reg_out_reg[20]_0 (\reg_out[20]_i_3_n_0 ),
        .\reg_out_reg[20]_1 (\reg_out[20]_i_6_n_0 ),
        .\reg_out_reg[21] (\reg_out[21]_i_3_n_0 ),
        .\reg_out_reg[21]_0 (\reg_out[21]_i_5_n_0 ),
        .\reg_out_reg[22] (\reg_out[22]_i_3_n_0 ),
        .\reg_out_reg[22]_0 (\reg_out[22]_i_4_n_0 ),
        .\reg_out_reg[23] ({\count_cycle_reg_n_0_[23] ,\count_cycle_reg_n_0_[22] ,\count_cycle_reg_n_0_[21] ,\count_cycle_reg_n_0_[20] }),
        .\reg_out_reg[23]_0 (\reg_out[23]_i_3_n_0 ),
        .\reg_out_reg[23]_1 (\reg_out[23]_i_5_n_0 ),
        .\reg_out_reg[24] ({\reg_out_reg[24]_i_4_n_4 ,\reg_out_reg[24]_i_4_n_5 ,\reg_out_reg[24]_i_4_n_6 ,\reg_out_reg[24]_i_4_n_7 }),
        .\reg_out_reg[24]_0 (\reg_out[24]_i_3_n_0 ),
        .\reg_out_reg[24]_1 (\reg_out[24]_i_5_n_0 ),
        .\reg_out_reg[25] (\reg_out[25]_i_3_n_0 ),
        .\reg_out_reg[25]_0 (\reg_out[25]_i_5_n_0 ),
        .\reg_out_reg[26] (\reg_out[26]_i_3_n_0 ),
        .\reg_out_reg[26]_0 (\reg_out[26]_i_4_n_0 ),
        .\reg_out_reg[27] ({\count_cycle_reg_n_0_[27] ,\count_cycle_reg_n_0_[26] ,\count_cycle_reg_n_0_[25] ,\count_cycle_reg_n_0_[24] }),
        .\reg_out_reg[27]_0 (\reg_out[27]_i_3_n_0 ),
        .\reg_out_reg[27]_1 (\reg_out[27]_i_4_n_0 ),
        .\reg_out_reg[28] ({\reg_out_reg[28]_i_4_n_4 ,\reg_out_reg[28]_i_4_n_5 ,\reg_out_reg[28]_i_4_n_6 ,\reg_out_reg[28]_i_4_n_7 }),
        .\reg_out_reg[28]_0 (\reg_out[28]_i_3_n_0 ),
        .\reg_out_reg[28]_1 (\reg_out[28]_i_5_n_0 ),
        .\reg_out_reg[29] (\reg_out[29]_i_3_n_0 ),
        .\reg_out_reg[29]_0 (\reg_out[29]_i_5_n_0 ),
        .\reg_out_reg[2] (\reg_out[2]_i_3_n_0 ),
        .\reg_out_reg[30] (\reg_out[30]_i_3_n_0 ),
        .\reg_out_reg[30]_0 (\reg_out[30]_i_5_n_0 ),
        .\reg_out_reg[31] ({\count_cycle_reg_n_0_[31] ,\count_cycle_reg_n_0_[30] ,\count_cycle_reg_n_0_[29] ,\count_cycle_reg_n_0_[28] }),
        .\reg_out_reg[31]_0 ({\reg_out_reg[31]_i_3_n_5 ,\reg_out_reg[31]_i_3_n_6 ,\reg_out_reg[31]_i_3_n_7 }),
        .\reg_out_reg[31]_1 (\reg_out[31]_i_4_n_0 ),
        .\reg_out_reg[31]_2 (\reg_out[31]_i_6_n_0 ),
        .\reg_out_reg[3] (\reg_out[3]_i_4_n_0 ),
        .\reg_out_reg[4] (\reg_out[4]_i_5_n_0 ),
        .\reg_out_reg[5] (\reg_out[5]_i_4_n_0 ),
        .\reg_out_reg[6] (\reg_out[6]_i_4_n_0 ),
        .\reg_out_reg[7] (mem_rdata_word[7:0]),
        .\reg_out_reg[7]_0 ({\count_cycle_reg_n_0_[7] ,\count_cycle_reg_n_0_[6] ,\count_cycle_reg_n_0_[5] ,\count_cycle_reg_n_0_[4] }),
        .\reg_out_reg[7]_1 (\reg_out[7]_i_3_n_0 ),
        .\reg_out_reg[8] ({\reg_out_reg[8]_i_4_n_4 ,\reg_out_reg[8]_i_4_n_5 ,\reg_out_reg[8]_i_4_n_6 ,\reg_out_reg[8]_i_4_n_7 }),
        .\reg_out_reg[8]_0 (\reg_out[8]_i_3_n_0 ),
        .\reg_out_reg[8]_1 (\reg_out[8]_i_5_n_0 ),
        .\reg_out_reg[9] (\reg_out[9]_i_3_n_0 ),
        .\reg_out_reg[9]_0 (\reg_out[9]_i_4_n_0 ),
        .reg_sh1(reg_sh1[16:0]),
        .set_mem_do_wdata16_out(set_mem_do_wdata16_out),
        .sys_rst_int(sys_rst_int));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_timeout_counter[0]_i_1 
       (.I0(pcpi_timeout_counter_reg[0]),
        .O(pcpi_timeout_counter0[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pcpi_timeout_counter[1]_i_1 
       (.I0(pcpi_timeout_counter_reg[0]),
        .I1(pcpi_timeout_counter_reg[1]),
        .O(\pcpi_timeout_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \pcpi_timeout_counter[2]_i_1 
       (.I0(pcpi_timeout_counter_reg[2]),
        .I1(pcpi_timeout_counter_reg[1]),
        .I2(pcpi_timeout_counter_reg[0]),
        .O(pcpi_timeout_counter0[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pcpi_timeout_counter[3]_i_2 
       (.I0(pcpi_timeout_counter_reg[3]),
        .I1(pcpi_timeout_counter_reg[1]),
        .I2(pcpi_timeout_counter_reg[0]),
        .I3(pcpi_timeout_counter_reg[2]),
        .O(\pcpi_timeout_counter[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \pcpi_timeout_counter[3]_i_3 
       (.I0(pcpi_timeout_counter_reg[3]),
        .I1(pcpi_timeout_counter_reg[2]),
        .I2(pcpi_timeout_counter_reg[0]),
        .I3(pcpi_timeout_counter_reg[1]),
        .O(pcpi_timeout_counter0[3]));
  FDSE \pcpi_timeout_counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_0 ),
        .D(pcpi_timeout_counter0[0]),
        .Q(pcpi_timeout_counter_reg[0]),
        .S(pcpi_div_n_8));
  FDSE \pcpi_timeout_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_0 ),
        .D(\pcpi_timeout_counter[1]_i_1_n_0 ),
        .Q(pcpi_timeout_counter_reg[1]),
        .S(pcpi_div_n_8));
  FDSE \pcpi_timeout_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_0 ),
        .D(pcpi_timeout_counter0[2]),
        .Q(pcpi_timeout_counter_reg[2]),
        .S(pcpi_div_n_8));
  FDSE \pcpi_timeout_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_0 ),
        .D(pcpi_timeout_counter0[3]),
        .Q(pcpi_timeout_counter_reg[3]),
        .S(pcpi_div_n_8));
  LUT4 #(
    .INIT(16'h0001)) 
    pcpi_timeout_i_1
       (.I0(pcpi_timeout_counter_reg[2]),
        .I1(pcpi_timeout_counter_reg[0]),
        .I2(pcpi_timeout_counter_reg[1]),
        .I3(pcpi_timeout_counter_reg[3]),
        .O(pcpi_timeout_i_1_n_0));
  FDRE pcpi_timeout_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_timeout_i_1_n_0),
        .Q(pcpi_timeout),
        .R(\active_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    pcpi_valid_i_2
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg[6]_0 [1]),
        .I4(\cpu_state_reg[6]_0 [2]),
        .I5(\cpu_state_reg_n_0_[7] ),
        .O(\cpu_state_reg[1]_0 ));
  FDRE pcpi_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_valid_reg_1),
        .Q(pcpi_valid_reg_0),
        .R(\active_reg[1] ));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_1
       (.I0(DOADO[15]),
        .I1(p_1_in[15]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[19]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_10
       (.I0(ram_reg_2[4]),
        .I1(p_2_in[6]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[40]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_10__0
       (.I0(p_1_in[14]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_10__1
       (.I0(p_1_in[22]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[23]_0 [6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_10__2
       (.I0(p_1_in[30]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[31]_0 [6]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_11
       (.I0(ram_reg_2[3]),
        .I1(p_2_in[5]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[39]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_11__0
       (.I0(p_1_in[13]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_11__1
       (.I0(p_1_in[21]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[23]_0 [5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_11__2
       (.I0(p_1_in[29]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_12
       (.I0(ram_reg_2[2]),
        .I1(Q[2]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[38]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_12__0
       (.I0(p_1_in[12]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_12__1
       (.I0(p_1_in[20]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[23]_0 [4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_12__2
       (.I0(p_1_in[28]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[31]_0 [4]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_13
       (.I0(ram_reg_2[1]),
        .I1(Q[1]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[37]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_13__0
       (.I0(p_1_in[11]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_13__1
       (.I0(p_1_in[19]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_13__2
       (.I0(p_1_in[27]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_14
       (.I0(ram_reg_2[0]),
        .I1(Q[0]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[36]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_14__0
       (.I0(p_1_in[10]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_14__1
       (.I0(p_1_in[18]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_14__2
       (.I0(p_1_in[26]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAD2)) 
    ram_reg_i_15
       (.I0(boot),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[30]),
        .I5(p_2_in[31]),
        .O(ADDRBWRADDR[11]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_15__0
       (.I0(p_1_in[9]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_15__1
       (.I0(p_1_in[17]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_15__2
       (.I0(p_1_in[25]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    ram_reg_i_16
       (.I0(mem_instr_reg_0),
        .I1(p_2_in[30]),
        .I2(p_2_in[31]),
        .I3(Q[3]),
        .I4(boot),
        .O(ADDRBWRADDR[10]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_16__0
       (.I0(p_1_in[8]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_16__1
       (.I0(p_1_in[16]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[23]_0 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_16__2
       (.I0(p_1_in[24]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hFF08FF08FF000808)) 
    ram_reg_i_17
       (.I0(p_0_in[1]),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[31]),
        .I3(ram_reg),
        .I4(sel_reg),
        .I5(ram_reg_0),
        .O(ram_i_req[1]));
  LUT6 #(
    .INIT(64'hFF08FF08FF000808)) 
    ram_reg_i_17__0
       (.I0(p_0_in[2]),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[31]),
        .I3(ram_reg),
        .I4(sel_reg),
        .I5(ram_reg_0),
        .O(ram_i_req[2]));
  LUT6 #(
    .INIT(64'hFF08FF08FF000808)) 
    ram_reg_i_17__1
       (.I0(p_0_in[3]),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[31]),
        .I3(ram_reg),
        .I4(sel_reg),
        .I5(ram_reg_0),
        .O(ram_i_req[3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_17__2
       (.I0(p_2_in[11]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(ADDRBWRADDR[9]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_18
       (.I0(p_0_in[1]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wstrb_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_18__0
       (.I0(p_0_in[2]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wstrb_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_18__1
       (.I0(p_0_in[3]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wstrb_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_18__2
       (.I0(p_2_in[10]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(ADDRBWRADDR[8]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_19
       (.I0(p_2_in[9]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_1__0
       (.I0(DOADO[23]),
        .I1(p_1_in[23]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[27]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_1__1
       (.I0(DOADO[31]),
        .I1(p_1_in[31]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[35]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_i_2
       (.I0(mem_instr_reg_0),
        .I1(p_2_in[30]),
        .I2(p_2_in[31]),
        .I3(mem_valid_reg_0),
        .I4(cpu_rst_req_reg),
        .O(mem_instr_reg_2));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_20
       (.I0(p_2_in[8]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_21
       (.I0(p_2_in[7]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_22
       (.I0(p_2_in[6]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(ADDRBWRADDR[4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_23
       (.I0(p_2_in[5]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(ADDRBWRADDR[3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_24
       (.I0(Q[2]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(ADDRBWRADDR[2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_25
       (.I0(Q[1]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_26
       (.I0(Q[0]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_27
       (.I0(DOADO[7]),
        .I1(p_1_in[7]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[11]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_28
       (.I0(DOADO[6]),
        .I1(p_1_in[6]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[10]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_29
       (.I0(DOADO[5]),
        .I1(p_1_in[5]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[9]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_2__0
       (.I0(DOADO[14]),
        .I1(p_1_in[14]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[18]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_2__1
       (.I0(DOADO[22]),
        .I1(p_1_in[22]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[26]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_2__2
       (.I0(DOADO[30]),
        .I1(p_1_in[30]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[34]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_3
       (.I0(DOADO[13]),
        .I1(p_1_in[13]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[17]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_30
       (.I0(DOADO[4]),
        .I1(p_1_in[4]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[8]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_31
       (.I0(DOADO[3]),
        .I1(p_1_in[3]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[7]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_32
       (.I0(DOADO[2]),
        .I1(p_1_in[2]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[6]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_33
       (.I0(DOADO[1]),
        .I1(p_1_in[1]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[5]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_34
       (.I0(DOADO[0]),
        .I1(p_1_in[0]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_35
       (.I0(p_1_in[7]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(DIBDI[7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_36
       (.I0(p_1_in[6]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(DIBDI[6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_37
       (.I0(p_1_in[5]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(DIBDI[5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_38
       (.I0(p_1_in[4]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(DIBDI[4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_39
       (.I0(p_1_in[3]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(DIBDI[3]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_3__0
       (.I0(DOADO[21]),
        .I1(p_1_in[21]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[25]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_3__1
       (.I0(DOADO[29]),
        .I1(p_1_in[29]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[33]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_4
       (.I0(DOADO[12]),
        .I1(p_1_in[12]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[16]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_40
       (.I0(p_1_in[2]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(DIBDI[2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_41
       (.I0(p_1_in[1]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(DIBDI[1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_42
       (.I0(p_1_in[0]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(DIBDI[0]));
  LUT6 #(
    .INIT(64'hFF08FF08FF000808)) 
    ram_reg_i_43
       (.I0(p_0_in[0]),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[31]),
        .I3(ram_reg),
        .I4(sel_reg),
        .I5(ram_reg_0),
        .O(ram_i_req[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_44
       (.I0(p_0_in[0]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_45
       (.I0(mem_instr_reg_0),
        .I1(p_2_in[31]),
        .I2(mem_valid_reg_0),
        .O(mem_instr_reg_5));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_47
       (.I0(p_2_in[31]),
        .I1(mem_instr_reg_0),
        .O(\mem_addr_reg[31]_0 ));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_4__0
       (.I0(DOADO[20]),
        .I1(p_1_in[20]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[24]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_4__1
       (.I0(DOADO[28]),
        .I1(p_1_in[28]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[32]));
  LUT6 #(
    .INIT(64'hBF40FFFFBF400000)) 
    ram_reg_i_4__2
       (.I0(p_2_in[31]),
        .I1(mem_instr_reg_0),
        .I2(Q[3]),
        .I3(boot),
        .I4(ram_reg_1),
        .I5(ram_reg_2[10]),
        .O(ram_i_req[46]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_5
       (.I0(DOADO[11]),
        .I1(p_1_in[11]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[15]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_5__0
       (.I0(DOADO[19]),
        .I1(p_1_in[19]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[23]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_5__1
       (.I0(DOADO[27]),
        .I1(p_1_in[27]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[31]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_5__2
       (.I0(ram_reg_2[9]),
        .I1(p_2_in[11]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[45]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_6
       (.I0(DOADO[10]),
        .I1(p_1_in[10]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[14]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_6__0
       (.I0(DOADO[18]),
        .I1(p_1_in[18]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[22]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_6__1
       (.I0(DOADO[26]),
        .I1(p_1_in[26]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[30]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_6__2
       (.I0(ram_reg_2[8]),
        .I1(p_2_in[10]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[44]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_7
       (.I0(DOADO[9]),
        .I1(p_1_in[9]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[13]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_7__0
       (.I0(DOADO[17]),
        .I1(p_1_in[17]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[21]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_7__1
       (.I0(DOADO[25]),
        .I1(p_1_in[25]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[29]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_7__2
       (.I0(ram_reg_2[7]),
        .I1(p_2_in[9]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[43]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_8
       (.I0(DOADO[8]),
        .I1(p_1_in[8]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[12]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_8__0
       (.I0(DOADO[16]),
        .I1(p_1_in[16]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[20]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_8__1
       (.I0(DOADO[24]),
        .I1(p_1_in[24]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[28]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_8__2
       (.I0(ram_reg_2[6]),
        .I1(p_2_in[8]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[42]));
  LUT5 #(
    .INIT(32'h0A0ACA0A)) 
    ram_reg_i_9
       (.I0(ram_reg_2[5]),
        .I1(p_2_in[7]),
        .I2(ram_reg_1),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[31]),
        .O(ram_i_req[41]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_9__0
       (.I0(p_1_in[15]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_9__1
       (.I0(p_1_in[23]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[23]_0 [7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_9__2
       (.I0(p_1_in[31]),
        .I1(p_2_in[31]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .O(\mem_wdata_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ready_i_1
       (.I0(cpu_rst_req_reg),
        .I1(mem_valid_reg_0),
        .I2(mem_instr_reg_0),
        .I3(p_2_in[30]),
        .I4(p_2_in[31]),
        .O(slaves_req[1]));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    recv_buf_valid_i_1
       (.I0(recv_buf_valid_reg_0),
        .I1(recv_buf_valid_i_2_n_0),
        .I2(recv_buf_valid_i_3_n_0),
        .I3(\mem_wstrb_reg[1]_0 ),
        .I4(cpu_rst_req_reg),
        .I5(recv_buf_valid),
        .O(recv_buf_valid_reg));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    recv_buf_valid_i_2
       (.I0(mem_valid_reg_0),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[31]),
        .I4(Q[2]),
        .O(recv_buf_valid_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    recv_buf_valid_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(recv_buf_valid_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[13]_i_2 
       (.I0(decoded_rs1[1]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[16]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[13]_i_3 
       (.I0(decoded_rs1[0]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[15]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[13]_i_4 
       (.I0(decoded_imm_uj[14]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[14]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[13]_i_5 
       (.I0(decoded_imm_uj[13]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[13]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[13]_i_6 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_rs1[1]),
        .I3(current_pc[16]),
        .O(\reg_next_pc[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[13]_i_7 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_rs1[0]),
        .I3(current_pc[15]),
        .O(\reg_next_pc[13]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[13]_i_8 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[14]),
        .I3(current_pc[14]),
        .O(\reg_next_pc[13]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[13]_i_9 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[13]),
        .I3(current_pc[13]),
        .O(\reg_next_pc[13]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_2 
       (.I0(decoded_imm_uj[30]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[30]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_3 
       (.I0(decoded_rs1[4]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[19]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_4 
       (.I0(decoded_rs1[3]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[18]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_5 
       (.I0(decoded_rs1[2]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[17]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[17]_i_6 
       (.I0(in[30]),
        .I1(\reg_out_reg_n_0_[20] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[20]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[20]),
        .O(\reg_next_pc[17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[17]_i_7 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_rs1[4]),
        .I3(current_pc[19]),
        .O(\reg_next_pc[17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[17]_i_8 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_rs1[3]),
        .I3(current_pc[18]),
        .O(\reg_next_pc[17]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[17]_i_9 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_rs1[2]),
        .I3(current_pc[17]),
        .O(\reg_next_pc[17]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[1]_i_1 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[1]),
        .I3(current_pc[1]),
        .O(\reg_next_pc[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[21]_i_2 
       (.I0(in[30]),
        .I1(\reg_out_reg_n_0_[24] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[24]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[24]),
        .O(\reg_next_pc[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[21]_i_3 
       (.I0(in[30]),
        .I1(\reg_out_reg_n_0_[23] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[23]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[23]),
        .O(\reg_next_pc[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[21]_i_4 
       (.I0(in[30]),
        .I1(\reg_out_reg_n_0_[22] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[22]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[22]),
        .O(\reg_next_pc[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[21]_i_5 
       (.I0(in[30]),
        .I1(\reg_out_reg_n_0_[21] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[21]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[21]),
        .O(\reg_next_pc[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_2 
       (.I0(in[30]),
        .I1(\reg_out_reg_n_0_[28] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[28]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[28]),
        .O(\reg_next_pc[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_3 
       (.I0(in[30]),
        .I1(\reg_out_reg_n_0_[27] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[27]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[27]),
        .O(\reg_next_pc[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_4 
       (.I0(in[30]),
        .I1(\reg_out_reg_n_0_[26] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[26]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[26]),
        .O(\reg_next_pc[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_5 
       (.I0(in[30]),
        .I1(\reg_out_reg_n_0_[25] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[25]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[25]),
        .O(\reg_next_pc[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \reg_next_pc[29]_i_2 
       (.I0(\reg_out_reg_n_0_[31] ),
        .I1(latched_stalu_reg_0),
        .I2(alu_out_q[31]),
        .I3(\mem_addr[31]_i_5_n_0 ),
        .I4(reg_next_pc_reg[31]),
        .I5(in[30]),
        .O(\reg_next_pc[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[29]_i_3 
       (.I0(in[30]),
        .I1(\reg_out_reg_n_0_[30] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[30]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[30]),
        .O(\reg_next_pc[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[29]_i_4 
       (.I0(in[30]),
        .I1(\reg_out_reg_n_0_[29] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[29]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[29]),
        .O(\reg_next_pc[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_2 
       (.I0(decoded_imm_uj[4]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[4]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_3 
       (.I0(decoded_imm_uj[3]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[3]));
  LUT3 #(
    .INIT(8'h8A)) 
    \reg_next_pc[2]_i_4 
       (.I0(decoder_trigger_reg_n_0),
        .I1(decoded_imm_uj[2]),
        .I2(instr_jal),
        .O(in[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_5 
       (.I0(decoded_imm_uj[1]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_6 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[4]),
        .I3(current_pc[4]),
        .O(\reg_next_pc[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_7 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[3]),
        .I3(current_pc[3]),
        .O(\reg_next_pc[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2FD0)) 
    \reg_next_pc[2]_i_8 
       (.I0(instr_jal),
        .I1(decoded_imm_uj[2]),
        .I2(decoder_trigger_reg_n_0),
        .I3(current_pc[2]),
        .O(\reg_next_pc[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_9 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[1]),
        .I3(current_pc[1]),
        .O(\reg_next_pc[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[5]_i_2 
       (.I0(decoded_imm_uj[8]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[8]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[5]_i_3 
       (.I0(decoded_imm_uj[7]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[7]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[5]_i_4 
       (.I0(decoded_imm_uj[6]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[5]_i_5 
       (.I0(decoded_imm_uj[5]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[5]_i_6 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[8]),
        .I3(current_pc[8]),
        .O(\reg_next_pc[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[5]_i_7 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[7]),
        .I3(current_pc[7]),
        .O(\reg_next_pc[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[5]_i_8 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[6]),
        .I3(current_pc[6]),
        .O(\reg_next_pc[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[5]_i_9 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[5]),
        .I3(current_pc[5]),
        .O(\reg_next_pc[5]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_2 
       (.I0(decoded_imm_uj[12]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[12]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_3 
       (.I0(decoded_imm_uj[11]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[11]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_4 
       (.I0(decoded_imm_uj[10]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[10]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_5 
       (.I0(decoded_imm_uj[9]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[9]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_6 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[12]),
        .I3(current_pc[12]),
        .O(\reg_next_pc[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_7 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[11]),
        .I3(current_pc[11]),
        .O(\reg_next_pc[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_8 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[10]),
        .I3(current_pc[10]),
        .O(\reg_next_pc[9]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_9 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[9]),
        .I3(current_pc[9]),
        .O(\reg_next_pc[9]_i_9_n_0 ));
  FDRE \reg_next_pc_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_6 ),
        .Q(reg_next_pc_reg[10]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_5 ),
        .Q(reg_next_pc_reg[11]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_4 ),
        .Q(reg_next_pc_reg[12]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[13]_i_1_n_7 ),
        .Q(reg_next_pc_reg[13]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[13]_i_1 
       (.CI(\reg_next_pc_reg[9]_i_1_n_0 ),
        .CO({\reg_next_pc_reg[13]_i_1_n_0 ,\NLW_reg_next_pc_reg[13]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(in[16:13]),
        .O({\reg_next_pc_reg[13]_i_1_n_4 ,\reg_next_pc_reg[13]_i_1_n_5 ,\reg_next_pc_reg[13]_i_1_n_6 ,\reg_next_pc_reg[13]_i_1_n_7 }),
        .S({\reg_next_pc[13]_i_6_n_0 ,\reg_next_pc[13]_i_7_n_0 ,\reg_next_pc[13]_i_8_n_0 ,\reg_next_pc[13]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[13]_i_1_n_6 ),
        .Q(reg_next_pc_reg[14]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[13]_i_1_n_5 ),
        .Q(reg_next_pc_reg[15]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[13]_i_1_n_4 ),
        .Q(reg_next_pc_reg[16]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_7 ),
        .Q(reg_next_pc_reg[17]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[17]_i_1 
       (.CI(\reg_next_pc_reg[13]_i_1_n_0 ),
        .CO({\reg_next_pc_reg[17]_i_1_n_0 ,\NLW_reg_next_pc_reg[17]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({in[30],in[19:17]}),
        .O({\reg_next_pc_reg[17]_i_1_n_4 ,\reg_next_pc_reg[17]_i_1_n_5 ,\reg_next_pc_reg[17]_i_1_n_6 ,\reg_next_pc_reg[17]_i_1_n_7 }),
        .S({\reg_next_pc[17]_i_6_n_0 ,\reg_next_pc[17]_i_7_n_0 ,\reg_next_pc[17]_i_8_n_0 ,\reg_next_pc[17]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_6 ),
        .Q(reg_next_pc_reg[18]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_5 ),
        .Q(reg_next_pc_reg[19]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc[1]_i_1_n_0 ),
        .Q(reg_next_pc_reg[1]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_4 ),
        .Q(reg_next_pc_reg[20]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[21]_i_1_n_7 ),
        .Q(reg_next_pc_reg[21]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[21]_i_1 
       (.CI(\reg_next_pc_reg[17]_i_1_n_0 ),
        .CO({\reg_next_pc_reg[21]_i_1_n_0 ,\NLW_reg_next_pc_reg[21]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({in[30],in[30],in[30],in[30]}),
        .O({\reg_next_pc_reg[21]_i_1_n_4 ,\reg_next_pc_reg[21]_i_1_n_5 ,\reg_next_pc_reg[21]_i_1_n_6 ,\reg_next_pc_reg[21]_i_1_n_7 }),
        .S({\reg_next_pc[21]_i_2_n_0 ,\reg_next_pc[21]_i_3_n_0 ,\reg_next_pc[21]_i_4_n_0 ,\reg_next_pc[21]_i_5_n_0 }));
  FDRE \reg_next_pc_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[21]_i_1_n_6 ),
        .Q(reg_next_pc_reg[22]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[21]_i_1_n_5 ),
        .Q(reg_next_pc_reg[23]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[21]_i_1_n_4 ),
        .Q(reg_next_pc_reg[24]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_7 ),
        .Q(reg_next_pc_reg[25]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[25]_i_1 
       (.CI(\reg_next_pc_reg[21]_i_1_n_0 ),
        .CO({\reg_next_pc_reg[25]_i_1_n_0 ,\NLW_reg_next_pc_reg[25]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({in[30],in[30],in[30],in[30]}),
        .O({\reg_next_pc_reg[25]_i_1_n_4 ,\reg_next_pc_reg[25]_i_1_n_5 ,\reg_next_pc_reg[25]_i_1_n_6 ,\reg_next_pc_reg[25]_i_1_n_7 }),
        .S({\reg_next_pc[25]_i_2_n_0 ,\reg_next_pc[25]_i_3_n_0 ,\reg_next_pc[25]_i_4_n_0 ,\reg_next_pc[25]_i_5_n_0 }));
  FDRE \reg_next_pc_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_6 ),
        .Q(reg_next_pc_reg[26]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_5 ),
        .Q(reg_next_pc_reg[27]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_4 ),
        .Q(reg_next_pc_reg[28]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[29]_i_1_n_7 ),
        .Q(reg_next_pc_reg[29]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[29]_i_1 
       (.CI(\reg_next_pc_reg[25]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,in[30],in[30]}),
        .O({\reg_next_pc_reg[29]_i_1_n_5 ,\reg_next_pc_reg[29]_i_1_n_6 ,\reg_next_pc_reg[29]_i_1_n_7 }),
        .S({\<const0> ,\reg_next_pc[29]_i_2_n_0 ,\reg_next_pc[29]_i_3_n_0 ,\reg_next_pc[29]_i_4_n_0 }));
  FDRE \reg_next_pc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_6 ),
        .Q(reg_next_pc_reg[2]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[2]_i_1 
       (.CI(\<const0> ),
        .CO({\reg_next_pc_reg[2]_i_1_n_0 ,\NLW_reg_next_pc_reg[2]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(in[4:1]),
        .O({\reg_next_pc_reg[2]_i_1_n_4 ,\reg_next_pc_reg[2]_i_1_n_5 ,\reg_next_pc_reg[2]_i_1_n_6 ,\NLW_reg_next_pc_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\reg_next_pc[2]_i_6_n_0 ,\reg_next_pc[2]_i_7_n_0 ,\reg_next_pc[2]_i_8_n_0 ,\reg_next_pc[2]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[29]_i_1_n_6 ),
        .Q(reg_next_pc_reg[30]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[29]_i_1_n_5 ),
        .Q(reg_next_pc_reg[31]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_5 ),
        .Q(reg_next_pc_reg[3]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_4 ),
        .Q(reg_next_pc_reg[4]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[5]_i_1_n_7 ),
        .Q(reg_next_pc_reg[5]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[5]_i_1 
       (.CI(\reg_next_pc_reg[2]_i_1_n_0 ),
        .CO({\reg_next_pc_reg[5]_i_1_n_0 ,\NLW_reg_next_pc_reg[5]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(in[8:5]),
        .O({\reg_next_pc_reg[5]_i_1_n_4 ,\reg_next_pc_reg[5]_i_1_n_5 ,\reg_next_pc_reg[5]_i_1_n_6 ,\reg_next_pc_reg[5]_i_1_n_7 }),
        .S({\reg_next_pc[5]_i_6_n_0 ,\reg_next_pc[5]_i_7_n_0 ,\reg_next_pc[5]_i_8_n_0 ,\reg_next_pc[5]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[5]_i_1_n_6 ),
        .Q(reg_next_pc_reg[6]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[5]_i_1_n_5 ),
        .Q(reg_next_pc_reg[7]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[5]_i_1_n_4 ),
        .Q(reg_next_pc_reg[8]),
        .R(\active_reg[1] ));
  FDRE \reg_next_pc_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_7 ),
        .Q(reg_next_pc_reg[9]),
        .R(\active_reg[1] ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[9]_i_1 
       (.CI(\reg_next_pc_reg[5]_i_1_n_0 ),
        .CO({\reg_next_pc_reg[9]_i_1_n_0 ,\NLW_reg_next_pc_reg[9]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(in[12:9]),
        .O({\reg_next_pc_reg[9]_i_1_n_4 ,\reg_next_pc_reg[9]_i_1_n_5 ,\reg_next_pc_reg[9]_i_1_n_6 ,\reg_next_pc_reg[9]_i_1_n_7 }),
        .S({\reg_next_pc[9]_i_6_n_0 ,\reg_next_pc[9]_i_7_n_0 ,\reg_next_pc[9]_i_8_n_0 ,\reg_next_pc[9]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[17]_i_1 
       (.I0(\reg_op1[17]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(pcpi_mul_n_90),
        .O(reg_op1[17]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[17]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[17] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[17]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[18]_i_1 
       (.I0(\reg_op1[18]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(pcpi_mul_n_89),
        .O(reg_op1[18]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[18]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[18] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[18]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[19]_i_1 
       (.I0(\reg_op1[19]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(pcpi_mul_n_88),
        .O(reg_op1[19]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[19]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[19] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[19]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[20]_i_1 
       (.I0(\reg_op1[20]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\reg_op1_reg[23]_i_3_n_7 ),
        .O(reg_op1[20]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[20]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[20] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[20]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[21]_i_1 
       (.I0(\reg_op1[21]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\reg_op1_reg[23]_i_3_n_6 ),
        .O(reg_op1[21]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[21]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[21] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[21]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[22]_i_1 
       (.I0(\reg_op1[22]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\reg_op1_reg[23]_i_3_n_5 ),
        .O(reg_op1[22]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[22]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[22] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[22]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[23]_i_1 
       (.I0(\reg_op1[23]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\reg_op1_reg[23]_i_3_n_4 ),
        .O(reg_op1[23]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[23]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[23] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[23]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_4 
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\decoded_imm_reg_n_0_[23] ),
        .O(\reg_op1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_5 
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\decoded_imm_reg_n_0_[22] ),
        .O(\reg_op1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_6 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\decoded_imm_reg_n_0_[21] ),
        .O(\reg_op1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_7 
       (.I0(\reg_op1_reg_n_0_[20] ),
        .I1(\decoded_imm_reg_n_0_[20] ),
        .O(\reg_op1[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[24]_i_1 
       (.I0(\reg_op1[24]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\reg_op1_reg[27]_i_3_n_7 ),
        .O(reg_op1[24]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[24]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[24] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[24]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[25]_i_1 
       (.I0(\reg_op1[25]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\reg_op1_reg[27]_i_3_n_6 ),
        .O(reg_op1[25]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[25]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[25] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[25]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[26]_i_1 
       (.I0(\reg_op1[26]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\reg_op1_reg[27]_i_3_n_5 ),
        .O(reg_op1[26]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[26]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[26] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[26]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[27]_i_1 
       (.I0(\reg_op1[27]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\reg_op1_reg[27]_i_3_n_4 ),
        .O(reg_op1[27]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[27]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[27] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[27]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_4 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\decoded_imm_reg_n_0_[27] ),
        .O(\reg_op1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_5 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\decoded_imm_reg_n_0_[26] ),
        .O(\reg_op1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_6 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\decoded_imm_reg_n_0_[25] ),
        .O(\reg_op1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_7 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\decoded_imm_reg_n_0_[24] ),
        .O(\reg_op1[27]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[28]_i_1 
       (.I0(\reg_op1[28]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\reg_op1_reg[31]_i_3_n_7 ),
        .O(reg_op1[28]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[28]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[28] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[28]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[29]_i_1 
       (.I0(\reg_op1[29]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\reg_op1_reg[31]_i_3_n_6 ),
        .O(reg_op1[29]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[29]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[29] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[29]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[30]_i_1 
       (.I0(\reg_op1[30]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\reg_op1_reg[31]_i_3_n_5 ),
        .O(reg_op1[30]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[30]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[30] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[30]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[31]_i_1 
       (.I0(\reg_op1[31]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\reg_op1_reg[31]_i_3_n_4 ),
        .O(reg_op1[31]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[31]_i_2 
       (.I0(instr_lhu_reg_0),
        .I1(\reg_pc_reg_n_0_[31] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[31]),
        .I5(pcpi_mul_n_78),
        .O(\reg_op1[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_4 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(\decoded_imm_reg_n_0_[31] ),
        .O(\reg_op1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_5 
       (.I0(\reg_op1_reg_n_0_[30] ),
        .I1(\decoded_imm_reg_n_0_[30] ),
        .O(\reg_op1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_6 
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\decoded_imm_reg_n_0_[29] ),
        .O(\reg_op1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_7 
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\decoded_imm_reg_n_0_[28] ),
        .O(\reg_op1[31]_i_7_n_0 ));
  FDRE \reg_op1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[0]),
        .Q(\reg_op1_reg[1]_0 [0]),
        .R(\<const0> ));
  FDRE \reg_op1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[10]),
        .Q(\reg_op1_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[11]),
        .Q(\reg_op1_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[12]),
        .Q(\reg_op1_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[13]),
        .Q(\reg_op1_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[14]),
        .Q(\reg_op1_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[15]),
        .Q(\reg_op1_reg_n_0_[15] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[16]),
        .Q(\reg_op1_reg_n_0_[16] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[17]),
        .Q(\reg_op1_reg_n_0_[17] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[18]),
        .Q(\reg_op1_reg_n_0_[18] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[19]),
        .Q(\reg_op1_reg_n_0_[19] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[1]),
        .Q(\reg_op1_reg[1]_0 [1]),
        .R(\<const0> ));
  FDRE \reg_op1_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[20]),
        .Q(\reg_op1_reg_n_0_[20] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[21]),
        .Q(\reg_op1_reg_n_0_[21] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[22]),
        .Q(\reg_op1_reg_n_0_[22] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[23]),
        .Q(\reg_op1_reg_n_0_[23] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_op1_reg[23]_i_3 
       (.CI(pcpi_mul_n_87),
        .CO({\reg_op1_reg[23]_i_3_n_0 ,\NLW_reg_op1_reg[23]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[23] ,\reg_op1_reg_n_0_[22] ,\reg_op1_reg_n_0_[21] ,\reg_op1_reg_n_0_[20] }),
        .O({\reg_op1_reg[23]_i_3_n_4 ,\reg_op1_reg[23]_i_3_n_5 ,\reg_op1_reg[23]_i_3_n_6 ,\reg_op1_reg[23]_i_3_n_7 }),
        .S({\reg_op1[23]_i_4_n_0 ,\reg_op1[23]_i_5_n_0 ,\reg_op1[23]_i_6_n_0 ,\reg_op1[23]_i_7_n_0 }));
  FDRE \reg_op1_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[24]),
        .Q(\reg_op1_reg_n_0_[24] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[25]),
        .Q(\reg_op1_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[26]),
        .Q(\reg_op1_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[27]),
        .Q(\reg_op1_reg_n_0_[27] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_op1_reg[27]_i_3 
       (.CI(\reg_op1_reg[23]_i_3_n_0 ),
        .CO({\reg_op1_reg[27]_i_3_n_0 ,\NLW_reg_op1_reg[27]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[27] ,\reg_op1_reg_n_0_[26] ,\reg_op1_reg_n_0_[25] ,\reg_op1_reg_n_0_[24] }),
        .O({\reg_op1_reg[27]_i_3_n_4 ,\reg_op1_reg[27]_i_3_n_5 ,\reg_op1_reg[27]_i_3_n_6 ,\reg_op1_reg[27]_i_3_n_7 }),
        .S({\reg_op1[27]_i_4_n_0 ,\reg_op1[27]_i_5_n_0 ,\reg_op1[27]_i_6_n_0 ,\reg_op1[27]_i_7_n_0 }));
  FDRE \reg_op1_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[28]),
        .Q(\reg_op1_reg_n_0_[28] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[29]),
        .Q(\reg_op1_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[2]),
        .Q(\reg_op1_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[30]),
        .Q(\reg_op1_reg_n_0_[30] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[31]),
        .Q(\reg_op1_reg_n_0_[31] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_op1_reg[31]_i_3 
       (.CI(\reg_op1_reg[27]_i_3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\reg_op1_reg_n_0_[30] ,\reg_op1_reg_n_0_[29] ,\reg_op1_reg_n_0_[28] }),
        .O({\reg_op1_reg[31]_i_3_n_4 ,\reg_op1_reg[31]_i_3_n_5 ,\reg_op1_reg[31]_i_3_n_6 ,\reg_op1_reg[31]_i_3_n_7 }),
        .S({\reg_op1[31]_i_4_n_0 ,\reg_op1[31]_i_5_n_0 ,\reg_op1[31]_i_6_n_0 ,\reg_op1[31]_i_7_n_0 }));
  FDRE \reg_op1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[3]),
        .Q(\reg_op1_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[4]),
        .Q(\reg_op1_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[5]),
        .Q(\reg_op1_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[6]),
        .Q(\reg_op1_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[7]),
        .Q(\reg_op1_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[8]),
        .Q(\reg_op1_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_18),
        .D(reg_op1[9]),
        .Q(\reg_op1_reg_n_0_[9] ),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[17]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[17]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[17] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[18]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[18]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[18] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[19]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[19]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[19] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[20]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[20]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[20] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[21]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[21]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[21] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[22]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[22]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[22] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[23]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[23]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[23] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[24]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[24]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[24] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[25]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[25]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[25] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[26]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[26]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[26] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[27]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[27]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[27] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[28]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[28]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[28] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[29]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[29]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[29] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[30]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[30]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[30] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[31]_i_1 
       (.I0(pcpi_mul_n_79),
        .I1(pcpi_mul_n_80),
        .I2(reg_sh1[31]),
        .I3(instr_lhu_reg_0),
        .I4(\decoded_imm_reg_n_0_[31] ),
        .I5(pcpi_mul_n_42),
        .O(\reg_op2[31]_i_1_n_0 ));
  FDRE \reg_op2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_17),
        .Q(\reg_op2_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_7),
        .Q(\reg_op2_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_6),
        .Q(\reg_op2_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_5),
        .Q(\reg_op2_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_4),
        .Q(\reg_op2_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_3),
        .Q(\reg_op2_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_2),
        .Q(\reg_op2_reg_n_0_[15] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_1),
        .Q(\reg_op2_reg_n_0_[16] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[17]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[17] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[18]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[18] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[19]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[19] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_16),
        .Q(\reg_op2_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[20]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[20] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[21]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[21] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[22]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[22] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[23]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[23] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[24]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[24] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[25]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[26]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[27]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[27] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[28]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[28] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[29]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_15),
        .Q(\reg_op2_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[30]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[30] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\reg_op2[31]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[31] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_14),
        .Q(\reg_op2_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_13),
        .Q(\reg_op2_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_12),
        .Q(\reg_op2_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_11),
        .Q(\reg_op2_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_10),
        .Q(\reg_op2_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_9),
        .Q(\reg_op2_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(pcpi_mul_n_8),
        .Q(\reg_op2_reg_n_0_[9] ),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[0]_i_4 
       (.I0(data2[0]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[0] ),
        .I3(instr_rdinstr),
        .I4(data4[0]),
        .O(\reg_out[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[10]_i_3 
       (.I0(mem_rdata_word[10]),
        .I1(latched_is_lu_reg_0),
        .I2(latched_is_lh_reg_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[10]_i_4 
       (.I0(\count_instr_reg_n_0_[10] ),
        .I1(instr_rdinstr),
        .I2(data4[10]),
        .I3(data2[10]),
        .I4(instr_rdcycleh),
        .O(\reg_out[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[11]_i_3 
       (.I0(mem_rdata_word[11]),
        .I1(latched_is_lu_reg_0),
        .I2(latched_is_lh_reg_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[11]_i_5 
       (.I0(\count_instr_reg_n_0_[11] ),
        .I1(instr_rdinstr),
        .I2(data4[11]),
        .I3(data2[11]),
        .I4(instr_rdcycleh),
        .O(\reg_out[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[12]_i_10 
       (.I0(\reg_pc_reg_n_0_[9] ),
        .I1(\decoded_imm_reg_n_0_[9] ),
        .O(\reg_out[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[12]_i_4 
       (.I0(mem_rdata_word[12]),
        .I1(latched_is_lu_reg_0),
        .I2(latched_is_lh_reg_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[12]_i_5 
       (.I0(\count_instr_reg_n_0_[12] ),
        .I1(instr_rdinstr),
        .I2(data4[12]),
        .I3(data2[12]),
        .I4(instr_rdcycleh),
        .O(\reg_out[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[12]_i_7 
       (.I0(\reg_pc_reg_n_0_[12] ),
        .I1(\decoded_imm_reg_n_0_[12] ),
        .O(\reg_out[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[12]_i_8 
       (.I0(\reg_pc_reg_n_0_[11] ),
        .I1(\decoded_imm_reg_n_0_[11] ),
        .O(\reg_out[12]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[12]_i_9 
       (.I0(\reg_pc_reg_n_0_[10] ),
        .I1(\decoded_imm_reg_n_0_[10] ),
        .O(\reg_out[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[13]_i_3 
       (.I0(mem_rdata_word[13]),
        .I1(latched_is_lu_reg_0),
        .I2(latched_is_lh_reg_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[13]_i_5 
       (.I0(\count_instr_reg_n_0_[13] ),
        .I1(instr_rdinstr),
        .I2(data4[13]),
        .I3(data2[13]),
        .I4(instr_rdcycleh),
        .O(\reg_out[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[14]_i_3 
       (.I0(mem_rdata_word[14]),
        .I1(latched_is_lu_reg_0),
        .I2(latched_is_lh_reg_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[14]_i_4 
       (.I0(\count_instr_reg_n_0_[14] ),
        .I1(instr_rdinstr),
        .I2(data4[14]),
        .I3(data2[14]),
        .I4(instr_rdcycleh),
        .O(\reg_out[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[15]_i_3 
       (.I0(mem_rdata_word[15]),
        .I1(latched_is_lu_reg_0),
        .I2(latched_is_lh_reg_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[15]_i_4 
       (.I0(\count_instr_reg_n_0_[15] ),
        .I1(instr_rdinstr),
        .I2(data4[15]),
        .I3(data2[15]),
        .I4(instr_rdcycleh),
        .O(\reg_out[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_10 
       (.I0(\reg_pc_reg_n_0_[13] ),
        .I1(\decoded_imm_reg_n_0_[13] ),
        .O(\reg_out[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[16]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[16]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[16]_i_6 
       (.I0(\count_instr_reg_n_0_[16] ),
        .I1(instr_rdinstr),
        .I2(data4[16]),
        .I3(data2[16]),
        .I4(instr_rdcycleh),
        .O(\reg_out[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_7 
       (.I0(\reg_pc_reg_n_0_[16] ),
        .I1(\decoded_imm_reg_n_0_[16] ),
        .O(\reg_out[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_8 
       (.I0(\reg_pc_reg_n_0_[15] ),
        .I1(\decoded_imm_reg_n_0_[15] ),
        .O(\reg_out[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_9 
       (.I0(\reg_pc_reg_n_0_[14] ),
        .I1(\decoded_imm_reg_n_0_[14] ),
        .O(\reg_out[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[17]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[17]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[17]_i_5 
       (.I0(\count_instr_reg_n_0_[17] ),
        .I1(instr_rdinstr),
        .I2(data4[17]),
        .I3(data2[17]),
        .I4(instr_rdcycleh),
        .O(\reg_out[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[18]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[18]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[18]_i_4 
       (.I0(\count_instr_reg_n_0_[18] ),
        .I1(instr_rdinstr),
        .I2(data4[18]),
        .I3(data2[18]),
        .I4(instr_rdcycleh),
        .O(\reg_out[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[19]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[19]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[19]_i_4 
       (.I0(\count_instr_reg_n_0_[19] ),
        .I1(instr_rdinstr),
        .I2(data4[19]),
        .I3(data2[19]),
        .I4(instr_rdcycleh),
        .O(\reg_out[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[1]_i_4 
       (.I0(data2[1]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[1] ),
        .I3(instr_rdinstr),
        .I4(data4[1]),
        .O(\reg_out[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[20]_i_10 
       (.I0(\reg_pc_reg_n_0_[17] ),
        .I1(\decoded_imm_reg_n_0_[17] ),
        .O(\reg_out[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[20]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[20]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[20]_i_6 
       (.I0(\count_instr_reg_n_0_[20] ),
        .I1(instr_rdinstr),
        .I2(data4[20]),
        .I3(data2[20]),
        .I4(instr_rdcycleh),
        .O(\reg_out[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[20]_i_7 
       (.I0(\reg_pc_reg_n_0_[20] ),
        .I1(\decoded_imm_reg_n_0_[20] ),
        .O(\reg_out[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[20]_i_8 
       (.I0(\reg_pc_reg_n_0_[19] ),
        .I1(\decoded_imm_reg_n_0_[19] ),
        .O(\reg_out[20]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[20]_i_9 
       (.I0(\reg_pc_reg_n_0_[18] ),
        .I1(\decoded_imm_reg_n_0_[18] ),
        .O(\reg_out[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[21]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[21]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[21]_i_5 
       (.I0(\count_instr_reg_n_0_[21] ),
        .I1(instr_rdinstr),
        .I2(data4[21]),
        .I3(data2[21]),
        .I4(instr_rdcycleh),
        .O(\reg_out[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[22]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[22]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[22]_i_4 
       (.I0(\count_instr_reg_n_0_[22] ),
        .I1(instr_rdinstr),
        .I2(data4[22]),
        .I3(data2[22]),
        .I4(instr_rdcycleh),
        .O(\reg_out[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[23]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[23]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[23]_i_5 
       (.I0(\count_instr_reg_n_0_[23] ),
        .I1(instr_rdinstr),
        .I2(data4[23]),
        .I3(data2[23]),
        .I4(instr_rdcycleh),
        .O(\reg_out[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_10 
       (.I0(\reg_pc_reg_n_0_[21] ),
        .I1(\decoded_imm_reg_n_0_[21] ),
        .O(\reg_out[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[24]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[24]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[24]_i_5 
       (.I0(\count_instr_reg_n_0_[24] ),
        .I1(instr_rdinstr),
        .I2(data4[24]),
        .I3(data2[24]),
        .I4(instr_rdcycleh),
        .O(\reg_out[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_7 
       (.I0(\reg_pc_reg_n_0_[24] ),
        .I1(\decoded_imm_reg_n_0_[24] ),
        .O(\reg_out[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_8 
       (.I0(\reg_pc_reg_n_0_[23] ),
        .I1(\decoded_imm_reg_n_0_[23] ),
        .O(\reg_out[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_9 
       (.I0(\reg_pc_reg_n_0_[22] ),
        .I1(\decoded_imm_reg_n_0_[22] ),
        .O(\reg_out[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[25]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[25]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[25]_i_5 
       (.I0(\count_instr_reg_n_0_[25] ),
        .I1(instr_rdinstr),
        .I2(data4[25]),
        .I3(data2[25]),
        .I4(instr_rdcycleh),
        .O(\reg_out[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[26]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[26]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[26]_i_4 
       (.I0(\count_instr_reg_n_0_[26] ),
        .I1(instr_rdinstr),
        .I2(data4[26]),
        .I3(data2[26]),
        .I4(instr_rdcycleh),
        .O(\reg_out[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[27]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[27]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[27]_i_4 
       (.I0(\count_instr_reg_n_0_[27] ),
        .I1(instr_rdinstr),
        .I2(data4[27]),
        .I3(data2[27]),
        .I4(instr_rdcycleh),
        .O(\reg_out[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[28]_i_10 
       (.I0(\reg_pc_reg_n_0_[25] ),
        .I1(\decoded_imm_reg_n_0_[25] ),
        .O(\reg_out[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[28]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[28]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[28]_i_5 
       (.I0(\count_instr_reg_n_0_[28] ),
        .I1(instr_rdinstr),
        .I2(data4[28]),
        .I3(data2[28]),
        .I4(instr_rdcycleh),
        .O(\reg_out[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[28]_i_7 
       (.I0(\reg_pc_reg_n_0_[28] ),
        .I1(\decoded_imm_reg_n_0_[28] ),
        .O(\reg_out[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[28]_i_8 
       (.I0(\reg_pc_reg_n_0_[27] ),
        .I1(\decoded_imm_reg_n_0_[27] ),
        .O(\reg_out[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[28]_i_9 
       (.I0(\reg_pc_reg_n_0_[26] ),
        .I1(\decoded_imm_reg_n_0_[26] ),
        .O(\reg_out[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[29]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[29]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[29]_i_5 
       (.I0(\count_instr_reg_n_0_[29] ),
        .I1(instr_rdinstr),
        .I2(data4[29]),
        .I3(data2[29]),
        .I4(instr_rdcycleh),
        .O(\reg_out[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[2]_i_3 
       (.I0(data2[2]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[2] ),
        .I3(instr_rdinstr),
        .I4(data4[2]),
        .O(\reg_out[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[30]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[30]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[30]_i_5 
       (.I0(\count_instr_reg_n_0_[30] ),
        .I1(instr_rdinstr),
        .I2(data4[30]),
        .I3(data2[30]),
        .I4(instr_rdcycleh),
        .O(\reg_out[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[31]_i_4 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_0),
        .I4(mem_rdata_word[31]),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[31]_i_6 
       (.I0(\count_instr_reg_n_0_[31] ),
        .I1(instr_rdinstr),
        .I2(data4[31]),
        .I3(data2[31]),
        .I4(instr_rdcycleh),
        .O(\reg_out[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_7 
       (.I0(\decoded_imm_reg_n_0_[31] ),
        .I1(\reg_pc_reg_n_0_[31] ),
        .O(\reg_out[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_8 
       (.I0(\reg_pc_reg_n_0_[30] ),
        .I1(\decoded_imm_reg_n_0_[30] ),
        .O(\reg_out[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_9 
       (.I0(\reg_pc_reg_n_0_[29] ),
        .I1(\decoded_imm_reg_n_0_[29] ),
        .O(\reg_out[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[3]_i_4 
       (.I0(data2[3]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[3] ),
        .I3(instr_rdinstr),
        .I4(data4[3]),
        .O(\reg_out[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[4]_i_5 
       (.I0(data2[4]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[4] ),
        .I3(instr_rdinstr),
        .I4(data4[4]),
        .O(\reg_out[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[4]_i_6 
       (.I0(\reg_pc_reg_n_0_[4] ),
        .I1(\decoded_imm_reg_n_0_[4] ),
        .O(\reg_out[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[4]_i_7 
       (.I0(\reg_pc_reg_n_0_[3] ),
        .I1(\decoded_imm_reg_n_0_[3] ),
        .O(\reg_out[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[4]_i_8 
       (.I0(\reg_pc_reg_n_0_[2] ),
        .I1(\decoded_imm_reg_n_0_[2] ),
        .O(\reg_out[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[4]_i_9 
       (.I0(\reg_pc_reg_n_0_[1] ),
        .I1(\decoded_imm_reg_n_0_[1] ),
        .O(\reg_out[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[5]_i_4 
       (.I0(data2[5]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[5] ),
        .I3(instr_rdinstr),
        .I4(data4[5]),
        .O(\reg_out[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[6]_i_4 
       (.I0(data2[6]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[6] ),
        .I3(instr_rdinstr),
        .I4(data4[6]),
        .O(\reg_out[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[7]_i_3 
       (.I0(data2[7]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[7] ),
        .I3(instr_rdinstr),
        .I4(data4[7]),
        .O(\reg_out[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_10 
       (.I0(\reg_pc_reg_n_0_[5] ),
        .I1(\decoded_imm_reg_n_0_[5] ),
        .O(\reg_out[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[8]_i_3 
       (.I0(mem_rdata_word[8]),
        .I1(latched_is_lu_reg_0),
        .I2(latched_is_lh_reg_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[8]_i_5 
       (.I0(\count_instr_reg_n_0_[8] ),
        .I1(instr_rdinstr),
        .I2(data4[8]),
        .I3(data2[8]),
        .I4(instr_rdcycleh),
        .O(\reg_out[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_7 
       (.I0(\reg_pc_reg_n_0_[8] ),
        .I1(\decoded_imm_reg_n_0_[8] ),
        .O(\reg_out[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_8 
       (.I0(\reg_pc_reg_n_0_[7] ),
        .I1(\decoded_imm_reg_n_0_[7] ),
        .O(\reg_out[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_9 
       (.I0(\reg_pc_reg_n_0_[6] ),
        .I1(\decoded_imm_reg_n_0_[6] ),
        .O(\reg_out[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[9]_i_3 
       (.I0(mem_rdata_word[9]),
        .I1(latched_is_lu_reg_0),
        .I2(latched_is_lh_reg_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[9]_i_4 
       (.I0(\count_instr_reg_n_0_[9] ),
        .I1(instr_rdinstr),
        .I2(data4[9]),
        .I3(data2[9]),
        .I4(instr_rdcycleh),
        .O(\reg_out[9]_i_4_n_0 ));
  FDRE \reg_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[0]),
        .Q(\reg_out_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[10]),
        .Q(\reg_out_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[11]),
        .Q(\reg_out_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[12]),
        .Q(\reg_out_reg_n_0_[12] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[12]_i_3 
       (.CI(\reg_out_reg[8]_i_4_n_0 ),
        .CO({\reg_out_reg[12]_i_3_n_0 ,\NLW_reg_out_reg[12]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[12] ,\reg_pc_reg_n_0_[11] ,\reg_pc_reg_n_0_[10] ,\reg_pc_reg_n_0_[9] }),
        .O({\reg_out_reg[12]_i_3_n_4 ,\reg_out_reg[12]_i_3_n_5 ,\reg_out_reg[12]_i_3_n_6 ,\reg_out_reg[12]_i_3_n_7 }),
        .S({\reg_out[12]_i_7_n_0 ,\reg_out[12]_i_8_n_0 ,\reg_out[12]_i_9_n_0 ,\reg_out[12]_i_10_n_0 }));
  FDRE \reg_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[13]),
        .Q(\reg_out_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[14]),
        .Q(\reg_out_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[15]),
        .Q(\reg_out_reg_n_0_[15] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[16]),
        .Q(\reg_out_reg_n_0_[16] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[16]_i_4 
       (.CI(\reg_out_reg[12]_i_3_n_0 ),
        .CO({\reg_out_reg[16]_i_4_n_0 ,\NLW_reg_out_reg[16]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[16] ,\reg_pc_reg_n_0_[15] ,\reg_pc_reg_n_0_[14] ,\reg_pc_reg_n_0_[13] }),
        .O({\reg_out_reg[16]_i_4_n_4 ,\reg_out_reg[16]_i_4_n_5 ,\reg_out_reg[16]_i_4_n_6 ,\reg_out_reg[16]_i_4_n_7 }),
        .S({\reg_out[16]_i_7_n_0 ,\reg_out[16]_i_8_n_0 ,\reg_out[16]_i_9_n_0 ,\reg_out[16]_i_10_n_0 }));
  FDRE \reg_out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[17]),
        .Q(\reg_out_reg_n_0_[17] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[18]),
        .Q(\reg_out_reg_n_0_[18] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[19]),
        .Q(\reg_out_reg_n_0_[19] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[1]),
        .Q(\reg_out_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[20]),
        .Q(\reg_out_reg_n_0_[20] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[20]_i_4 
       (.CI(\reg_out_reg[16]_i_4_n_0 ),
        .CO({\reg_out_reg[20]_i_4_n_0 ,\NLW_reg_out_reg[20]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[20] ,\reg_pc_reg_n_0_[19] ,\reg_pc_reg_n_0_[18] ,\reg_pc_reg_n_0_[17] }),
        .O({\reg_out_reg[20]_i_4_n_4 ,\reg_out_reg[20]_i_4_n_5 ,\reg_out_reg[20]_i_4_n_6 ,\reg_out_reg[20]_i_4_n_7 }),
        .S({\reg_out[20]_i_7_n_0 ,\reg_out[20]_i_8_n_0 ,\reg_out[20]_i_9_n_0 ,\reg_out[20]_i_10_n_0 }));
  FDRE \reg_out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[21]),
        .Q(\reg_out_reg_n_0_[21] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[22]),
        .Q(\reg_out_reg_n_0_[22] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[23]),
        .Q(\reg_out_reg_n_0_[23] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[24]),
        .Q(\reg_out_reg_n_0_[24] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[24]_i_4 
       (.CI(\reg_out_reg[20]_i_4_n_0 ),
        .CO({\reg_out_reg[24]_i_4_n_0 ,\NLW_reg_out_reg[24]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[24] ,\reg_pc_reg_n_0_[23] ,\reg_pc_reg_n_0_[22] ,\reg_pc_reg_n_0_[21] }),
        .O({\reg_out_reg[24]_i_4_n_4 ,\reg_out_reg[24]_i_4_n_5 ,\reg_out_reg[24]_i_4_n_6 ,\reg_out_reg[24]_i_4_n_7 }),
        .S({\reg_out[24]_i_7_n_0 ,\reg_out[24]_i_8_n_0 ,\reg_out[24]_i_9_n_0 ,\reg_out[24]_i_10_n_0 }));
  FDRE \reg_out_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[25]),
        .Q(\reg_out_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[26]),
        .Q(\reg_out_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[27]),
        .Q(\reg_out_reg_n_0_[27] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[28]),
        .Q(\reg_out_reg_n_0_[28] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[28]_i_4 
       (.CI(\reg_out_reg[24]_i_4_n_0 ),
        .CO({\reg_out_reg[28]_i_4_n_0 ,\NLW_reg_out_reg[28]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[28] ,\reg_pc_reg_n_0_[27] ,\reg_pc_reg_n_0_[26] ,\reg_pc_reg_n_0_[25] }),
        .O({\reg_out_reg[28]_i_4_n_4 ,\reg_out_reg[28]_i_4_n_5 ,\reg_out_reg[28]_i_4_n_6 ,\reg_out_reg[28]_i_4_n_7 }),
        .S({\reg_out[28]_i_7_n_0 ,\reg_out[28]_i_8_n_0 ,\reg_out[28]_i_9_n_0 ,\reg_out[28]_i_10_n_0 }));
  FDRE \reg_out_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[29]),
        .Q(\reg_out_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[2]),
        .Q(\reg_out_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[30]),
        .Q(\reg_out_reg_n_0_[30] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[31]),
        .Q(\reg_out_reg_n_0_[31] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[31]_i_3 
       (.CI(\reg_out_reg[28]_i_4_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\reg_pc_reg_n_0_[30] ,\reg_pc_reg_n_0_[29] }),
        .O({\reg_out_reg[31]_i_3_n_5 ,\reg_out_reg[31]_i_3_n_6 ,\reg_out_reg[31]_i_3_n_7 }),
        .S({\<const0> ,\reg_out[31]_i_7_n_0 ,\reg_out[31]_i_8_n_0 ,\reg_out[31]_i_9_n_0 }));
  FDRE \reg_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[3]),
        .Q(\reg_out_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[4]),
        .Q(\reg_out_reg_n_0_[4] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[4]_i_3 
       (.CI(\<const0> ),
        .CO({\reg_out_reg[4]_i_3_n_0 ,\NLW_reg_out_reg[4]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[4] ,\reg_pc_reg_n_0_[3] ,\reg_pc_reg_n_0_[2] ,\reg_pc_reg_n_0_[1] }),
        .O({\reg_out_reg[4]_i_3_n_4 ,\reg_out_reg[4]_i_3_n_5 ,\reg_out_reg[4]_i_3_n_6 ,\NLW_reg_out_reg[4]_i_3_O_UNCONNECTED [0]}),
        .S({\reg_out[4]_i_6_n_0 ,\reg_out[4]_i_7_n_0 ,\reg_out[4]_i_8_n_0 ,\reg_out[4]_i_9_n_0 }));
  FDRE \reg_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[5]),
        .Q(\reg_out_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[6]),
        .Q(\reg_out_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[7]),
        .Q(\reg_out_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[8]),
        .Q(\reg_out_reg_n_0_[8] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[8]_i_4 
       (.CI(\reg_out_reg[4]_i_3_n_0 ),
        .CO({\reg_out_reg[8]_i_4_n_0 ,\NLW_reg_out_reg[8]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[8] ,\reg_pc_reg_n_0_[7] ,\reg_pc_reg_n_0_[6] ,\reg_pc_reg_n_0_[5] }),
        .O({\reg_out_reg[8]_i_4_n_4 ,\reg_out_reg[8]_i_4_n_5 ,\reg_out_reg[8]_i_4_n_6 ,\reg_out_reg[8]_i_4_n_7 }),
        .S({\reg_out[8]_i_7_n_0 ,\reg_out[8]_i_8_n_0 ,\reg_out[8]_i_9_n_0 ,\reg_out[8]_i_10_n_0 }));
  FDRE \reg_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[9]),
        .Q(\reg_out_reg_n_0_[9] ),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[10]_i_1 
       (.I0(reg_next_pc_reg[10]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[10]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[10] ),
        .O(current_pc[10]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[11]_i_1 
       (.I0(reg_next_pc_reg[11]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[11]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[11] ),
        .O(current_pc[11]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[12]_i_1 
       (.I0(reg_next_pc_reg[12]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[12]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[12] ),
        .O(current_pc[12]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[13]_i_1 
       (.I0(reg_next_pc_reg[13]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[13]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[13] ),
        .O(current_pc[13]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[14]_i_1 
       (.I0(reg_next_pc_reg[14]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[14]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[14] ),
        .O(current_pc[14]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[15]_i_1 
       (.I0(reg_next_pc_reg[15]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[15]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[15] ),
        .O(current_pc[15]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[16]_i_1 
       (.I0(reg_next_pc_reg[16]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[16]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[16] ),
        .O(current_pc[16]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[17]_i_1 
       (.I0(reg_next_pc_reg[17]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[17]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[17] ),
        .O(current_pc[17]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[18]_i_1 
       (.I0(reg_next_pc_reg[18]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[18]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[18] ),
        .O(current_pc[18]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[19]_i_1 
       (.I0(reg_next_pc_reg[19]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[19]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[19] ),
        .O(current_pc[19]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[1]_i_1 
       (.I0(reg_next_pc_reg[1]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[1]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[1] ),
        .O(current_pc[1]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[20]_i_1 
       (.I0(reg_next_pc_reg[20]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[20]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[20] ),
        .O(current_pc[20]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[21]_i_1 
       (.I0(reg_next_pc_reg[21]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[21]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[21] ),
        .O(current_pc[21]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[22]_i_1 
       (.I0(reg_next_pc_reg[22]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[22]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[22] ),
        .O(current_pc[22]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[23]_i_1 
       (.I0(reg_next_pc_reg[23]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[23]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[23] ),
        .O(current_pc[23]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[24]_i_1 
       (.I0(reg_next_pc_reg[24]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[24]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[24] ),
        .O(current_pc[24]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[25]_i_1 
       (.I0(reg_next_pc_reg[25]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[25]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[25] ),
        .O(current_pc[25]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[26]_i_1 
       (.I0(reg_next_pc_reg[26]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[26]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[26] ),
        .O(current_pc[26]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[27]_i_1 
       (.I0(reg_next_pc_reg[27]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[27]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[27] ),
        .O(current_pc[27]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[28]_i_1 
       (.I0(reg_next_pc_reg[28]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[28]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[28] ),
        .O(current_pc[28]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[29]_i_1 
       (.I0(reg_next_pc_reg[29]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[29]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[29] ),
        .O(current_pc[29]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[2]_i_1 
       (.I0(reg_next_pc_reg[2]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[2]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[2] ),
        .O(current_pc[2]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[30]_i_1 
       (.I0(reg_next_pc_reg[30]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[30]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[30] ),
        .O(current_pc[30]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \reg_pc[31]_i_1 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\cpu_state_reg_n_0_[1] ),
        .I3(\cpu_state_reg[6]_0 [2]),
        .I4(\cpu_state_reg[6]_0 [0]),
        .I5(\cpu_state_reg_n_0_[7] ),
        .O(reg_pc));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[31]_i_2 
       (.I0(reg_next_pc_reg[31]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[31]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[31] ),
        .O(current_pc[31]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[3]_i_1 
       (.I0(reg_next_pc_reg[3]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[3]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[3] ),
        .O(current_pc[3]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[4]_i_1 
       (.I0(reg_next_pc_reg[4]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[4]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[4] ),
        .O(current_pc[4]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[5]_i_1 
       (.I0(reg_next_pc_reg[5]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[5]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[5] ),
        .O(current_pc[5]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[6]_i_1 
       (.I0(reg_next_pc_reg[6]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[6]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[6] ),
        .O(current_pc[6]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[7]_i_1 
       (.I0(reg_next_pc_reg[7]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[7]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[7] ),
        .O(current_pc[7]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[8]_i_1 
       (.I0(reg_next_pc_reg[8]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[8]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[8] ),
        .O(current_pc[8]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[9]_i_1 
       (.I0(reg_next_pc_reg[9]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[9]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_0_[9] ),
        .O(current_pc[9]));
  FDRE \reg_pc_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[10]),
        .Q(\reg_pc_reg_n_0_[10] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[11]),
        .Q(\reg_pc_reg_n_0_[11] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[12]),
        .Q(\reg_pc_reg_n_0_[12] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[13]),
        .Q(\reg_pc_reg_n_0_[13] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[14]),
        .Q(\reg_pc_reg_n_0_[14] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[15]),
        .Q(\reg_pc_reg_n_0_[15] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[16]),
        .Q(\reg_pc_reg_n_0_[16] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[17]),
        .Q(\reg_pc_reg_n_0_[17] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[18]),
        .Q(\reg_pc_reg_n_0_[18] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[19]),
        .Q(\reg_pc_reg_n_0_[19] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[1]),
        .Q(\reg_pc_reg_n_0_[1] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[20]),
        .Q(\reg_pc_reg_n_0_[20] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[21]),
        .Q(\reg_pc_reg_n_0_[21] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[22]),
        .Q(\reg_pc_reg_n_0_[22] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[23]),
        .Q(\reg_pc_reg_n_0_[23] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[24]),
        .Q(\reg_pc_reg_n_0_[24] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[25]),
        .Q(\reg_pc_reg_n_0_[25] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[26]),
        .Q(\reg_pc_reg_n_0_[26] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[27]),
        .Q(\reg_pc_reg_n_0_[27] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[28]),
        .Q(\reg_pc_reg_n_0_[28] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[29]),
        .Q(\reg_pc_reg_n_0_[29] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[2]),
        .Q(\reg_pc_reg_n_0_[2] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[30]),
        .Q(\reg_pc_reg_n_0_[30] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[31]),
        .Q(\reg_pc_reg_n_0_[31] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[3]),
        .Q(\reg_pc_reg_n_0_[3] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[4]),
        .Q(\reg_pc_reg_n_0_[4] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[5]),
        .Q(\reg_pc_reg_n_0_[5] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[6]),
        .Q(\reg_pc_reg_n_0_[6] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[7]),
        .Q(\reg_pc_reg_n_0_[7] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[8]),
        .Q(\reg_pc_reg_n_0_[8] ),
        .R(\active_reg[1] ));
  FDRE \reg_pc_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[9]),
        .Q(\reg_pc_reg_n_0_[9] ),
        .R(\active_reg[1] ));
  LUT5 #(
    .INIT(32'h00008000)) 
    rst_soft_i_1
       (.I0(cpu_rst_req_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_1_in[0]),
        .I4(\bit_duration[15]_i_4_n_0 ),
        .O(rst_soft));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \s_sel_reg[0]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(p_2_in[30]),
        .I2(p_2_in[31]),
        .O(mem_instr_reg_4));
  LUT3 #(
    .INIT(8'h04)) 
    \s_sel_reg[0]_i_1__0 
       (.I0(mem_instr_reg_0),
        .I1(p_2_in[30]),
        .I2(p_2_in[31]),
        .O(mem_instr_reg_3));
  LUT2 #(
    .INIT(4'h2)) 
    \s_sel_reg[0]_i_1__1 
       (.I0(p_2_in[31]),
        .I1(mem_instr_reg_0),
        .O(\mem_addr_reg[31]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_sel_reg[0]_i_1__2 
       (.I0(mem_instr_reg_0),
        .I1(p_2_in[31]),
        .O(s_sel_reg0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \send_bitcnt[0]_i_1 
       (.I0(\mem_addr_reg[2]_0 ),
        .I1(\send_bitcnt_reg[0]_0 ),
        .O(\send_bitcnt_reg[0] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \send_counter[0]_i_2 
       (.I0(cpu_rst_req_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\bit_duration[15]_i_4_n_0 ),
        .O(\mem_addr_reg[2]_1 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \send_counter[15]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\bit_duration[15]_i_4_n_0 ),
        .I3(\send_bitcnt_reg[0]_1 ),
        .O(\mem_addr_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \send_pattern[0]_i_1 
       (.I0(\mem_addr_reg[2]_0 ),
        .I1(\send_pattern_reg[7] [0]),
        .O(\mem_wdata_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_pattern[1]_i_1 
       (.I0(\send_pattern_reg[7] [1]),
        .I1(\mem_addr_reg[2]_0 ),
        .I2(p_1_in[0]),
        .I3(\mem_addr_reg[2]_1 ),
        .O(\mem_wdata_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_pattern[2]_i_1 
       (.I0(\send_pattern_reg[7] [2]),
        .I1(\mem_addr_reg[2]_0 ),
        .I2(p_1_in[1]),
        .I3(\mem_addr_reg[2]_1 ),
        .O(\mem_wdata_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_pattern[3]_i_1 
       (.I0(\send_pattern_reg[7] [3]),
        .I1(\mem_addr_reg[2]_0 ),
        .I2(p_1_in[2]),
        .I3(\mem_addr_reg[2]_1 ),
        .O(\mem_wdata_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \send_pattern[4]_i_1 
       (.I0(\send_pattern_reg[7] [4]),
        .I1(\mem_addr_reg[2]_0 ),
        .I2(p_1_in[3]),
        .I3(\mem_addr_reg[2]_1 ),
        .O(\mem_wdata_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \send_pattern[5]_i_1 
       (.I0(\send_pattern_reg[7] [5]),
        .I1(\mem_addr_reg[2]_0 ),
        .I2(p_1_in[4]),
        .I3(\mem_addr_reg[2]_1 ),
        .O(\mem_wdata_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \send_pattern[6]_i_1 
       (.I0(\send_pattern_reg[7] [6]),
        .I1(\mem_addr_reg[2]_0 ),
        .I2(p_1_in[5]),
        .I3(\mem_addr_reg[2]_1 ),
        .O(\mem_wdata_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \send_pattern[7]_i_1 
       (.I0(\send_pattern_reg[7] [7]),
        .I1(\mem_addr_reg[2]_0 ),
        .I2(p_1_in[6]),
        .I3(\mem_addr_reg[2]_1 ),
        .O(\mem_wdata_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \send_pattern[8]_i_1 
       (.I0(\mem_addr_reg[2]_0 ),
        .I1(p_1_in[7]),
        .O(\mem_wdata_reg[7]_0 [8]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    trap_i_1
       (.I0(\cpu_state_reg[6]_0 [1]),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_0_[1] ),
        .I3(\cpu_state_reg_n_0_[5] ),
        .I4(\cpu_state_reg[6]_0 [2]),
        .I5(\cpu_state_reg_n_0_[7] ),
        .O(trap_i_1_n_0));
  FDRE trap_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(trap_i_1_n_0),
        .Q(trap_reg_0),
        .R(\active_reg[1] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    tx_en_i_1
       (.I0(p_1_in[0]),
        .I1(tx_en_i_2_n_0),
        .I2(mem_valid_reg_0),
        .I3(mem_instr_reg_6),
        .I4(tx_en),
        .O(\mem_wdata_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    tx_en_i_2
       (.I0(\mem_wstrb_reg[1]_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(cpu_rst_req_reg),
        .O(tx_en_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wstrb_reg_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(\mem_wstrb_reg[1]_0 ));
endmodule

module picorv32_pcpi_div
   (pcpi_div_ready,
    \cpu_state_reg[3] ,
    \quotient_msk_reg[16]_0 ,
    mem_do_rinst_reg,
    pcpi_ready_reg_0,
    D,
    \cpu_state_reg[6] ,
    SS,
    \pcpi_rd_reg[31]_0 ,
    clk_IBUF_BUFG,
    Q,
    \cpu_state_reg[6]_0 ,
    \cpu_state_reg[7] ,
    \cpu_state_reg[7]_0 ,
    instr_remu_reg_0,
    boot_reset,
    sys_rst_int,
    \pcpi_timeout_counter_reg[0] ,
    \dividend_reg[31]_0 ,
    \divisor_reg[62]_0 ,
    mem_do_rinst_reg_0,
    mem_do_rinst0,
    mem_do_rinst_reg_1,
    mem_do_rinst_reg_2,
    mem_do_rinst_reg_3,
    \cpu_state_reg[6]_1 ,
    \cpu_state_reg[6]_2 ,
    latched_store_reg,
    latched_store_reg_0,
    mem_do_rinst_reg_4,
    mem_do_rinst_reg_5,
    is_lui_auipc_jal,
    \quotient_msk_reg[31]_0 );
  output pcpi_div_ready;
  output \cpu_state_reg[3] ;
  output \quotient_msk_reg[16]_0 ;
  output mem_do_rinst_reg;
  output pcpi_ready_reg_0;
  output [1:0]D;
  output \cpu_state_reg[6] ;
  output [0:0]SS;
  output [31:0]\pcpi_rd_reg[31]_0 ;
  input clk_IBUF_BUFG;
  input [2:0]Q;
  input \cpu_state_reg[6]_0 ;
  input \cpu_state_reg[7] ;
  input [0:0]\cpu_state_reg[7]_0 ;
  input [16:0]instr_remu_reg_0;
  input boot_reset;
  input sys_rst_int;
  input \pcpi_timeout_counter_reg[0] ;
  input [31:0]\dividend_reg[31]_0 ;
  input [31:0]\divisor_reg[62]_0 ;
  input mem_do_rinst_reg_0;
  input mem_do_rinst0;
  input mem_do_rinst_reg_1;
  input mem_do_rinst_reg_2;
  input mem_do_rinst_reg_3;
  input \cpu_state_reg[6]_1 ;
  input \cpu_state_reg[6]_2 ;
  input latched_store_reg;
  input latched_store_reg_0;
  input mem_do_rinst_reg_4;
  input mem_do_rinst_reg_5;
  input is_lui_auipc_jal;
  input [0:0]\quotient_msk_reg[31]_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire boot_reset;
  wire clk_IBUF_BUFG;
  wire \cpu_state_reg[3] ;
  wire \cpu_state_reg[6] ;
  wire \cpu_state_reg[6]_0 ;
  wire \cpu_state_reg[6]_1 ;
  wire \cpu_state_reg[6]_2 ;
  wire \cpu_state_reg[7] ;
  wire [0:0]\cpu_state_reg[7]_0 ;
  wire dividend;
  wire [31:1]dividend1;
  wire dividend2;
  wire \dividend[11]_i_2_n_0 ;
  wire \dividend[11]_i_3_n_0 ;
  wire \dividend[11]_i_4_n_0 ;
  wire \dividend[11]_i_5_n_0 ;
  wire \dividend[11]_i_6_n_0 ;
  wire \dividend[11]_i_7_n_0 ;
  wire \dividend[11]_i_8_n_0 ;
  wire \dividend[11]_i_9_n_0 ;
  wire \dividend[15]_i_2_n_0 ;
  wire \dividend[15]_i_3_n_0 ;
  wire \dividend[15]_i_4_n_0 ;
  wire \dividend[15]_i_5_n_0 ;
  wire \dividend[15]_i_6_n_0 ;
  wire \dividend[15]_i_7_n_0 ;
  wire \dividend[15]_i_8_n_0 ;
  wire \dividend[15]_i_9_n_0 ;
  wire \dividend[19]_i_2_n_0 ;
  wire \dividend[19]_i_3_n_0 ;
  wire \dividend[19]_i_4_n_0 ;
  wire \dividend[19]_i_5_n_0 ;
  wire \dividend[19]_i_6_n_0 ;
  wire \dividend[19]_i_7_n_0 ;
  wire \dividend[19]_i_8_n_0 ;
  wire \dividend[19]_i_9_n_0 ;
  wire \dividend[23]_i_2_n_0 ;
  wire \dividend[23]_i_3_n_0 ;
  wire \dividend[23]_i_4_n_0 ;
  wire \dividend[23]_i_5_n_0 ;
  wire \dividend[23]_i_6_n_0 ;
  wire \dividend[23]_i_7_n_0 ;
  wire \dividend[23]_i_8_n_0 ;
  wire \dividend[23]_i_9_n_0 ;
  wire \dividend[27]_i_2_n_0 ;
  wire \dividend[27]_i_3_n_0 ;
  wire \dividend[27]_i_4_n_0 ;
  wire \dividend[27]_i_5_n_0 ;
  wire \dividend[27]_i_6_n_0 ;
  wire \dividend[27]_i_7_n_0 ;
  wire \dividend[27]_i_8_n_0 ;
  wire \dividend[27]_i_9_n_0 ;
  wire \dividend[31]_i_10_n_0 ;
  wire \dividend[31]_i_12_n_0 ;
  wire \dividend[31]_i_13_n_0 ;
  wire \dividend[31]_i_14_n_0 ;
  wire \dividend[31]_i_15_n_0 ;
  wire \dividend[31]_i_20_n_0 ;
  wire \dividend[31]_i_21_n_0 ;
  wire \dividend[31]_i_22_n_0 ;
  wire \dividend[31]_i_23_n_0 ;
  wire \dividend[31]_i_32_n_0 ;
  wire \dividend[31]_i_33_n_0 ;
  wire \dividend[31]_i_34_n_0 ;
  wire \dividend[31]_i_35_n_0 ;
  wire \dividend[31]_i_37_n_0 ;
  wire \dividend[31]_i_38_n_0 ;
  wire \dividend[31]_i_39_n_0 ;
  wire \dividend[31]_i_40_n_0 ;
  wire \dividend[31]_i_42_n_0 ;
  wire \dividend[31]_i_43_n_0 ;
  wire \dividend[31]_i_44_n_0 ;
  wire \dividend[31]_i_45_n_0 ;
  wire \dividend[31]_i_46_n_0 ;
  wire \dividend[31]_i_47_n_0 ;
  wire \dividend[31]_i_48_n_0 ;
  wire \dividend[31]_i_49_n_0 ;
  wire \dividend[31]_i_4_n_0 ;
  wire \dividend[31]_i_51_n_0 ;
  wire \dividend[31]_i_52_n_0 ;
  wire \dividend[31]_i_53_n_0 ;
  wire \dividend[31]_i_54_n_0 ;
  wire \dividend[31]_i_55_n_0 ;
  wire \dividend[31]_i_56_n_0 ;
  wire \dividend[31]_i_57_n_0 ;
  wire \dividend[31]_i_58_n_0 ;
  wire \dividend[31]_i_5_n_0 ;
  wire \dividend[31]_i_60_n_0 ;
  wire \dividend[31]_i_61_n_0 ;
  wire \dividend[31]_i_62_n_0 ;
  wire \dividend[31]_i_63_n_0 ;
  wire \dividend[31]_i_64_n_0 ;
  wire \dividend[31]_i_65_n_0 ;
  wire \dividend[31]_i_66_n_0 ;
  wire \dividend[31]_i_67_n_0 ;
  wire \dividend[31]_i_68_n_0 ;
  wire \dividend[31]_i_69_n_0 ;
  wire \dividend[31]_i_6_n_0 ;
  wire \dividend[31]_i_70_n_0 ;
  wire \dividend[31]_i_71_n_0 ;
  wire \dividend[31]_i_72_n_0 ;
  wire \dividend[31]_i_73_n_0 ;
  wire \dividend[31]_i_74_n_0 ;
  wire \dividend[31]_i_75_n_0 ;
  wire \dividend[31]_i_7_n_0 ;
  wire \dividend[31]_i_8_n_0 ;
  wire \dividend[31]_i_9_n_0 ;
  wire \dividend[3]_i_10_n_0 ;
  wire \dividend[3]_i_2_n_0 ;
  wire \dividend[3]_i_3_n_0 ;
  wire \dividend[3]_i_4_n_0 ;
  wire \dividend[3]_i_5_n_0 ;
  wire \dividend[3]_i_6_n_0 ;
  wire \dividend[3]_i_7_n_0 ;
  wire \dividend[3]_i_8_n_0 ;
  wire \dividend[3]_i_9_n_0 ;
  wire \dividend[7]_i_2_n_0 ;
  wire \dividend[7]_i_3_n_0 ;
  wire \dividend[7]_i_4_n_0 ;
  wire \dividend[7]_i_5_n_0 ;
  wire \dividend[7]_i_6_n_0 ;
  wire \dividend[7]_i_7_n_0 ;
  wire \dividend[7]_i_8_n_0 ;
  wire \dividend[7]_i_9_n_0 ;
  wire \dividend_reg[11]_i_10_n_0 ;
  wire \dividend_reg[11]_i_1_n_0 ;
  wire \dividend_reg[11]_i_1_n_4 ;
  wire \dividend_reg[11]_i_1_n_5 ;
  wire \dividend_reg[11]_i_1_n_6 ;
  wire \dividend_reg[11]_i_1_n_7 ;
  wire \dividend_reg[15]_i_10_n_0 ;
  wire \dividend_reg[15]_i_1_n_0 ;
  wire \dividend_reg[15]_i_1_n_4 ;
  wire \dividend_reg[15]_i_1_n_5 ;
  wire \dividend_reg[15]_i_1_n_6 ;
  wire \dividend_reg[15]_i_1_n_7 ;
  wire \dividend_reg[19]_i_10_n_0 ;
  wire \dividend_reg[19]_i_1_n_0 ;
  wire \dividend_reg[19]_i_1_n_4 ;
  wire \dividend_reg[19]_i_1_n_5 ;
  wire \dividend_reg[19]_i_1_n_6 ;
  wire \dividend_reg[19]_i_1_n_7 ;
  wire \dividend_reg[23]_i_10_n_0 ;
  wire \dividend_reg[23]_i_1_n_0 ;
  wire \dividend_reg[23]_i_1_n_4 ;
  wire \dividend_reg[23]_i_1_n_5 ;
  wire \dividend_reg[23]_i_1_n_6 ;
  wire \dividend_reg[23]_i_1_n_7 ;
  wire \dividend_reg[27]_i_10_n_0 ;
  wire \dividend_reg[27]_i_1_n_0 ;
  wire \dividend_reg[27]_i_1_n_4 ;
  wire \dividend_reg[27]_i_1_n_5 ;
  wire \dividend_reg[27]_i_1_n_6 ;
  wire \dividend_reg[27]_i_1_n_7 ;
  wire [31:0]\dividend_reg[31]_0 ;
  wire \dividend_reg[31]_i_11_n_0 ;
  wire \dividend_reg[31]_i_18_n_0 ;
  wire \dividend_reg[31]_i_19_n_0 ;
  wire \dividend_reg[31]_i_2_n_4 ;
  wire \dividend_reg[31]_i_2_n_5 ;
  wire \dividend_reg[31]_i_2_n_6 ;
  wire \dividend_reg[31]_i_2_n_7 ;
  wire \dividend_reg[31]_i_31_n_0 ;
  wire \dividend_reg[31]_i_36_n_0 ;
  wire \dividend_reg[31]_i_3_n_0 ;
  wire \dividend_reg[31]_i_41_n_0 ;
  wire \dividend_reg[31]_i_50_n_0 ;
  wire \dividend_reg[31]_i_59_n_0 ;
  wire \dividend_reg[3]_i_1_n_0 ;
  wire \dividend_reg[3]_i_1_n_4 ;
  wire \dividend_reg[3]_i_1_n_5 ;
  wire \dividend_reg[3]_i_1_n_6 ;
  wire \dividend_reg[3]_i_1_n_7 ;
  wire \dividend_reg[7]_i_10_n_0 ;
  wire \dividend_reg[7]_i_1_n_0 ;
  wire \dividend_reg[7]_i_1_n_4 ;
  wire \dividend_reg[7]_i_1_n_5 ;
  wire \dividend_reg[7]_i_1_n_6 ;
  wire \dividend_reg[7]_i_1_n_7 ;
  wire \dividend_reg_n_0_[0] ;
  wire \dividend_reg_n_0_[10] ;
  wire \dividend_reg_n_0_[11] ;
  wire \dividend_reg_n_0_[12] ;
  wire \dividend_reg_n_0_[13] ;
  wire \dividend_reg_n_0_[14] ;
  wire \dividend_reg_n_0_[15] ;
  wire \dividend_reg_n_0_[16] ;
  wire \dividend_reg_n_0_[17] ;
  wire \dividend_reg_n_0_[18] ;
  wire \dividend_reg_n_0_[19] ;
  wire \dividend_reg_n_0_[1] ;
  wire \dividend_reg_n_0_[20] ;
  wire \dividend_reg_n_0_[21] ;
  wire \dividend_reg_n_0_[22] ;
  wire \dividend_reg_n_0_[23] ;
  wire \dividend_reg_n_0_[24] ;
  wire \dividend_reg_n_0_[25] ;
  wire \dividend_reg_n_0_[26] ;
  wire \dividend_reg_n_0_[27] ;
  wire \dividend_reg_n_0_[28] ;
  wire \dividend_reg_n_0_[29] ;
  wire \dividend_reg_n_0_[2] ;
  wire \dividend_reg_n_0_[30] ;
  wire \dividend_reg_n_0_[31] ;
  wire \dividend_reg_n_0_[3] ;
  wire \dividend_reg_n_0_[4] ;
  wire \dividend_reg_n_0_[5] ;
  wire \dividend_reg_n_0_[6] ;
  wire \dividend_reg_n_0_[7] ;
  wire \dividend_reg_n_0_[8] ;
  wire \dividend_reg_n_0_[9] ;
  wire divisor;
  wire [31:1]divisor2;
  wire \divisor[30]_i_1_n_0 ;
  wire \divisor[31]_i_1_n_0 ;
  wire \divisor[32]_i_1_n_0 ;
  wire \divisor[33]_i_1_n_0 ;
  wire \divisor[34]_i_1_n_0 ;
  wire \divisor[35]_i_1_n_0 ;
  wire \divisor[36]_i_1_n_0 ;
  wire \divisor[37]_i_1_n_0 ;
  wire \divisor[38]_i_1_n_0 ;
  wire \divisor[39]_i_1_n_0 ;
  wire \divisor[40]_i_1_n_0 ;
  wire \divisor[41]_i_1_n_0 ;
  wire \divisor[42]_i_1_n_0 ;
  wire \divisor[43]_i_1_n_0 ;
  wire \divisor[44]_i_1_n_0 ;
  wire \divisor[45]_i_1_n_0 ;
  wire \divisor[46]_i_1_n_0 ;
  wire \divisor[47]_i_1_n_0 ;
  wire \divisor[48]_i_1_n_0 ;
  wire \divisor[49]_i_1_n_0 ;
  wire \divisor[50]_i_1_n_0 ;
  wire \divisor[51]_i_1_n_0 ;
  wire \divisor[52]_i_1_n_0 ;
  wire \divisor[53]_i_1_n_0 ;
  wire \divisor[54]_i_1_n_0 ;
  wire \divisor[55]_i_1_n_0 ;
  wire \divisor[56]_i_1_n_0 ;
  wire \divisor[57]_i_1_n_0 ;
  wire \divisor[58]_i_1_n_0 ;
  wire \divisor[59]_i_1_n_0 ;
  wire \divisor[60]_i_1_n_0 ;
  wire \divisor[61]_i_1_n_0 ;
  wire \divisor[61]_i_3_n_0 ;
  wire \divisor[61]_i_4_n_0 ;
  wire \divisor[62]_i_2_n_0 ;
  wire \divisor_reg[35]_i_2_n_0 ;
  wire \divisor_reg[39]_i_2_n_0 ;
  wire \divisor_reg[43]_i_2_n_0 ;
  wire \divisor_reg[47]_i_2_n_0 ;
  wire \divisor_reg[51]_i_2_n_0 ;
  wire \divisor_reg[55]_i_2_n_0 ;
  wire \divisor_reg[59]_i_2_n_0 ;
  wire [31:0]\divisor_reg[62]_0 ;
  wire \divisor_reg_n_0_[0] ;
  wire \divisor_reg_n_0_[10] ;
  wire \divisor_reg_n_0_[11] ;
  wire \divisor_reg_n_0_[12] ;
  wire \divisor_reg_n_0_[13] ;
  wire \divisor_reg_n_0_[14] ;
  wire \divisor_reg_n_0_[15] ;
  wire \divisor_reg_n_0_[16] ;
  wire \divisor_reg_n_0_[17] ;
  wire \divisor_reg_n_0_[18] ;
  wire \divisor_reg_n_0_[19] ;
  wire \divisor_reg_n_0_[1] ;
  wire \divisor_reg_n_0_[20] ;
  wire \divisor_reg_n_0_[21] ;
  wire \divisor_reg_n_0_[22] ;
  wire \divisor_reg_n_0_[23] ;
  wire \divisor_reg_n_0_[24] ;
  wire \divisor_reg_n_0_[25] ;
  wire \divisor_reg_n_0_[26] ;
  wire \divisor_reg_n_0_[27] ;
  wire \divisor_reg_n_0_[28] ;
  wire \divisor_reg_n_0_[29] ;
  wire \divisor_reg_n_0_[2] ;
  wire \divisor_reg_n_0_[30] ;
  wire \divisor_reg_n_0_[31] ;
  wire \divisor_reg_n_0_[32] ;
  wire \divisor_reg_n_0_[33] ;
  wire \divisor_reg_n_0_[34] ;
  wire \divisor_reg_n_0_[35] ;
  wire \divisor_reg_n_0_[36] ;
  wire \divisor_reg_n_0_[37] ;
  wire \divisor_reg_n_0_[38] ;
  wire \divisor_reg_n_0_[39] ;
  wire \divisor_reg_n_0_[3] ;
  wire \divisor_reg_n_0_[40] ;
  wire \divisor_reg_n_0_[41] ;
  wire \divisor_reg_n_0_[42] ;
  wire \divisor_reg_n_0_[43] ;
  wire \divisor_reg_n_0_[44] ;
  wire \divisor_reg_n_0_[45] ;
  wire \divisor_reg_n_0_[46] ;
  wire \divisor_reg_n_0_[47] ;
  wire \divisor_reg_n_0_[48] ;
  wire \divisor_reg_n_0_[49] ;
  wire \divisor_reg_n_0_[4] ;
  wire \divisor_reg_n_0_[50] ;
  wire \divisor_reg_n_0_[51] ;
  wire \divisor_reg_n_0_[52] ;
  wire \divisor_reg_n_0_[53] ;
  wire \divisor_reg_n_0_[54] ;
  wire \divisor_reg_n_0_[55] ;
  wire \divisor_reg_n_0_[56] ;
  wire \divisor_reg_n_0_[57] ;
  wire \divisor_reg_n_0_[58] ;
  wire \divisor_reg_n_0_[59] ;
  wire \divisor_reg_n_0_[5] ;
  wire \divisor_reg_n_0_[60] ;
  wire \divisor_reg_n_0_[61] ;
  wire \divisor_reg_n_0_[62] ;
  wire \divisor_reg_n_0_[6] ;
  wire \divisor_reg_n_0_[7] ;
  wire \divisor_reg_n_0_[8] ;
  wire \divisor_reg_n_0_[9] ;
  wire instr_div_i_1_n_0;
  wire instr_divu_i_1_n_0;
  wire instr_rem_i_1_n_0;
  wire instr_rem_i_2_n_0;
  wire instr_rem_i_3_n_0;
  wire instr_rem_i_4_n_0;
  wire instr_rem_i_5_n_0;
  wire instr_remu;
  wire instr_remu_i_1_n_0;
  wire [16:0]instr_remu_reg_0;
  wire is_lui_auipc_jal;
  wire latched_store_reg;
  wire latched_store_reg_0;
  wire mem_do_rinst0;
  wire mem_do_rinst5_out;
  wire mem_do_rinst_i_4_n_0;
  wire mem_do_rinst_reg;
  wire mem_do_rinst_reg_0;
  wire mem_do_rinst_reg_1;
  wire mem_do_rinst_reg_2;
  wire mem_do_rinst_reg_3;
  wire mem_do_rinst_reg_4;
  wire mem_do_rinst_reg_5;
  wire outsign0;
  wire outsign2;
  wire outsign_i_10_n_0;
  wire outsign_i_1_n_0;
  wire outsign_i_4_n_0;
  wire outsign_i_5_n_0;
  wire outsign_i_6_n_0;
  wire outsign_i_7_n_0;
  wire outsign_i_8_n_0;
  wire outsign_i_9_n_0;
  wire outsign_reg_n_0;
  wire [3:1]p_0_in;
  wire [31:0]p_0_in__0;
  wire [31:0]p_0_out;
  wire pcpi_div_ready;
  wire pcpi_div_wait;
  wire pcpi_rd1;
  wire [31:1]pcpi_rd10_in;
  wire \pcpi_rd[0]_i_1_n_0 ;
  wire \pcpi_rd[10]_i_1_n_0 ;
  wire \pcpi_rd[11]_i_1_n_0 ;
  wire \pcpi_rd[12]_i_10_n_0 ;
  wire \pcpi_rd[12]_i_11_n_0 ;
  wire \pcpi_rd[12]_i_1_n_0 ;
  wire \pcpi_rd[12]_i_4_n_0 ;
  wire \pcpi_rd[12]_i_5_n_0 ;
  wire \pcpi_rd[12]_i_6_n_0 ;
  wire \pcpi_rd[12]_i_7_n_0 ;
  wire \pcpi_rd[12]_i_8_n_0 ;
  wire \pcpi_rd[12]_i_9_n_0 ;
  wire \pcpi_rd[13]_i_1_n_0 ;
  wire \pcpi_rd[14]_i_1_n_0 ;
  wire \pcpi_rd[15]_i_1_n_0 ;
  wire \pcpi_rd[16]_i_10_n_0 ;
  wire \pcpi_rd[16]_i_11_n_0 ;
  wire \pcpi_rd[16]_i_1_n_0 ;
  wire \pcpi_rd[16]_i_4_n_0 ;
  wire \pcpi_rd[16]_i_5_n_0 ;
  wire \pcpi_rd[16]_i_6_n_0 ;
  wire \pcpi_rd[16]_i_7_n_0 ;
  wire \pcpi_rd[16]_i_8_n_0 ;
  wire \pcpi_rd[16]_i_9_n_0 ;
  wire \pcpi_rd[17]_i_1_n_0 ;
  wire \pcpi_rd[18]_i_1_n_0 ;
  wire \pcpi_rd[19]_i_1_n_0 ;
  wire \pcpi_rd[1]_i_1_n_0 ;
  wire \pcpi_rd[20]_i_10_n_0 ;
  wire \pcpi_rd[20]_i_11_n_0 ;
  wire \pcpi_rd[20]_i_1_n_0 ;
  wire \pcpi_rd[20]_i_4_n_0 ;
  wire \pcpi_rd[20]_i_5_n_0 ;
  wire \pcpi_rd[20]_i_6_n_0 ;
  wire \pcpi_rd[20]_i_7_n_0 ;
  wire \pcpi_rd[20]_i_8_n_0 ;
  wire \pcpi_rd[20]_i_9_n_0 ;
  wire \pcpi_rd[21]_i_1_n_0 ;
  wire \pcpi_rd[22]_i_1_n_0 ;
  wire \pcpi_rd[23]_i_1_n_0 ;
  wire \pcpi_rd[24]_i_10_n_0 ;
  wire \pcpi_rd[24]_i_11_n_0 ;
  wire \pcpi_rd[24]_i_1_n_0 ;
  wire \pcpi_rd[24]_i_4_n_0 ;
  wire \pcpi_rd[24]_i_5_n_0 ;
  wire \pcpi_rd[24]_i_6_n_0 ;
  wire \pcpi_rd[24]_i_7_n_0 ;
  wire \pcpi_rd[24]_i_8_n_0 ;
  wire \pcpi_rd[24]_i_9_n_0 ;
  wire \pcpi_rd[25]_i_1_n_0 ;
  wire \pcpi_rd[26]_i_1_n_0 ;
  wire \pcpi_rd[27]_i_1_n_0 ;
  wire \pcpi_rd[28]_i_10_n_0 ;
  wire \pcpi_rd[28]_i_11_n_0 ;
  wire \pcpi_rd[28]_i_1_n_0 ;
  wire \pcpi_rd[28]_i_4_n_0 ;
  wire \pcpi_rd[28]_i_5_n_0 ;
  wire \pcpi_rd[28]_i_6_n_0 ;
  wire \pcpi_rd[28]_i_7_n_0 ;
  wire \pcpi_rd[28]_i_8_n_0 ;
  wire \pcpi_rd[28]_i_9_n_0 ;
  wire \pcpi_rd[29]_i_1_n_0 ;
  wire \pcpi_rd[2]_i_1_n_0 ;
  wire \pcpi_rd[30]_i_1_n_0 ;
  wire \pcpi_rd[31]_i_10_n_0 ;
  wire \pcpi_rd[31]_i_1_n_0 ;
  wire \pcpi_rd[31]_i_5_n_0 ;
  wire \pcpi_rd[31]_i_6_n_0 ;
  wire \pcpi_rd[31]_i_7_n_0 ;
  wire \pcpi_rd[31]_i_8_n_0 ;
  wire \pcpi_rd[31]_i_9_n_0 ;
  wire \pcpi_rd[3]_i_1_n_0 ;
  wire \pcpi_rd[4]_i_10_n_0 ;
  wire \pcpi_rd[4]_i_11_n_0 ;
  wire \pcpi_rd[4]_i_12_n_0 ;
  wire \pcpi_rd[4]_i_13_n_0 ;
  wire \pcpi_rd[4]_i_1_n_0 ;
  wire \pcpi_rd[4]_i_4_n_0 ;
  wire \pcpi_rd[4]_i_5_n_0 ;
  wire \pcpi_rd[4]_i_6_n_0 ;
  wire \pcpi_rd[4]_i_7_n_0 ;
  wire \pcpi_rd[4]_i_8_n_0 ;
  wire \pcpi_rd[4]_i_9_n_0 ;
  wire \pcpi_rd[5]_i_1_n_0 ;
  wire \pcpi_rd[6]_i_1_n_0 ;
  wire \pcpi_rd[7]_i_1_n_0 ;
  wire \pcpi_rd[8]_i_10_n_0 ;
  wire \pcpi_rd[8]_i_11_n_0 ;
  wire \pcpi_rd[8]_i_1_n_0 ;
  wire \pcpi_rd[8]_i_4_n_0 ;
  wire \pcpi_rd[8]_i_5_n_0 ;
  wire \pcpi_rd[8]_i_6_n_0 ;
  wire \pcpi_rd[8]_i_7_n_0 ;
  wire \pcpi_rd[8]_i_8_n_0 ;
  wire \pcpi_rd[8]_i_9_n_0 ;
  wire \pcpi_rd[9]_i_1_n_0 ;
  wire \pcpi_rd_reg[12]_i_2_n_0 ;
  wire \pcpi_rd_reg[12]_i_2_n_4 ;
  wire \pcpi_rd_reg[12]_i_2_n_5 ;
  wire \pcpi_rd_reg[12]_i_2_n_6 ;
  wire \pcpi_rd_reg[12]_i_2_n_7 ;
  wire \pcpi_rd_reg[12]_i_3_n_0 ;
  wire \pcpi_rd_reg[16]_i_2_n_0 ;
  wire \pcpi_rd_reg[16]_i_2_n_4 ;
  wire \pcpi_rd_reg[16]_i_2_n_5 ;
  wire \pcpi_rd_reg[16]_i_2_n_6 ;
  wire \pcpi_rd_reg[16]_i_2_n_7 ;
  wire \pcpi_rd_reg[16]_i_3_n_0 ;
  wire \pcpi_rd_reg[20]_i_2_n_0 ;
  wire \pcpi_rd_reg[20]_i_2_n_4 ;
  wire \pcpi_rd_reg[20]_i_2_n_5 ;
  wire \pcpi_rd_reg[20]_i_2_n_6 ;
  wire \pcpi_rd_reg[20]_i_2_n_7 ;
  wire \pcpi_rd_reg[20]_i_3_n_0 ;
  wire \pcpi_rd_reg[24]_i_2_n_0 ;
  wire \pcpi_rd_reg[24]_i_2_n_4 ;
  wire \pcpi_rd_reg[24]_i_2_n_5 ;
  wire \pcpi_rd_reg[24]_i_2_n_6 ;
  wire \pcpi_rd_reg[24]_i_2_n_7 ;
  wire \pcpi_rd_reg[24]_i_3_n_0 ;
  wire \pcpi_rd_reg[28]_i_2_n_0 ;
  wire \pcpi_rd_reg[28]_i_2_n_4 ;
  wire \pcpi_rd_reg[28]_i_2_n_5 ;
  wire \pcpi_rd_reg[28]_i_2_n_6 ;
  wire \pcpi_rd_reg[28]_i_2_n_7 ;
  wire \pcpi_rd_reg[28]_i_3_n_0 ;
  wire [31:0]\pcpi_rd_reg[31]_0 ;
  wire \pcpi_rd_reg[31]_i_2_n_5 ;
  wire \pcpi_rd_reg[31]_i_2_n_6 ;
  wire \pcpi_rd_reg[31]_i_2_n_7 ;
  wire \pcpi_rd_reg[4]_i_2_n_0 ;
  wire \pcpi_rd_reg[4]_i_2_n_4 ;
  wire \pcpi_rd_reg[4]_i_2_n_5 ;
  wire \pcpi_rd_reg[4]_i_2_n_6 ;
  wire \pcpi_rd_reg[4]_i_2_n_7 ;
  wire \pcpi_rd_reg[4]_i_3_n_0 ;
  wire \pcpi_rd_reg[8]_i_2_n_0 ;
  wire \pcpi_rd_reg[8]_i_2_n_4 ;
  wire \pcpi_rd_reg[8]_i_2_n_5 ;
  wire \pcpi_rd_reg[8]_i_2_n_6 ;
  wire \pcpi_rd_reg[8]_i_2_n_7 ;
  wire \pcpi_rd_reg[8]_i_3_n_0 ;
  wire pcpi_ready_i_1_n_0;
  wire pcpi_ready_reg_0;
  wire \pcpi_timeout_counter_reg[0] ;
  wire pcpi_wait0;
  wire pcpi_wait_q;
  wire pcpi_wait_q0;
  wire quotient;
  wire \quotient[0]_i_1_n_0 ;
  wire \quotient[10]_i_1_n_0 ;
  wire \quotient[11]_i_1_n_0 ;
  wire \quotient[12]_i_1_n_0 ;
  wire \quotient[13]_i_1_n_0 ;
  wire \quotient[14]_i_1_n_0 ;
  wire \quotient[15]_i_1_n_0 ;
  wire \quotient[16]_i_1_n_0 ;
  wire \quotient[17]_i_1_n_0 ;
  wire \quotient[18]_i_1_n_0 ;
  wire \quotient[19]_i_1_n_0 ;
  wire \quotient[1]_i_1_n_0 ;
  wire \quotient[20]_i_1_n_0 ;
  wire \quotient[21]_i_1_n_0 ;
  wire \quotient[22]_i_1_n_0 ;
  wire \quotient[23]_i_1_n_0 ;
  wire \quotient[24]_i_1_n_0 ;
  wire \quotient[25]_i_1_n_0 ;
  wire \quotient[26]_i_1_n_0 ;
  wire \quotient[27]_i_1_n_0 ;
  wire \quotient[28]_i_1_n_0 ;
  wire \quotient[29]_i_1_n_0 ;
  wire \quotient[2]_i_1_n_0 ;
  wire \quotient[30]_i_1_n_0 ;
  wire \quotient[31]_i_2_n_0 ;
  wire \quotient[3]_i_1_n_0 ;
  wire \quotient[4]_i_1_n_0 ;
  wire \quotient[5]_i_1_n_0 ;
  wire \quotient[6]_i_1_n_0 ;
  wire \quotient[7]_i_1_n_0 ;
  wire \quotient[8]_i_1_n_0 ;
  wire \quotient[9]_i_1_n_0 ;
  wire \quotient_msk[31]_i_10_n_0 ;
  wire \quotient_msk[31]_i_1_n_0 ;
  wire \quotient_msk[31]_i_4_n_0 ;
  wire \quotient_msk[31]_i_5_n_0 ;
  wire \quotient_msk[31]_i_6_n_0 ;
  wire \quotient_msk[31]_i_7_n_0 ;
  wire \quotient_msk[31]_i_8_n_0 ;
  wire \quotient_msk[31]_i_9_n_0 ;
  wire \quotient_msk_reg[16]_0 ;
  wire [0:0]\quotient_msk_reg[31]_0 ;
  wire \quotient_msk_reg_n_0_[0] ;
  wire \quotient_msk_reg_n_0_[10] ;
  wire \quotient_msk_reg_n_0_[11] ;
  wire \quotient_msk_reg_n_0_[12] ;
  wire \quotient_msk_reg_n_0_[13] ;
  wire \quotient_msk_reg_n_0_[14] ;
  wire \quotient_msk_reg_n_0_[15] ;
  wire \quotient_msk_reg_n_0_[16] ;
  wire \quotient_msk_reg_n_0_[17] ;
  wire \quotient_msk_reg_n_0_[18] ;
  wire \quotient_msk_reg_n_0_[19] ;
  wire \quotient_msk_reg_n_0_[1] ;
  wire \quotient_msk_reg_n_0_[20] ;
  wire \quotient_msk_reg_n_0_[21] ;
  wire \quotient_msk_reg_n_0_[22] ;
  wire \quotient_msk_reg_n_0_[23] ;
  wire \quotient_msk_reg_n_0_[24] ;
  wire \quotient_msk_reg_n_0_[25] ;
  wire \quotient_msk_reg_n_0_[26] ;
  wire \quotient_msk_reg_n_0_[27] ;
  wire \quotient_msk_reg_n_0_[28] ;
  wire \quotient_msk_reg_n_0_[29] ;
  wire \quotient_msk_reg_n_0_[2] ;
  wire \quotient_msk_reg_n_0_[30] ;
  wire \quotient_msk_reg_n_0_[31] ;
  wire \quotient_msk_reg_n_0_[3] ;
  wire \quotient_msk_reg_n_0_[4] ;
  wire \quotient_msk_reg_n_0_[5] ;
  wire \quotient_msk_reg_n_0_[6] ;
  wire \quotient_msk_reg_n_0_[7] ;
  wire \quotient_msk_reg_n_0_[8] ;
  wire \quotient_msk_reg_n_0_[9] ;
  wire \quotient_reg_n_0_[0] ;
  wire \quotient_reg_n_0_[10] ;
  wire \quotient_reg_n_0_[11] ;
  wire \quotient_reg_n_0_[12] ;
  wire \quotient_reg_n_0_[13] ;
  wire \quotient_reg_n_0_[14] ;
  wire \quotient_reg_n_0_[15] ;
  wire \quotient_reg_n_0_[16] ;
  wire \quotient_reg_n_0_[17] ;
  wire \quotient_reg_n_0_[18] ;
  wire \quotient_reg_n_0_[19] ;
  wire \quotient_reg_n_0_[1] ;
  wire \quotient_reg_n_0_[20] ;
  wire \quotient_reg_n_0_[21] ;
  wire \quotient_reg_n_0_[22] ;
  wire \quotient_reg_n_0_[23] ;
  wire \quotient_reg_n_0_[24] ;
  wire \quotient_reg_n_0_[25] ;
  wire \quotient_reg_n_0_[26] ;
  wire \quotient_reg_n_0_[27] ;
  wire \quotient_reg_n_0_[28] ;
  wire \quotient_reg_n_0_[29] ;
  wire \quotient_reg_n_0_[2] ;
  wire \quotient_reg_n_0_[30] ;
  wire \quotient_reg_n_0_[31] ;
  wire \quotient_reg_n_0_[3] ;
  wire \quotient_reg_n_0_[4] ;
  wire \quotient_reg_n_0_[5] ;
  wire \quotient_reg_n_0_[6] ;
  wire \quotient_reg_n_0_[7] ;
  wire \quotient_reg_n_0_[8] ;
  wire \quotient_reg_n_0_[9] ;
  wire running;
  wire running_i_1_n_0;
  wire start;
  wire sys_rst_int;
  wire [3:0]\NLW_dividend_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[11]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[15]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[19]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[23]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[27]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_18_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_31_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_36_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_41_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_50_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_59_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[35]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[39]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[43]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[47]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[51]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[55]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[59]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[20]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[24]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[24]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[28]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[4]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[8]_i_3_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'h7777777F7777FF7F)) 
    \cpu_state[6]_i_1 
       (.I0(\cpu_state_reg[6]_1 ),
        .I1(\cpu_state_reg[6]_2 ),
        .I2(\cpu_state_reg[6]_0 ),
        .I3(\cpu_state_reg[7] ),
        .I4(Q[2]),
        .I5(pcpi_ready_reg_0),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \cpu_state[6]_i_4 
       (.I0(pcpi_div_ready),
        .I1(\cpu_state_reg[7]_0 ),
        .O(pcpi_ready_reg_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \cpu_state[7]_i_3 
       (.I0(pcpi_div_ready),
        .I1(\cpu_state_reg[7]_0 ),
        .I2(\cpu_state_reg[7] ),
        .I3(Q[1]),
        .I4(boot_reset),
        .I5(sys_rst_int),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[11]_i_11 
       (.I0(\dividend_reg[31]_0 [8]),
        .O(p_0_in__0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[11]_i_12 
       (.I0(\dividend_reg[31]_0 [7]),
        .O(p_0_in__0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[11]_i_13 
       (.I0(\dividend_reg[31]_0 [6]),
        .O(p_0_in__0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[11]_i_14 
       (.I0(\dividend_reg[31]_0 [5]),
        .O(p_0_in__0[5]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[11]_i_2 
       (.I0(\divisor_reg_n_0_[11] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[11]_i_3 
       (.I0(\divisor_reg_n_0_[10] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[11]_i_4 
       (.I0(\divisor_reg_n_0_[9] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[11]_i_5 
       (.I0(\divisor_reg_n_0_[8] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[11]_i_6 
       (.I0(\divisor_reg_n_0_[11] ),
        .I1(\dividend_reg_n_0_[11] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [11]),
        .I4(dividend2),
        .I5(dividend1[11]),
        .O(\dividend[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[11]_i_7 
       (.I0(\divisor_reg_n_0_[10] ),
        .I1(\dividend_reg_n_0_[10] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [10]),
        .I4(dividend2),
        .I5(dividend1[10]),
        .O(\dividend[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[11]_i_8 
       (.I0(\divisor_reg_n_0_[9] ),
        .I1(\dividend_reg_n_0_[9] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [9]),
        .I4(dividend2),
        .I5(dividend1[9]),
        .O(\dividend[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[11]_i_9 
       (.I0(\divisor_reg_n_0_[8] ),
        .I1(\dividend_reg_n_0_[8] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [8]),
        .I4(dividend2),
        .I5(dividend1[8]),
        .O(\dividend[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_11 
       (.I0(\dividend_reg[31]_0 [12]),
        .O(p_0_in__0[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_12 
       (.I0(\dividend_reg[31]_0 [11]),
        .O(p_0_in__0[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_13 
       (.I0(\dividend_reg[31]_0 [10]),
        .O(p_0_in__0[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_14 
       (.I0(\dividend_reg[31]_0 [9]),
        .O(p_0_in__0[9]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_2 
       (.I0(\divisor_reg_n_0_[15] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_3 
       (.I0(\divisor_reg_n_0_[14] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_4 
       (.I0(\divisor_reg_n_0_[13] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_5 
       (.I0(\divisor_reg_n_0_[12] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_6 
       (.I0(\divisor_reg_n_0_[15] ),
        .I1(\dividend_reg_n_0_[15] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [15]),
        .I4(dividend2),
        .I5(dividend1[15]),
        .O(\dividend[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_7 
       (.I0(\divisor_reg_n_0_[14] ),
        .I1(\dividend_reg_n_0_[14] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [14]),
        .I4(dividend2),
        .I5(dividend1[14]),
        .O(\dividend[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_8 
       (.I0(\divisor_reg_n_0_[13] ),
        .I1(\dividend_reg_n_0_[13] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [13]),
        .I4(dividend2),
        .I5(dividend1[13]),
        .O(\dividend[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_9 
       (.I0(\divisor_reg_n_0_[12] ),
        .I1(\dividend_reg_n_0_[12] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [12]),
        .I4(dividend2),
        .I5(dividend1[12]),
        .O(\dividend[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[19]_i_11 
       (.I0(\dividend_reg[31]_0 [16]),
        .O(p_0_in__0[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[19]_i_12 
       (.I0(\dividend_reg[31]_0 [15]),
        .O(p_0_in__0[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[19]_i_13 
       (.I0(\dividend_reg[31]_0 [14]),
        .O(p_0_in__0[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[19]_i_14 
       (.I0(\dividend_reg[31]_0 [13]),
        .O(p_0_in__0[13]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[19]_i_2 
       (.I0(\divisor_reg_n_0_[19] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[19]_i_3 
       (.I0(\divisor_reg_n_0_[18] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[19]_i_4 
       (.I0(\divisor_reg_n_0_[17] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[19]_i_5 
       (.I0(\divisor_reg_n_0_[16] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[19]_i_6 
       (.I0(\divisor_reg_n_0_[19] ),
        .I1(\dividend_reg_n_0_[19] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [19]),
        .I4(dividend2),
        .I5(dividend1[19]),
        .O(\dividend[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[19]_i_7 
       (.I0(\divisor_reg_n_0_[18] ),
        .I1(\dividend_reg_n_0_[18] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [18]),
        .I4(dividend2),
        .I5(dividend1[18]),
        .O(\dividend[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[19]_i_8 
       (.I0(\divisor_reg_n_0_[17] ),
        .I1(\dividend_reg_n_0_[17] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [17]),
        .I4(dividend2),
        .I5(dividend1[17]),
        .O(\dividend[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[19]_i_9 
       (.I0(\divisor_reg_n_0_[16] ),
        .I1(\dividend_reg_n_0_[16] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [16]),
        .I4(dividend2),
        .I5(dividend1[16]),
        .O(\dividend[19]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_11 
       (.I0(\dividend_reg[31]_0 [20]),
        .O(p_0_in__0[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_12 
       (.I0(\dividend_reg[31]_0 [19]),
        .O(p_0_in__0[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_13 
       (.I0(\dividend_reg[31]_0 [18]),
        .O(p_0_in__0[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_14 
       (.I0(\dividend_reg[31]_0 [17]),
        .O(p_0_in__0[17]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_2 
       (.I0(\divisor_reg_n_0_[23] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_3 
       (.I0(\divisor_reg_n_0_[22] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_4 
       (.I0(\divisor_reg_n_0_[21] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_5 
       (.I0(\divisor_reg_n_0_[20] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_6 
       (.I0(\divisor_reg_n_0_[23] ),
        .I1(\dividend_reg_n_0_[23] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [23]),
        .I4(dividend2),
        .I5(dividend1[23]),
        .O(\dividend[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_7 
       (.I0(\divisor_reg_n_0_[22] ),
        .I1(\dividend_reg_n_0_[22] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [22]),
        .I4(dividend2),
        .I5(dividend1[22]),
        .O(\dividend[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_8 
       (.I0(\divisor_reg_n_0_[21] ),
        .I1(\dividend_reg_n_0_[21] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [21]),
        .I4(dividend2),
        .I5(dividend1[21]),
        .O(\dividend[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_9 
       (.I0(\divisor_reg_n_0_[20] ),
        .I1(\dividend_reg_n_0_[20] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [20]),
        .I4(dividend2),
        .I5(dividend1[20]),
        .O(\dividend[23]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[27]_i_11 
       (.I0(\dividend_reg[31]_0 [24]),
        .O(p_0_in__0[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[27]_i_12 
       (.I0(\dividend_reg[31]_0 [23]),
        .O(p_0_in__0[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[27]_i_13 
       (.I0(\dividend_reg[31]_0 [22]),
        .O(p_0_in__0[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[27]_i_14 
       (.I0(\dividend_reg[31]_0 [21]),
        .O(p_0_in__0[21]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[27]_i_2 
       (.I0(\divisor_reg_n_0_[27] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[27]_i_3 
       (.I0(\divisor_reg_n_0_[26] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[27]_i_4 
       (.I0(\divisor_reg_n_0_[25] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[27]_i_5 
       (.I0(\divisor_reg_n_0_[24] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[27]_i_6 
       (.I0(\divisor_reg_n_0_[27] ),
        .I1(\dividend_reg_n_0_[27] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [27]),
        .I4(dividend2),
        .I5(dividend1[27]),
        .O(\dividend[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[27]_i_7 
       (.I0(\divisor_reg_n_0_[26] ),
        .I1(\dividend_reg_n_0_[26] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [26]),
        .I4(dividend2),
        .I5(dividend1[26]),
        .O(\dividend[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[27]_i_8 
       (.I0(\divisor_reg_n_0_[25] ),
        .I1(\dividend_reg_n_0_[25] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [25]),
        .I4(dividend2),
        .I5(dividend1[25]),
        .O(\dividend[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[27]_i_9 
       (.I0(\divisor_reg_n_0_[24] ),
        .I1(\dividend_reg_n_0_[24] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [24]),
        .I4(dividend2),
        .I5(dividend1[24]),
        .O(\dividend[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00020002000F0002)) 
    \dividend[31]_i_1 
       (.I0(\dividend_reg[31]_i_3_n_0 ),
        .I1(\quotient_msk_reg[16]_0 ),
        .I2(boot_reset),
        .I3(sys_rst_int),
        .I4(pcpi_div_wait),
        .I5(pcpi_wait_q),
        .O(dividend));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_10 
       (.I0(\divisor_reg_n_0_[28] ),
        .I1(\dividend_reg_n_0_[28] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [28]),
        .I4(dividend2),
        .I5(dividend1[28]),
        .O(\dividend[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_12 
       (.I0(\divisor_reg_n_0_[62] ),
        .O(\dividend[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_13 
       (.I0(\divisor_reg_n_0_[61] ),
        .I1(\divisor_reg_n_0_[60] ),
        .O(\dividend[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_14 
       (.I0(\divisor_reg_n_0_[59] ),
        .I1(\divisor_reg_n_0_[58] ),
        .O(\dividend[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_15 
       (.I0(\divisor_reg_n_0_[57] ),
        .I1(\divisor_reg_n_0_[56] ),
        .O(\dividend[31]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \dividend[31]_i_16 
       (.I0(p_0_in[1]),
        .I1(p_0_in[3]),
        .I2(\dividend_reg[31]_0 [31]),
        .O(dividend2));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_20 
       (.I0(\divisor_reg_n_0_[55] ),
        .I1(\divisor_reg_n_0_[54] ),
        .O(\dividend[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_21 
       (.I0(\divisor_reg_n_0_[53] ),
        .I1(\divisor_reg_n_0_[52] ),
        .O(\dividend[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_22 
       (.I0(\divisor_reg_n_0_[51] ),
        .I1(\divisor_reg_n_0_[50] ),
        .O(\dividend[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_23 
       (.I0(\divisor_reg_n_0_[49] ),
        .I1(\divisor_reg_n_0_[48] ),
        .O(\dividend[31]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_24 
       (.I0(\dividend_reg[31]_0 [31]),
        .O(p_0_in__0[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_25 
       (.I0(\dividend_reg[31]_0 [30]),
        .O(p_0_in__0[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_26 
       (.I0(\dividend_reg[31]_0 [29]),
        .O(p_0_in__0[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_27 
       (.I0(\dividend_reg[31]_0 [28]),
        .O(p_0_in__0[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_28 
       (.I0(\dividend_reg[31]_0 [27]),
        .O(p_0_in__0[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_29 
       (.I0(\dividend_reg[31]_0 [26]),
        .O(p_0_in__0[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_30 
       (.I0(\dividend_reg[31]_0 [25]),
        .O(p_0_in__0[25]));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_32 
       (.I0(\divisor_reg_n_0_[47] ),
        .I1(\divisor_reg_n_0_[46] ),
        .O(\dividend[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_33 
       (.I0(\divisor_reg_n_0_[45] ),
        .I1(\divisor_reg_n_0_[44] ),
        .O(\dividend[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_34 
       (.I0(\divisor_reg_n_0_[43] ),
        .I1(\divisor_reg_n_0_[42] ),
        .O(\dividend[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_35 
       (.I0(\divisor_reg_n_0_[41] ),
        .I1(\divisor_reg_n_0_[40] ),
        .O(\dividend[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_37 
       (.I0(\divisor_reg_n_0_[39] ),
        .I1(\divisor_reg_n_0_[38] ),
        .O(\dividend[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_38 
       (.I0(\divisor_reg_n_0_[37] ),
        .I1(\divisor_reg_n_0_[36] ),
        .O(\dividend[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_39 
       (.I0(\divisor_reg_n_0_[35] ),
        .I1(\divisor_reg_n_0_[34] ),
        .O(\dividend[31]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_4 
       (.I0(\divisor_reg_n_0_[30] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_40 
       (.I0(\divisor_reg_n_0_[33] ),
        .I1(\divisor_reg_n_0_[32] ),
        .O(\dividend[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_42 
       (.I0(\dividend_reg_n_0_[30] ),
        .I1(\divisor_reg_n_0_[30] ),
        .I2(\divisor_reg_n_0_[31] ),
        .I3(\dividend_reg_n_0_[31] ),
        .O(\dividend[31]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_43 
       (.I0(\dividend_reg_n_0_[28] ),
        .I1(\divisor_reg_n_0_[28] ),
        .I2(\divisor_reg_n_0_[29] ),
        .I3(\dividend_reg_n_0_[29] ),
        .O(\dividend[31]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_44 
       (.I0(\dividend_reg_n_0_[26] ),
        .I1(\divisor_reg_n_0_[26] ),
        .I2(\divisor_reg_n_0_[27] ),
        .I3(\dividend_reg_n_0_[27] ),
        .O(\dividend[31]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_45 
       (.I0(\dividend_reg_n_0_[24] ),
        .I1(\divisor_reg_n_0_[24] ),
        .I2(\divisor_reg_n_0_[25] ),
        .I3(\dividend_reg_n_0_[25] ),
        .O(\dividend[31]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_46 
       (.I0(\divisor_reg_n_0_[31] ),
        .I1(\dividend_reg_n_0_[31] ),
        .I2(\divisor_reg_n_0_[30] ),
        .I3(\dividend_reg_n_0_[30] ),
        .O(\dividend[31]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_47 
       (.I0(\divisor_reg_n_0_[29] ),
        .I1(\dividend_reg_n_0_[29] ),
        .I2(\divisor_reg_n_0_[28] ),
        .I3(\dividend_reg_n_0_[28] ),
        .O(\dividend[31]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_48 
       (.I0(\divisor_reg_n_0_[27] ),
        .I1(\dividend_reg_n_0_[27] ),
        .I2(\divisor_reg_n_0_[26] ),
        .I3(\dividend_reg_n_0_[26] ),
        .O(\dividend[31]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_49 
       (.I0(\divisor_reg_n_0_[25] ),
        .I1(\dividend_reg_n_0_[25] ),
        .I2(\divisor_reg_n_0_[24] ),
        .I3(\dividend_reg_n_0_[24] ),
        .O(\dividend[31]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_5 
       (.I0(\divisor_reg_n_0_[29] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_51 
       (.I0(\dividend_reg_n_0_[22] ),
        .I1(\divisor_reg_n_0_[22] ),
        .I2(\divisor_reg_n_0_[23] ),
        .I3(\dividend_reg_n_0_[23] ),
        .O(\dividend[31]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_52 
       (.I0(\dividend_reg_n_0_[20] ),
        .I1(\divisor_reg_n_0_[20] ),
        .I2(\divisor_reg_n_0_[21] ),
        .I3(\dividend_reg_n_0_[21] ),
        .O(\dividend[31]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_53 
       (.I0(\dividend_reg_n_0_[18] ),
        .I1(\divisor_reg_n_0_[18] ),
        .I2(\divisor_reg_n_0_[19] ),
        .I3(\dividend_reg_n_0_[19] ),
        .O(\dividend[31]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_54 
       (.I0(\dividend_reg_n_0_[16] ),
        .I1(\divisor_reg_n_0_[16] ),
        .I2(\divisor_reg_n_0_[17] ),
        .I3(\dividend_reg_n_0_[17] ),
        .O(\dividend[31]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_55 
       (.I0(\divisor_reg_n_0_[23] ),
        .I1(\dividend_reg_n_0_[23] ),
        .I2(\divisor_reg_n_0_[22] ),
        .I3(\dividend_reg_n_0_[22] ),
        .O(\dividend[31]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_56 
       (.I0(\divisor_reg_n_0_[21] ),
        .I1(\dividend_reg_n_0_[21] ),
        .I2(\divisor_reg_n_0_[20] ),
        .I3(\dividend_reg_n_0_[20] ),
        .O(\dividend[31]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_57 
       (.I0(\divisor_reg_n_0_[19] ),
        .I1(\dividend_reg_n_0_[19] ),
        .I2(\divisor_reg_n_0_[18] ),
        .I3(\dividend_reg_n_0_[18] ),
        .O(\dividend[31]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_58 
       (.I0(\divisor_reg_n_0_[17] ),
        .I1(\dividend_reg_n_0_[17] ),
        .I2(\divisor_reg_n_0_[16] ),
        .I3(\dividend_reg_n_0_[16] ),
        .O(\dividend[31]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_6 
       (.I0(\divisor_reg_n_0_[28] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_60 
       (.I0(\dividend_reg_n_0_[14] ),
        .I1(\divisor_reg_n_0_[14] ),
        .I2(\divisor_reg_n_0_[15] ),
        .I3(\dividend_reg_n_0_[15] ),
        .O(\dividend[31]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_61 
       (.I0(\dividend_reg_n_0_[12] ),
        .I1(\divisor_reg_n_0_[12] ),
        .I2(\divisor_reg_n_0_[13] ),
        .I3(\dividend_reg_n_0_[13] ),
        .O(\dividend[31]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_62 
       (.I0(\dividend_reg_n_0_[10] ),
        .I1(\divisor_reg_n_0_[10] ),
        .I2(\divisor_reg_n_0_[11] ),
        .I3(\dividend_reg_n_0_[11] ),
        .O(\dividend[31]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_63 
       (.I0(\dividend_reg_n_0_[8] ),
        .I1(\divisor_reg_n_0_[8] ),
        .I2(\divisor_reg_n_0_[9] ),
        .I3(\dividend_reg_n_0_[9] ),
        .O(\dividend[31]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_64 
       (.I0(\divisor_reg_n_0_[15] ),
        .I1(\dividend_reg_n_0_[15] ),
        .I2(\divisor_reg_n_0_[14] ),
        .I3(\dividend_reg_n_0_[14] ),
        .O(\dividend[31]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_65 
       (.I0(\divisor_reg_n_0_[13] ),
        .I1(\dividend_reg_n_0_[13] ),
        .I2(\divisor_reg_n_0_[12] ),
        .I3(\dividend_reg_n_0_[12] ),
        .O(\dividend[31]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_66 
       (.I0(\divisor_reg_n_0_[11] ),
        .I1(\dividend_reg_n_0_[11] ),
        .I2(\divisor_reg_n_0_[10] ),
        .I3(\dividend_reg_n_0_[10] ),
        .O(\dividend[31]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_67 
       (.I0(\divisor_reg_n_0_[9] ),
        .I1(\dividend_reg_n_0_[9] ),
        .I2(\divisor_reg_n_0_[8] ),
        .I3(\dividend_reg_n_0_[8] ),
        .O(\dividend[31]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_68 
       (.I0(\dividend_reg_n_0_[6] ),
        .I1(\divisor_reg_n_0_[6] ),
        .I2(\divisor_reg_n_0_[7] ),
        .I3(\dividend_reg_n_0_[7] ),
        .O(\dividend[31]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_69 
       (.I0(\dividend_reg_n_0_[4] ),
        .I1(\divisor_reg_n_0_[4] ),
        .I2(\divisor_reg_n_0_[5] ),
        .I3(\dividend_reg_n_0_[5] ),
        .O(\dividend[31]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_7 
       (.I0(\divisor_reg_n_0_[31] ),
        .I1(\dividend_reg_n_0_[31] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [31]),
        .I4(dividend2),
        .I5(dividend1[31]),
        .O(\dividend[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_70 
       (.I0(\dividend_reg_n_0_[2] ),
        .I1(\divisor_reg_n_0_[2] ),
        .I2(\divisor_reg_n_0_[3] ),
        .I3(\dividend_reg_n_0_[3] ),
        .O(\dividend[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_71 
       (.I0(\dividend_reg_n_0_[0] ),
        .I1(\divisor_reg_n_0_[0] ),
        .I2(\divisor_reg_n_0_[1] ),
        .I3(\dividend_reg_n_0_[1] ),
        .O(\dividend[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_72 
       (.I0(\divisor_reg_n_0_[7] ),
        .I1(\dividend_reg_n_0_[7] ),
        .I2(\divisor_reg_n_0_[6] ),
        .I3(\dividend_reg_n_0_[6] ),
        .O(\dividend[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_73 
       (.I0(\divisor_reg_n_0_[5] ),
        .I1(\dividend_reg_n_0_[5] ),
        .I2(\divisor_reg_n_0_[4] ),
        .I3(\dividend_reg_n_0_[4] ),
        .O(\dividend[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_74 
       (.I0(\divisor_reg_n_0_[3] ),
        .I1(\dividend_reg_n_0_[3] ),
        .I2(\divisor_reg_n_0_[2] ),
        .I3(\dividend_reg_n_0_[2] ),
        .O(\dividend[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_75 
       (.I0(\divisor_reg_n_0_[1] ),
        .I1(\dividend_reg_n_0_[1] ),
        .I2(\divisor_reg_n_0_[0] ),
        .I3(\dividend_reg_n_0_[0] ),
        .O(\dividend[31]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_8 
       (.I0(\divisor_reg_n_0_[30] ),
        .I1(\dividend_reg_n_0_[30] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [30]),
        .I4(dividend2),
        .I5(dividend1[30]),
        .O(\dividend[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_9 
       (.I0(\divisor_reg_n_0_[29] ),
        .I1(\dividend_reg_n_0_[29] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [29]),
        .I4(dividend2),
        .I5(dividend1[29]),
        .O(\dividend[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h9F999099)) 
    \dividend[3]_i_10 
       (.I0(\divisor_reg_n_0_[0] ),
        .I1(\dividend_reg_n_0_[0] ),
        .I2(pcpi_wait_q),
        .I3(pcpi_div_wait),
        .I4(\dividend_reg[31]_0 [0]),
        .O(\dividend[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \dividend[3]_i_2 
       (.I0(pcpi_wait_q),
        .I1(pcpi_div_wait),
        .O(\dividend[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[3]_i_3 
       (.I0(\divisor_reg_n_0_[3] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[3]_i_4 
       (.I0(\divisor_reg_n_0_[2] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[3]_i_5 
       (.I0(\divisor_reg_n_0_[1] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[3]_i_6 
       (.I0(\divisor_reg_n_0_[0] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[3]_i_7 
       (.I0(\divisor_reg_n_0_[3] ),
        .I1(\dividend_reg_n_0_[3] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [3]),
        .I4(dividend2),
        .I5(dividend1[3]),
        .O(\dividend[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[3]_i_8 
       (.I0(\divisor_reg_n_0_[2] ),
        .I1(\dividend_reg_n_0_[2] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [2]),
        .I4(dividend2),
        .I5(dividend1[2]),
        .O(\dividend[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[3]_i_9 
       (.I0(\divisor_reg_n_0_[1] ),
        .I1(\dividend_reg_n_0_[1] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [1]),
        .I4(dividend2),
        .I5(dividend1[1]),
        .O(\dividend[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_11 
       (.I0(\dividend_reg[31]_0 [0]),
        .O(p_0_in__0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_12 
       (.I0(\dividend_reg[31]_0 [4]),
        .O(p_0_in__0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_13 
       (.I0(\dividend_reg[31]_0 [3]),
        .O(p_0_in__0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_14 
       (.I0(\dividend_reg[31]_0 [2]),
        .O(p_0_in__0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_15 
       (.I0(\dividend_reg[31]_0 [1]),
        .O(p_0_in__0[1]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_2 
       (.I0(\divisor_reg_n_0_[7] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_3 
       (.I0(\divisor_reg_n_0_[6] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_4 
       (.I0(\divisor_reg_n_0_[5] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_5 
       (.I0(\divisor_reg_n_0_[4] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_6 
       (.I0(\divisor_reg_n_0_[7] ),
        .I1(\dividend_reg_n_0_[7] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [7]),
        .I4(dividend2),
        .I5(dividend1[7]),
        .O(\dividend[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_7 
       (.I0(\divisor_reg_n_0_[6] ),
        .I1(\dividend_reg_n_0_[6] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [6]),
        .I4(dividend2),
        .I5(dividend1[6]),
        .O(\dividend[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_8 
       (.I0(\divisor_reg_n_0_[5] ),
        .I1(\dividend_reg_n_0_[5] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [5]),
        .I4(dividend2),
        .I5(dividend1[5]),
        .O(\dividend[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_9 
       (.I0(\divisor_reg_n_0_[4] ),
        .I1(\dividend_reg_n_0_[4] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [4]),
        .I4(dividend2),
        .I5(dividend1[4]),
        .O(\dividend[7]_i_9_n_0 ));
  FDRE \dividend_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[3]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE \dividend_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[11]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE \dividend_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[11]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[11] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[11]_i_1 
       (.CI(\dividend_reg[7]_i_1_n_0 ),
        .CO({\dividend_reg[11]_i_1_n_0 ,\NLW_dividend_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[11]_i_2_n_0 ,\dividend[11]_i_3_n_0 ,\dividend[11]_i_4_n_0 ,\dividend[11]_i_5_n_0 }),
        .O({\dividend_reg[11]_i_1_n_4 ,\dividend_reg[11]_i_1_n_5 ,\dividend_reg[11]_i_1_n_6 ,\dividend_reg[11]_i_1_n_7 }),
        .S({\dividend[11]_i_6_n_0 ,\dividend[11]_i_7_n_0 ,\dividend[11]_i_8_n_0 ,\dividend[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[11]_i_10 
       (.CI(\dividend_reg[7]_i_10_n_0 ),
        .CO({\dividend_reg[11]_i_10_n_0 ,\NLW_dividend_reg[11]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[8:5]),
        .S(p_0_in__0[8:5]));
  FDRE \dividend_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE \dividend_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE \dividend_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE \dividend_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[15] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[15]_i_1 
       (.CI(\dividend_reg[11]_i_1_n_0 ),
        .CO({\dividend_reg[15]_i_1_n_0 ,\NLW_dividend_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[15]_i_2_n_0 ,\dividend[15]_i_3_n_0 ,\dividend[15]_i_4_n_0 ,\dividend[15]_i_5_n_0 }),
        .O({\dividend_reg[15]_i_1_n_4 ,\dividend_reg[15]_i_1_n_5 ,\dividend_reg[15]_i_1_n_6 ,\dividend_reg[15]_i_1_n_7 }),
        .S({\dividend[15]_i_6_n_0 ,\dividend[15]_i_7_n_0 ,\dividend[15]_i_8_n_0 ,\dividend[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[15]_i_10 
       (.CI(\dividend_reg[11]_i_10_n_0 ),
        .CO({\dividend_reg[15]_i_10_n_0 ,\NLW_dividend_reg[15]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[12:9]),
        .S(p_0_in__0[12:9]));
  FDRE \dividend_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[19]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[16] ),
        .R(\<const0> ));
  FDRE \dividend_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[19]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[17] ),
        .R(\<const0> ));
  FDRE \dividend_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[19]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[18] ),
        .R(\<const0> ));
  FDRE \dividend_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[19]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[19] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[19]_i_1 
       (.CI(\dividend_reg[15]_i_1_n_0 ),
        .CO({\dividend_reg[19]_i_1_n_0 ,\NLW_dividend_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[19]_i_2_n_0 ,\dividend[19]_i_3_n_0 ,\dividend[19]_i_4_n_0 ,\dividend[19]_i_5_n_0 }),
        .O({\dividend_reg[19]_i_1_n_4 ,\dividend_reg[19]_i_1_n_5 ,\dividend_reg[19]_i_1_n_6 ,\dividend_reg[19]_i_1_n_7 }),
        .S({\dividend[19]_i_6_n_0 ,\dividend[19]_i_7_n_0 ,\dividend[19]_i_8_n_0 ,\dividend[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[19]_i_10 
       (.CI(\dividend_reg[15]_i_10_n_0 ),
        .CO({\dividend_reg[19]_i_10_n_0 ,\NLW_dividend_reg[19]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[16:13]),
        .S(p_0_in__0[16:13]));
  FDRE \dividend_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[3]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE \dividend_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[20] ),
        .R(\<const0> ));
  FDRE \dividend_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[21] ),
        .R(\<const0> ));
  FDRE \dividend_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[22] ),
        .R(\<const0> ));
  FDRE \dividend_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[23] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[23]_i_1 
       (.CI(\dividend_reg[19]_i_1_n_0 ),
        .CO({\dividend_reg[23]_i_1_n_0 ,\NLW_dividend_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[23]_i_2_n_0 ,\dividend[23]_i_3_n_0 ,\dividend[23]_i_4_n_0 ,\dividend[23]_i_5_n_0 }),
        .O({\dividend_reg[23]_i_1_n_4 ,\dividend_reg[23]_i_1_n_5 ,\dividend_reg[23]_i_1_n_6 ,\dividend_reg[23]_i_1_n_7 }),
        .S({\dividend[23]_i_6_n_0 ,\dividend[23]_i_7_n_0 ,\dividend[23]_i_8_n_0 ,\dividend[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[23]_i_10 
       (.CI(\dividend_reg[19]_i_10_n_0 ),
        .CO({\dividend_reg[23]_i_10_n_0 ,\NLW_dividend_reg[23]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[20:17]),
        .S(p_0_in__0[20:17]));
  FDRE \dividend_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[27]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[24] ),
        .R(\<const0> ));
  FDRE \dividend_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[27]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE \dividend_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[27]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE \dividend_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[27]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[27] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[27]_i_1 
       (.CI(\dividend_reg[23]_i_1_n_0 ),
        .CO({\dividend_reg[27]_i_1_n_0 ,\NLW_dividend_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[27]_i_2_n_0 ,\dividend[27]_i_3_n_0 ,\dividend[27]_i_4_n_0 ,\dividend[27]_i_5_n_0 }),
        .O({\dividend_reg[27]_i_1_n_4 ,\dividend_reg[27]_i_1_n_5 ,\dividend_reg[27]_i_1_n_6 ,\dividend_reg[27]_i_1_n_7 }),
        .S({\dividend[27]_i_6_n_0 ,\dividend[27]_i_7_n_0 ,\dividend[27]_i_8_n_0 ,\dividend[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[27]_i_10 
       (.CI(\dividend_reg[23]_i_10_n_0 ),
        .CO({\dividend_reg[27]_i_10_n_0 ,\NLW_dividend_reg[27]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[24:21]),
        .S(p_0_in__0[24:21]));
  FDRE \dividend_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_7 ),
        .Q(\dividend_reg_n_0_[28] ),
        .R(\<const0> ));
  FDRE \dividend_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_6 ),
        .Q(\dividend_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE \dividend_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[3]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE \dividend_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_5 ),
        .Q(\dividend_reg_n_0_[30] ),
        .R(\<const0> ));
  FDRE \dividend_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_4 ),
        .Q(\dividend_reg_n_0_[31] ),
        .R(\<const0> ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_11 
       (.CI(\dividend_reg[31]_i_19_n_0 ),
        .CO({\dividend_reg[31]_i_11_n_0 ,\NLW_dividend_reg[31]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_20_n_0 ,\dividend[31]_i_21_n_0 ,\dividend[31]_i_22_n_0 ,\dividend[31]_i_23_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_17 
       (.CI(\dividend_reg[31]_i_18_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[31:29]),
        .S({\<const0> ,p_0_in__0[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_18 
       (.CI(\dividend_reg[27]_i_10_n_0 ),
        .CO({\dividend_reg[31]_i_18_n_0 ,\NLW_dividend_reg[31]_i_18_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[28:25]),
        .S(p_0_in__0[28:25]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_19 
       (.CI(\dividend_reg[31]_i_31_n_0 ),
        .CO({\dividend_reg[31]_i_19_n_0 ,\NLW_dividend_reg[31]_i_19_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_32_n_0 ,\dividend[31]_i_33_n_0 ,\dividend[31]_i_34_n_0 ,\dividend[31]_i_35_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_2 
       (.CI(\dividend_reg[27]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\dividend[31]_i_4_n_0 ,\dividend[31]_i_5_n_0 ,\dividend[31]_i_6_n_0 }),
        .O({\dividend_reg[31]_i_2_n_4 ,\dividend_reg[31]_i_2_n_5 ,\dividend_reg[31]_i_2_n_6 ,\dividend_reg[31]_i_2_n_7 }),
        .S({\dividend[31]_i_7_n_0 ,\dividend[31]_i_8_n_0 ,\dividend[31]_i_9_n_0 ,\dividend[31]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_3 
       (.CI(\dividend_reg[31]_i_11_n_0 ),
        .CO({\dividend_reg[31]_i_3_n_0 ,\NLW_dividend_reg[31]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_12_n_0 ,\dividend[31]_i_13_n_0 ,\dividend[31]_i_14_n_0 ,\dividend[31]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_31 
       (.CI(\dividend_reg[31]_i_36_n_0 ),
        .CO({\dividend_reg[31]_i_31_n_0 ,\NLW_dividend_reg[31]_i_31_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_37_n_0 ,\dividend[31]_i_38_n_0 ,\dividend[31]_i_39_n_0 ,\dividend[31]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_36 
       (.CI(\dividend_reg[31]_i_41_n_0 ),
        .CO({\dividend_reg[31]_i_36_n_0 ,\NLW_dividend_reg[31]_i_36_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[31]_i_42_n_0 ,\dividend[31]_i_43_n_0 ,\dividend[31]_i_44_n_0 ,\dividend[31]_i_45_n_0 }),
        .S({\dividend[31]_i_46_n_0 ,\dividend[31]_i_47_n_0 ,\dividend[31]_i_48_n_0 ,\dividend[31]_i_49_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_41 
       (.CI(\dividend_reg[31]_i_50_n_0 ),
        .CO({\dividend_reg[31]_i_41_n_0 ,\NLW_dividend_reg[31]_i_41_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[31]_i_51_n_0 ,\dividend[31]_i_52_n_0 ,\dividend[31]_i_53_n_0 ,\dividend[31]_i_54_n_0 }),
        .S({\dividend[31]_i_55_n_0 ,\dividend[31]_i_56_n_0 ,\dividend[31]_i_57_n_0 ,\dividend[31]_i_58_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_50 
       (.CI(\dividend_reg[31]_i_59_n_0 ),
        .CO({\dividend_reg[31]_i_50_n_0 ,\NLW_dividend_reg[31]_i_50_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[31]_i_60_n_0 ,\dividend[31]_i_61_n_0 ,\dividend[31]_i_62_n_0 ,\dividend[31]_i_63_n_0 }),
        .S({\dividend[31]_i_64_n_0 ,\dividend[31]_i_65_n_0 ,\dividend[31]_i_66_n_0 ,\dividend[31]_i_67_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_59 
       (.CI(\<const0> ),
        .CO({\dividend_reg[31]_i_59_n_0 ,\NLW_dividend_reg[31]_i_59_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\dividend[31]_i_68_n_0 ,\dividend[31]_i_69_n_0 ,\dividend[31]_i_70_n_0 ,\dividend[31]_i_71_n_0 }),
        .S({\dividend[31]_i_72_n_0 ,\dividend[31]_i_73_n_0 ,\dividend[31]_i_74_n_0 ,\dividend[31]_i_75_n_0 }));
  FDRE \dividend_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[3]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[3] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\dividend_reg[3]_i_1_n_0 ,\NLW_dividend_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\dividend[3]_i_2_n_0 ),
        .DI({\dividend[3]_i_3_n_0 ,\dividend[3]_i_4_n_0 ,\dividend[3]_i_5_n_0 ,\dividend[3]_i_6_n_0 }),
        .O({\dividend_reg[3]_i_1_n_4 ,\dividend_reg[3]_i_1_n_5 ,\dividend_reg[3]_i_1_n_6 ,\dividend_reg[3]_i_1_n_7 }),
        .S({\dividend[3]_i_7_n_0 ,\dividend[3]_i_8_n_0 ,\dividend[3]_i_9_n_0 ,\dividend[3]_i_10_n_0 }));
  FDRE \dividend_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE \dividend_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE \dividend_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE \dividend_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[7] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[7]_i_1 
       (.CI(\dividend_reg[3]_i_1_n_0 ),
        .CO({\dividend_reg[7]_i_1_n_0 ,\NLW_dividend_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[7]_i_2_n_0 ,\dividend[7]_i_3_n_0 ,\dividend[7]_i_4_n_0 ,\dividend[7]_i_5_n_0 }),
        .O({\dividend_reg[7]_i_1_n_4 ,\dividend_reg[7]_i_1_n_5 ,\dividend_reg[7]_i_1_n_6 ,\dividend_reg[7]_i_1_n_7 }),
        .S({\dividend[7]_i_6_n_0 ,\dividend[7]_i_7_n_0 ,\dividend[7]_i_8_n_0 ,\dividend[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[7]_i_10 
       (.CI(\<const0> ),
        .CO({\dividend_reg[7]_i_10_n_0 ,\NLW_dividend_reg[7]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(p_0_in__0[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[4:1]),
        .S(p_0_in__0[4:1]));
  FDRE \dividend_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[11]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE \dividend_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[11]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[9] ),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'h0100)) 
    \divisor[30]_i_1 
       (.I0(sys_rst_int),
        .I1(boot_reset),
        .I2(pcpi_wait_q),
        .I3(pcpi_div_wait),
        .O(\divisor[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \divisor[31]_i_1 
       (.I0(\divisor_reg[62]_0 [0]),
        .I1(pcpi_div_wait),
        .I2(pcpi_wait_q),
        .I3(\divisor_reg_n_0_[32] ),
        .O(\divisor[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[32]_i_1 
       (.I0(\divisor_reg_n_0_[33] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [1]),
        .I4(divisor2[1]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[33]_i_1 
       (.I0(\divisor_reg_n_0_[34] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [2]),
        .I4(divisor2[2]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[34]_i_1 
       (.I0(\divisor_reg_n_0_[35] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [3]),
        .I4(divisor2[3]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[35]_i_1 
       (.I0(\divisor_reg_n_0_[36] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [4]),
        .I4(divisor2[4]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[35]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_3 
       (.I0(\divisor_reg[62]_0 [0]),
        .O(p_0_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_4 
       (.I0(\divisor_reg[62]_0 [4]),
        .O(p_0_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_5 
       (.I0(\divisor_reg[62]_0 [3]),
        .O(p_0_out[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_6 
       (.I0(\divisor_reg[62]_0 [2]),
        .O(p_0_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_7 
       (.I0(\divisor_reg[62]_0 [1]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[36]_i_1 
       (.I0(\divisor_reg_n_0_[37] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [5]),
        .I4(divisor2[5]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[37]_i_1 
       (.I0(\divisor_reg_n_0_[38] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [6]),
        .I4(divisor2[6]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[38]_i_1 
       (.I0(\divisor_reg_n_0_[39] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [7]),
        .I4(divisor2[7]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[39]_i_1 
       (.I0(\divisor_reg_n_0_[40] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [8]),
        .I4(divisor2[8]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[39]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_3 
       (.I0(\divisor_reg[62]_0 [8]),
        .O(p_0_out[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_4 
       (.I0(\divisor_reg[62]_0 [7]),
        .O(p_0_out[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_5 
       (.I0(\divisor_reg[62]_0 [6]),
        .O(p_0_out[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_6 
       (.I0(\divisor_reg[62]_0 [5]),
        .O(p_0_out[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[40]_i_1 
       (.I0(\divisor_reg_n_0_[41] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [9]),
        .I4(divisor2[9]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[41]_i_1 
       (.I0(\divisor_reg_n_0_[42] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [10]),
        .I4(divisor2[10]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[42]_i_1 
       (.I0(\divisor_reg_n_0_[43] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [11]),
        .I4(divisor2[11]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[43]_i_1 
       (.I0(\divisor_reg_n_0_[44] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [12]),
        .I4(divisor2[12]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[43]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[43]_i_3 
       (.I0(\divisor_reg[62]_0 [12]),
        .O(p_0_out[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[43]_i_4 
       (.I0(\divisor_reg[62]_0 [11]),
        .O(p_0_out[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[43]_i_5 
       (.I0(\divisor_reg[62]_0 [10]),
        .O(p_0_out[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[43]_i_6 
       (.I0(\divisor_reg[62]_0 [9]),
        .O(p_0_out[9]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[44]_i_1 
       (.I0(\divisor_reg_n_0_[45] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [13]),
        .I4(divisor2[13]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[45]_i_1 
       (.I0(\divisor_reg_n_0_[46] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [14]),
        .I4(divisor2[14]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[46]_i_1 
       (.I0(\divisor_reg_n_0_[47] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [15]),
        .I4(divisor2[15]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[47]_i_1 
       (.I0(\divisor_reg_n_0_[48] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [16]),
        .I4(divisor2[16]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[47]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_3 
       (.I0(\divisor_reg[62]_0 [16]),
        .O(p_0_out[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_4 
       (.I0(\divisor_reg[62]_0 [15]),
        .O(p_0_out[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_5 
       (.I0(\divisor_reg[62]_0 [14]),
        .O(p_0_out[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_6 
       (.I0(\divisor_reg[62]_0 [13]),
        .O(p_0_out[13]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[48]_i_1 
       (.I0(\divisor_reg_n_0_[49] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [17]),
        .I4(divisor2[17]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[49]_i_1 
       (.I0(\divisor_reg_n_0_[50] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [18]),
        .I4(divisor2[18]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[50]_i_1 
       (.I0(\divisor_reg_n_0_[51] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [19]),
        .I4(divisor2[19]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[51]_i_1 
       (.I0(\divisor_reg_n_0_[52] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [20]),
        .I4(divisor2[20]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[51]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[51]_i_3 
       (.I0(\divisor_reg[62]_0 [20]),
        .O(p_0_out[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[51]_i_4 
       (.I0(\divisor_reg[62]_0 [19]),
        .O(p_0_out[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[51]_i_5 
       (.I0(\divisor_reg[62]_0 [18]),
        .O(p_0_out[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[51]_i_6 
       (.I0(\divisor_reg[62]_0 [17]),
        .O(p_0_out[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[52]_i_1 
       (.I0(\divisor_reg_n_0_[53] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [21]),
        .I4(divisor2[21]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[52]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[53]_i_1 
       (.I0(\divisor_reg_n_0_[54] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [22]),
        .I4(divisor2[22]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[54]_i_1 
       (.I0(\divisor_reg_n_0_[55] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [23]),
        .I4(divisor2[23]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[54]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[55]_i_1 
       (.I0(\divisor_reg_n_0_[56] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [24]),
        .I4(divisor2[24]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[55]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_3 
       (.I0(\divisor_reg[62]_0 [24]),
        .O(p_0_out[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_4 
       (.I0(\divisor_reg[62]_0 [23]),
        .O(p_0_out[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_5 
       (.I0(\divisor_reg[62]_0 [22]),
        .O(p_0_out[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_6 
       (.I0(\divisor_reg[62]_0 [21]),
        .O(p_0_out[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[56]_i_1 
       (.I0(\divisor_reg_n_0_[57] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [25]),
        .I4(divisor2[25]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[57]_i_1 
       (.I0(\divisor_reg_n_0_[58] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [26]),
        .I4(divisor2[26]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[58]_i_1 
       (.I0(\divisor_reg_n_0_[59] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [27]),
        .I4(divisor2[27]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[59]_i_1 
       (.I0(\divisor_reg_n_0_[60] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [28]),
        .I4(divisor2[28]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[59]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[59]_i_3 
       (.I0(\divisor_reg[62]_0 [28]),
        .O(p_0_out[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[59]_i_4 
       (.I0(\divisor_reg[62]_0 [27]),
        .O(p_0_out[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[59]_i_5 
       (.I0(\divisor_reg[62]_0 [26]),
        .O(p_0_out[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[59]_i_6 
       (.I0(\divisor_reg[62]_0 [25]),
        .O(p_0_out[25]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[60]_i_1 
       (.I0(\divisor_reg_n_0_[61] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [29]),
        .I4(divisor2[29]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[60]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[61]_i_1 
       (.I0(\divisor_reg_n_0_[62] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [30]),
        .I4(divisor2[30]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[61]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \divisor[61]_i_2 
       (.I0(pcpi_div_wait),
        .I1(pcpi_wait_q),
        .O(start));
  LUT5 #(
    .INIT(32'h04040444)) 
    \divisor[61]_i_3 
       (.I0(pcpi_wait_q),
        .I1(pcpi_div_wait),
        .I2(\divisor_reg[62]_0 [31]),
        .I3(p_0_in[3]),
        .I4(p_0_in[1]),
        .O(\divisor[61]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00A80000)) 
    \divisor[61]_i_4 
       (.I0(\divisor_reg[62]_0 [31]),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(pcpi_wait_q),
        .I4(pcpi_div_wait),
        .O(\divisor[61]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000002F)) 
    \divisor[62]_i_1 
       (.I0(pcpi_div_wait),
        .I1(pcpi_wait_q),
        .I2(\quotient_msk_reg[16]_0 ),
        .I3(boot_reset),
        .I4(sys_rst_int),
        .O(divisor));
  LUT6 #(
    .INIT(64'h0800080008000C00)) 
    \divisor[62]_i_2 
       (.I0(divisor2[31]),
        .I1(\divisor_reg[62]_0 [31]),
        .I2(pcpi_wait_q),
        .I3(pcpi_div_wait),
        .I4(p_0_in[3]),
        .I5(p_0_in[1]),
        .O(\divisor[62]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_4 
       (.I0(\divisor_reg[62]_0 [31]),
        .O(p_0_out[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_5 
       (.I0(\divisor_reg[62]_0 [30]),
        .O(p_0_out[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_6 
       (.I0(\divisor_reg[62]_0 [29]),
        .O(p_0_out[29]));
  FDRE \divisor_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[1] ),
        .Q(\divisor_reg_n_0_[0] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[11] ),
        .Q(\divisor_reg_n_0_[10] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[12] ),
        .Q(\divisor_reg_n_0_[11] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[13] ),
        .Q(\divisor_reg_n_0_[12] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[14] ),
        .Q(\divisor_reg_n_0_[13] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[15] ),
        .Q(\divisor_reg_n_0_[14] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[16] ),
        .Q(\divisor_reg_n_0_[15] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[17] ),
        .Q(\divisor_reg_n_0_[16] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[18] ),
        .Q(\divisor_reg_n_0_[17] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[19] ),
        .Q(\divisor_reg_n_0_[18] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[20] ),
        .Q(\divisor_reg_n_0_[19] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[2] ),
        .Q(\divisor_reg_n_0_[1] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[21] ),
        .Q(\divisor_reg_n_0_[20] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[22] ),
        .Q(\divisor_reg_n_0_[21] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[23] ),
        .Q(\divisor_reg_n_0_[22] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[24] ),
        .Q(\divisor_reg_n_0_[23] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[25] ),
        .Q(\divisor_reg_n_0_[24] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[26] ),
        .Q(\divisor_reg_n_0_[25] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[27] ),
        .Q(\divisor_reg_n_0_[26] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[28] ),
        .Q(\divisor_reg_n_0_[27] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[29] ),
        .Q(\divisor_reg_n_0_[28] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[30] ),
        .Q(\divisor_reg_n_0_[29] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[3] ),
        .Q(\divisor_reg_n_0_[2] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[31] ),
        .Q(\divisor_reg_n_0_[30] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[31]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[31] ),
        .R(\<const0> ));
  FDRE \divisor_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[32]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[32] ),
        .R(\<const0> ));
  FDRE \divisor_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[33]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[33] ),
        .R(\<const0> ));
  FDRE \divisor_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[34]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[34] ),
        .R(\<const0> ));
  FDRE \divisor_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[35]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[35] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[35]_i_2 
       (.CI(\<const0> ),
        .CO({\divisor_reg[35]_i_2_n_0 ,\NLW_divisor_reg[35]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(p_0_out[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[4:1]),
        .S(p_0_out[4:1]));
  FDRE \divisor_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[36]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[36] ),
        .R(\<const0> ));
  FDRE \divisor_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[37]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[37] ),
        .R(\<const0> ));
  FDRE \divisor_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[38]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[38] ),
        .R(\<const0> ));
  FDRE \divisor_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[39]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[39] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[39]_i_2 
       (.CI(\divisor_reg[35]_i_2_n_0 ),
        .CO({\divisor_reg[39]_i_2_n_0 ,\NLW_divisor_reg[39]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[8:5]),
        .S(p_0_out[8:5]));
  FDRE \divisor_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[4] ),
        .Q(\divisor_reg_n_0_[3] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[40]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[40] ),
        .R(\<const0> ));
  FDRE \divisor_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[41]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[41] ),
        .R(\<const0> ));
  FDRE \divisor_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[42]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[42] ),
        .R(\<const0> ));
  FDRE \divisor_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[43]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[43] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[43]_i_2 
       (.CI(\divisor_reg[39]_i_2_n_0 ),
        .CO({\divisor_reg[43]_i_2_n_0 ,\NLW_divisor_reg[43]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[12:9]),
        .S(p_0_out[12:9]));
  FDRE \divisor_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[44]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[44] ),
        .R(\<const0> ));
  FDRE \divisor_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[45]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[45] ),
        .R(\<const0> ));
  FDRE \divisor_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[46]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[46] ),
        .R(\<const0> ));
  FDRE \divisor_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[47]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[47] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[47]_i_2 
       (.CI(\divisor_reg[43]_i_2_n_0 ),
        .CO({\divisor_reg[47]_i_2_n_0 ,\NLW_divisor_reg[47]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[16:13]),
        .S(p_0_out[16:13]));
  FDRE \divisor_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[48]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[48] ),
        .R(\<const0> ));
  FDRE \divisor_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[49]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[49] ),
        .R(\<const0> ));
  FDRE \divisor_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[5] ),
        .Q(\divisor_reg_n_0_[4] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[50]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[50] ),
        .R(\<const0> ));
  FDRE \divisor_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[51]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[51] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[51]_i_2 
       (.CI(\divisor_reg[47]_i_2_n_0 ),
        .CO({\divisor_reg[51]_i_2_n_0 ,\NLW_divisor_reg[51]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[20:17]),
        .S(p_0_out[20:17]));
  FDRE \divisor_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[52]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[52] ),
        .R(\<const0> ));
  FDRE \divisor_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[53]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[53] ),
        .R(\<const0> ));
  FDRE \divisor_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[54]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[54] ),
        .R(\<const0> ));
  FDRE \divisor_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[55]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[55] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[55]_i_2 
       (.CI(\divisor_reg[51]_i_2_n_0 ),
        .CO({\divisor_reg[55]_i_2_n_0 ,\NLW_divisor_reg[55]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[24:21]),
        .S(p_0_out[24:21]));
  FDRE \divisor_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[56]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[56] ),
        .R(\<const0> ));
  FDRE \divisor_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[57]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[57] ),
        .R(\<const0> ));
  FDRE \divisor_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[58]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[58] ),
        .R(\<const0> ));
  FDRE \divisor_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[59]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[59] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[59]_i_2 
       (.CI(\divisor_reg[55]_i_2_n_0 ),
        .CO({\divisor_reg[59]_i_2_n_0 ,\NLW_divisor_reg[59]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[28:25]),
        .S(p_0_out[28:25]));
  FDRE \divisor_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[6] ),
        .Q(\divisor_reg_n_0_[5] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[60]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[60] ),
        .R(\<const0> ));
  FDRE \divisor_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[61]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[61] ),
        .R(\<const0> ));
  FDRE \divisor_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[62]_i_2_n_0 ),
        .Q(\divisor_reg_n_0_[62] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[62]_i_3 
       (.CI(\divisor_reg[59]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[31:29]),
        .S({\<const0> ,p_0_out[31:29]}));
  FDRE \divisor_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[7] ),
        .Q(\divisor_reg_n_0_[6] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[8] ),
        .Q(\divisor_reg_n_0_[7] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[9] ),
        .Q(\divisor_reg_n_0_[8] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[10] ),
        .Q(\divisor_reg_n_0_[9] ),
        .R(\divisor[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h02)) 
    instr_div_i_1
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[8]),
        .I2(instr_remu_reg_0[7]),
        .O(instr_div_i_1_n_0));
  FDRE instr_div_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_div_i_1_n_0),
        .Q(p_0_in[3]),
        .R(instr_rem_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h20)) 
    instr_divu_i_1
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[8]),
        .I2(instr_remu_reg_0[7]),
        .O(instr_divu_i_1_n_0));
  FDRE instr_divu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_divu_i_1_n_0),
        .Q(p_0_in[2]),
        .R(instr_rem_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    instr_rem_i_1
       (.I0(instr_remu_reg_0[0]),
        .I1(instr_remu_reg_0[1]),
        .I2(instr_remu_reg_0[4]),
        .I3(instr_remu_reg_0[5]),
        .I4(instr_rem_i_3_n_0),
        .I5(instr_rem_i_4_n_0),
        .O(instr_rem_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h20)) 
    instr_rem_i_2
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[7]),
        .I2(instr_remu_reg_0[8]),
        .O(instr_rem_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    instr_rem_i_3
       (.I0(boot_reset),
        .I1(sys_rst_int),
        .I2(instr_remu_reg_0[16]),
        .I3(instr_remu_reg_0[15]),
        .I4(\pcpi_timeout_counter_reg[0] ),
        .I5(pcpi_div_ready),
        .O(instr_rem_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    instr_rem_i_4
       (.I0(instr_remu_reg_0[2]),
        .I1(instr_remu_reg_0[12]),
        .I2(instr_remu_reg_0[3]),
        .I3(instr_remu_reg_0[6]),
        .I4(instr_rem_i_5_n_0),
        .O(instr_rem_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    instr_rem_i_5
       (.I0(instr_remu_reg_0[14]),
        .I1(instr_remu_reg_0[11]),
        .I2(instr_remu_reg_0[10]),
        .I3(instr_remu_reg_0[13]),
        .O(instr_rem_i_5_n_0));
  FDRE instr_rem_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_rem_i_2_n_0),
        .Q(p_0_in[1]),
        .R(instr_rem_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h80)) 
    instr_remu_i_1
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[8]),
        .I2(instr_remu_reg_0[7]),
        .O(instr_remu_i_1_n_0));
  FDRE instr_remu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_remu_i_1_n_0),
        .Q(instr_remu),
        .R(instr_rem_i_1_n_0));
  LUT6 #(
    .INIT(64'h0051005100510001)) 
    latched_store_i_2
       (.I0(Q[0]),
        .I1(\cpu_state_reg[6]_0 ),
        .I2(\cpu_state_reg[7] ),
        .I3(Q[2]),
        .I4(pcpi_div_ready),
        .I5(\cpu_state_reg[7]_0 ),
        .O(\cpu_state_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10130000)) 
    latched_store_i_4
       (.I0(pcpi_ready_reg_0),
        .I1(Q[2]),
        .I2(\cpu_state_reg[7] ),
        .I3(\cpu_state_reg[6]_0 ),
        .I4(latched_store_reg),
        .I5(latched_store_reg_0),
        .O(\cpu_state_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF32323202)) 
    mem_do_rinst_i_1
       (.I0(mem_do_rinst_reg_0),
        .I1(mem_do_rinst0),
        .I2(mem_do_rinst5_out),
        .I3(mem_do_rinst_reg_1),
        .I4(mem_do_rinst_i_4_n_0),
        .I5(mem_do_rinst_reg_2),
        .O(mem_do_rinst_reg));
  LUT6 #(
    .INIT(64'h0000000055555DDD)) 
    mem_do_rinst_i_2
       (.I0(Q[1]),
        .I1(\cpu_state_reg[6]_0 ),
        .I2(\cpu_state_reg[7] ),
        .I3(pcpi_ready_reg_0),
        .I4(Q[2]),
        .I5(mem_do_rinst_reg_3),
        .O(mem_do_rinst5_out));
  LUT6 #(
    .INIT(64'h00A000A8AAA0AAA8)) 
    mem_do_rinst_i_4
       (.I0(Q[1]),
        .I1(mem_do_rinst_reg_4),
        .I2(mem_do_rinst_reg_5),
        .I3(\cpu_state_reg[7] ),
        .I4(is_lui_auipc_jal),
        .I5(pcpi_ready_reg_0),
        .O(mem_do_rinst_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    outsign_i_1
       (.I0(outsign0),
        .I1(sys_rst_int),
        .I2(boot_reset),
        .I3(pcpi_wait_q),
        .I4(pcpi_div_wait),
        .I5(outsign_reg_n_0),
        .O(outsign_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_10
       (.I0(\divisor_reg[62]_0 [11]),
        .I1(\divisor_reg[62]_0 [10]),
        .I2(\divisor_reg[62]_0 [9]),
        .I3(\divisor_reg[62]_0 [8]),
        .O(outsign_i_10_n_0));
  LUT5 #(
    .INIT(32'hAEC0AA00)) 
    outsign_i_2
       (.I0(p_0_in[1]),
        .I1(outsign2),
        .I2(\divisor_reg[62]_0 [31]),
        .I3(\dividend_reg[31]_0 [31]),
        .I4(p_0_in[3]),
        .O(outsign0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outsign_i_3
       (.I0(outsign_i_4_n_0),
        .I1(outsign_i_5_n_0),
        .I2(\divisor_reg[62]_0 [25]),
        .I3(\divisor_reg[62]_0 [24]),
        .I4(\divisor_reg[62]_0 [23]),
        .I5(\divisor_reg[62]_0 [22]),
        .O(outsign2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outsign_i_4
       (.I0(outsign_i_6_n_0),
        .I1(\divisor_reg[62]_0 [26]),
        .I2(\divisor_reg[62]_0 [27]),
        .I3(\divisor_reg[62]_0 [28]),
        .I4(\divisor_reg[62]_0 [29]),
        .O(outsign_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outsign_i_5
       (.I0(\divisor_reg[62]_0 [17]),
        .I1(\divisor_reg[62]_0 [16]),
        .I2(outsign_i_7_n_0),
        .I3(outsign_i_8_n_0),
        .I4(outsign_i_9_n_0),
        .I5(outsign_i_10_n_0),
        .O(outsign_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outsign_i_6
       (.I0(\divisor_reg[62]_0 [18]),
        .I1(\divisor_reg[62]_0 [19]),
        .I2(\divisor_reg[62]_0 [20]),
        .I3(\divisor_reg[62]_0 [21]),
        .I4(\divisor_reg[62]_0 [31]),
        .I5(\divisor_reg[62]_0 [30]),
        .O(outsign_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_7
       (.I0(\divisor_reg[62]_0 [7]),
        .I1(\divisor_reg[62]_0 [6]),
        .I2(\divisor_reg[62]_0 [5]),
        .I3(\divisor_reg[62]_0 [4]),
        .O(outsign_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_8
       (.I0(\divisor_reg[62]_0 [3]),
        .I1(\divisor_reg[62]_0 [2]),
        .I2(\divisor_reg[62]_0 [1]),
        .I3(\divisor_reg[62]_0 [0]),
        .O(outsign_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_9
       (.I0(\divisor_reg[62]_0 [15]),
        .I1(\divisor_reg[62]_0 [14]),
        .I2(\divisor_reg[62]_0 [13]),
        .I3(\divisor_reg[62]_0 [12]),
        .O(outsign_i_9_n_0));
  FDRE outsign_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(outsign_i_1_n_0),
        .Q(outsign_reg_n_0),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \pcpi_rd[0]_i_1 
       (.I0(\quotient_reg_n_0_[0] ),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(\dividend_reg_n_0_[0] ),
        .O(\pcpi_rd[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[10]_i_1 
       (.I0(\pcpi_rd_reg[12]_i_2_n_6 ),
        .I1(pcpi_rd10_in[10]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[10] ),
        .I5(\quotient_reg_n_0_[10] ),
        .O(\pcpi_rd[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[11]_i_1 
       (.I0(\pcpi_rd_reg[12]_i_2_n_5 ),
        .I1(pcpi_rd10_in[11]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[11] ),
        .I5(\quotient_reg_n_0_[11] ),
        .O(\pcpi_rd[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[12]_i_1 
       (.I0(\pcpi_rd_reg[12]_i_2_n_4 ),
        .I1(pcpi_rd10_in[12]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[12] ),
        .I5(\quotient_reg_n_0_[12] ),
        .O(\pcpi_rd[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_10 
       (.I0(\quotient_reg_n_0_[10] ),
        .O(\pcpi_rd[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_11 
       (.I0(\quotient_reg_n_0_[9] ),
        .O(\pcpi_rd[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_4 
       (.I0(\dividend_reg_n_0_[12] ),
        .O(\pcpi_rd[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_5 
       (.I0(\dividend_reg_n_0_[11] ),
        .O(\pcpi_rd[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_6 
       (.I0(\dividend_reg_n_0_[10] ),
        .O(\pcpi_rd[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_7 
       (.I0(\dividend_reg_n_0_[9] ),
        .O(\pcpi_rd[12]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_8 
       (.I0(\quotient_reg_n_0_[12] ),
        .O(\pcpi_rd[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_9 
       (.I0(\quotient_reg_n_0_[11] ),
        .O(\pcpi_rd[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[13]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_7 ),
        .I1(pcpi_rd10_in[13]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[13] ),
        .I5(\quotient_reg_n_0_[13] ),
        .O(\pcpi_rd[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[14]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_6 ),
        .I1(pcpi_rd10_in[14]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[14] ),
        .I5(\quotient_reg_n_0_[14] ),
        .O(\pcpi_rd[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[15]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_5 ),
        .I1(pcpi_rd10_in[15]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[15] ),
        .I5(\quotient_reg_n_0_[15] ),
        .O(\pcpi_rd[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[16]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_4 ),
        .I1(pcpi_rd10_in[16]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[16] ),
        .I5(\quotient_reg_n_0_[16] ),
        .O(\pcpi_rd[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_10 
       (.I0(\quotient_reg_n_0_[14] ),
        .O(\pcpi_rd[16]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_11 
       (.I0(\quotient_reg_n_0_[13] ),
        .O(\pcpi_rd[16]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_4 
       (.I0(\dividend_reg_n_0_[16] ),
        .O(\pcpi_rd[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_5 
       (.I0(\dividend_reg_n_0_[15] ),
        .O(\pcpi_rd[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_6 
       (.I0(\dividend_reg_n_0_[14] ),
        .O(\pcpi_rd[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_7 
       (.I0(\dividend_reg_n_0_[13] ),
        .O(\pcpi_rd[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_8 
       (.I0(\quotient_reg_n_0_[16] ),
        .O(\pcpi_rd[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_9 
       (.I0(\quotient_reg_n_0_[15] ),
        .O(\pcpi_rd[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[17]_i_1 
       (.I0(\pcpi_rd_reg[20]_i_2_n_7 ),
        .I1(pcpi_rd10_in[17]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[17] ),
        .I5(\quotient_reg_n_0_[17] ),
        .O(\pcpi_rd[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[18]_i_1 
       (.I0(\pcpi_rd_reg[20]_i_2_n_6 ),
        .I1(pcpi_rd10_in[18]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[18] ),
        .I5(\quotient_reg_n_0_[18] ),
        .O(\pcpi_rd[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[19]_i_1 
       (.I0(\pcpi_rd_reg[20]_i_2_n_5 ),
        .I1(pcpi_rd10_in[19]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[19] ),
        .I5(\quotient_reg_n_0_[19] ),
        .O(\pcpi_rd[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[1]_i_1 
       (.I0(\pcpi_rd_reg[4]_i_2_n_7 ),
        .I1(pcpi_rd10_in[1]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[1] ),
        .I5(\quotient_reg_n_0_[1] ),
        .O(\pcpi_rd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[20]_i_1 
       (.I0(\pcpi_rd_reg[20]_i_2_n_4 ),
        .I1(pcpi_rd10_in[20]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[20] ),
        .I5(\quotient_reg_n_0_[20] ),
        .O(\pcpi_rd[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_10 
       (.I0(\quotient_reg_n_0_[18] ),
        .O(\pcpi_rd[20]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_11 
       (.I0(\quotient_reg_n_0_[17] ),
        .O(\pcpi_rd[20]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_4 
       (.I0(\dividend_reg_n_0_[20] ),
        .O(\pcpi_rd[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_5 
       (.I0(\dividend_reg_n_0_[19] ),
        .O(\pcpi_rd[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_6 
       (.I0(\dividend_reg_n_0_[18] ),
        .O(\pcpi_rd[20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_7 
       (.I0(\dividend_reg_n_0_[17] ),
        .O(\pcpi_rd[20]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_8 
       (.I0(\quotient_reg_n_0_[20] ),
        .O(\pcpi_rd[20]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_9 
       (.I0(\quotient_reg_n_0_[19] ),
        .O(\pcpi_rd[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[21]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_7 ),
        .I1(pcpi_rd10_in[21]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[21] ),
        .I5(\quotient_reg_n_0_[21] ),
        .O(\pcpi_rd[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[22]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_6 ),
        .I1(pcpi_rd10_in[22]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[22] ),
        .I5(\quotient_reg_n_0_[22] ),
        .O(\pcpi_rd[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[23]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_5 ),
        .I1(pcpi_rd10_in[23]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[23] ),
        .I5(\quotient_reg_n_0_[23] ),
        .O(\pcpi_rd[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[24]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_4 ),
        .I1(pcpi_rd10_in[24]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[24] ),
        .I5(\quotient_reg_n_0_[24] ),
        .O(\pcpi_rd[24]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_10 
       (.I0(\quotient_reg_n_0_[22] ),
        .O(\pcpi_rd[24]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_11 
       (.I0(\quotient_reg_n_0_[21] ),
        .O(\pcpi_rd[24]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_4 
       (.I0(\dividend_reg_n_0_[24] ),
        .O(\pcpi_rd[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_5 
       (.I0(\dividend_reg_n_0_[23] ),
        .O(\pcpi_rd[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_6 
       (.I0(\dividend_reg_n_0_[22] ),
        .O(\pcpi_rd[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_7 
       (.I0(\dividend_reg_n_0_[21] ),
        .O(\pcpi_rd[24]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_8 
       (.I0(\quotient_reg_n_0_[24] ),
        .O(\pcpi_rd[24]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_9 
       (.I0(\quotient_reg_n_0_[23] ),
        .O(\pcpi_rd[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[25]_i_1 
       (.I0(\pcpi_rd_reg[28]_i_2_n_7 ),
        .I1(pcpi_rd10_in[25]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[25] ),
        .I5(\quotient_reg_n_0_[25] ),
        .O(\pcpi_rd[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[26]_i_1 
       (.I0(\pcpi_rd_reg[28]_i_2_n_6 ),
        .I1(pcpi_rd10_in[26]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[26] ),
        .I5(\quotient_reg_n_0_[26] ),
        .O(\pcpi_rd[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[27]_i_1 
       (.I0(\pcpi_rd_reg[28]_i_2_n_5 ),
        .I1(pcpi_rd10_in[27]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[27] ),
        .I5(\quotient_reg_n_0_[27] ),
        .O(\pcpi_rd[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[28]_i_1 
       (.I0(\pcpi_rd_reg[28]_i_2_n_4 ),
        .I1(pcpi_rd10_in[28]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[28] ),
        .I5(\quotient_reg_n_0_[28] ),
        .O(\pcpi_rd[28]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_10 
       (.I0(\quotient_reg_n_0_[26] ),
        .O(\pcpi_rd[28]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_11 
       (.I0(\quotient_reg_n_0_[25] ),
        .O(\pcpi_rd[28]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_4 
       (.I0(\dividend_reg_n_0_[28] ),
        .O(\pcpi_rd[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_5 
       (.I0(\dividend_reg_n_0_[27] ),
        .O(\pcpi_rd[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_6 
       (.I0(\dividend_reg_n_0_[26] ),
        .O(\pcpi_rd[28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_7 
       (.I0(\dividend_reg_n_0_[25] ),
        .O(\pcpi_rd[28]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_8 
       (.I0(\quotient_reg_n_0_[28] ),
        .O(\pcpi_rd[28]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_9 
       (.I0(\quotient_reg_n_0_[27] ),
        .O(\pcpi_rd[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[29]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_7 ),
        .I1(pcpi_rd10_in[29]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[29] ),
        .I5(\quotient_reg_n_0_[29] ),
        .O(\pcpi_rd[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[2]_i_1 
       (.I0(\pcpi_rd_reg[4]_i_2_n_6 ),
        .I1(pcpi_rd10_in[2]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[2] ),
        .I5(\quotient_reg_n_0_[2] ),
        .O(\pcpi_rd[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[30]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_6 ),
        .I1(pcpi_rd10_in[30]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[30] ),
        .I5(\quotient_reg_n_0_[30] ),
        .O(\pcpi_rd[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[31]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_5 ),
        .I1(pcpi_rd10_in[31]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[31] ),
        .I5(\quotient_reg_n_0_[31] ),
        .O(\pcpi_rd[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_10 
       (.I0(\quotient_reg_n_0_[29] ),
        .O(\pcpi_rd[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pcpi_rd[31]_i_4 
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .O(pcpi_rd1));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_5 
       (.I0(\dividend_reg_n_0_[31] ),
        .O(\pcpi_rd[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_6 
       (.I0(\dividend_reg_n_0_[30] ),
        .O(\pcpi_rd[31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_7 
       (.I0(\dividend_reg_n_0_[29] ),
        .O(\pcpi_rd[31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_8 
       (.I0(\quotient_reg_n_0_[31] ),
        .O(\pcpi_rd[31]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_9 
       (.I0(\quotient_reg_n_0_[30] ),
        .O(\pcpi_rd[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[3]_i_1 
       (.I0(\pcpi_rd_reg[4]_i_2_n_5 ),
        .I1(pcpi_rd10_in[3]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[3] ),
        .I5(\quotient_reg_n_0_[3] ),
        .O(\pcpi_rd[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[4]_i_1 
       (.I0(\pcpi_rd_reg[4]_i_2_n_4 ),
        .I1(pcpi_rd10_in[4]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[4] ),
        .I5(\quotient_reg_n_0_[4] ),
        .O(\pcpi_rd[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_10 
       (.I0(\quotient_reg_n_0_[4] ),
        .O(\pcpi_rd[4]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_11 
       (.I0(\quotient_reg_n_0_[3] ),
        .O(\pcpi_rd[4]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_12 
       (.I0(\quotient_reg_n_0_[2] ),
        .O(\pcpi_rd[4]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_13 
       (.I0(\quotient_reg_n_0_[1] ),
        .O(\pcpi_rd[4]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_4 
       (.I0(\dividend_reg_n_0_[0] ),
        .O(\pcpi_rd[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_5 
       (.I0(\dividend_reg_n_0_[4] ),
        .O(\pcpi_rd[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_6 
       (.I0(\dividend_reg_n_0_[3] ),
        .O(\pcpi_rd[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_7 
       (.I0(\dividend_reg_n_0_[2] ),
        .O(\pcpi_rd[4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_8 
       (.I0(\dividend_reg_n_0_[1] ),
        .O(\pcpi_rd[4]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_9 
       (.I0(\quotient_reg_n_0_[0] ),
        .O(\pcpi_rd[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[5]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_7 ),
        .I1(pcpi_rd10_in[5]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[5] ),
        .I5(\quotient_reg_n_0_[5] ),
        .O(\pcpi_rd[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[6]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_6 ),
        .I1(pcpi_rd10_in[6]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[6] ),
        .I5(\quotient_reg_n_0_[6] ),
        .O(\pcpi_rd[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[7]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_5 ),
        .I1(pcpi_rd10_in[7]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[7] ),
        .I5(\quotient_reg_n_0_[7] ),
        .O(\pcpi_rd[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[8]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_4 ),
        .I1(pcpi_rd10_in[8]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[8] ),
        .I5(\quotient_reg_n_0_[8] ),
        .O(\pcpi_rd[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_10 
       (.I0(\quotient_reg_n_0_[6] ),
        .O(\pcpi_rd[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_11 
       (.I0(\quotient_reg_n_0_[5] ),
        .O(\pcpi_rd[8]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_4 
       (.I0(\dividend_reg_n_0_[8] ),
        .O(\pcpi_rd[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_5 
       (.I0(\dividend_reg_n_0_[7] ),
        .O(\pcpi_rd[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_6 
       (.I0(\dividend_reg_n_0_[6] ),
        .O(\pcpi_rd[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_7 
       (.I0(\dividend_reg_n_0_[5] ),
        .O(\pcpi_rd[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_8 
       (.I0(\quotient_reg_n_0_[8] ),
        .O(\pcpi_rd[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_9 
       (.I0(\quotient_reg_n_0_[7] ),
        .O(\pcpi_rd[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[9]_i_1 
       (.I0(\pcpi_rd_reg[12]_i_2_n_7 ),
        .I1(pcpi_rd10_in[9]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[9] ),
        .I5(\quotient_reg_n_0_[9] ),
        .O(\pcpi_rd[9]_i_1_n_0 ));
  FDRE \pcpi_rd_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[0]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [0]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[10]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [10]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[11]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [11]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[12]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [12]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[12]_i_2 
       (.CI(\pcpi_rd_reg[8]_i_2_n_0 ),
        .CO({\pcpi_rd_reg[12]_i_2_n_0 ,\NLW_pcpi_rd_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[12]_i_2_n_4 ,\pcpi_rd_reg[12]_i_2_n_5 ,\pcpi_rd_reg[12]_i_2_n_6 ,\pcpi_rd_reg[12]_i_2_n_7 }),
        .S({\pcpi_rd[12]_i_4_n_0 ,\pcpi_rd[12]_i_5_n_0 ,\pcpi_rd[12]_i_6_n_0 ,\pcpi_rd[12]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[12]_i_3 
       (.CI(\pcpi_rd_reg[8]_i_3_n_0 ),
        .CO({\pcpi_rd_reg[12]_i_3_n_0 ,\NLW_pcpi_rd_reg[12]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[12:9]),
        .S({\pcpi_rd[12]_i_8_n_0 ,\pcpi_rd[12]_i_9_n_0 ,\pcpi_rd[12]_i_10_n_0 ,\pcpi_rd[12]_i_11_n_0 }));
  FDRE \pcpi_rd_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[13]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [13]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[14]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [14]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[15]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [15]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[16]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [16]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[16]_i_2 
       (.CI(\pcpi_rd_reg[12]_i_2_n_0 ),
        .CO({\pcpi_rd_reg[16]_i_2_n_0 ,\NLW_pcpi_rd_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[16]_i_2_n_4 ,\pcpi_rd_reg[16]_i_2_n_5 ,\pcpi_rd_reg[16]_i_2_n_6 ,\pcpi_rd_reg[16]_i_2_n_7 }),
        .S({\pcpi_rd[16]_i_4_n_0 ,\pcpi_rd[16]_i_5_n_0 ,\pcpi_rd[16]_i_6_n_0 ,\pcpi_rd[16]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[16]_i_3 
       (.CI(\pcpi_rd_reg[12]_i_3_n_0 ),
        .CO({\pcpi_rd_reg[16]_i_3_n_0 ,\NLW_pcpi_rd_reg[16]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[16:13]),
        .S({\pcpi_rd[16]_i_8_n_0 ,\pcpi_rd[16]_i_9_n_0 ,\pcpi_rd[16]_i_10_n_0 ,\pcpi_rd[16]_i_11_n_0 }));
  FDRE \pcpi_rd_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[17]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [17]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[18]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [18]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[19]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [19]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[1]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [1]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[20]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [20]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[20]_i_2 
       (.CI(\pcpi_rd_reg[16]_i_2_n_0 ),
        .CO({\pcpi_rd_reg[20]_i_2_n_0 ,\NLW_pcpi_rd_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[20]_i_2_n_4 ,\pcpi_rd_reg[20]_i_2_n_5 ,\pcpi_rd_reg[20]_i_2_n_6 ,\pcpi_rd_reg[20]_i_2_n_7 }),
        .S({\pcpi_rd[20]_i_4_n_0 ,\pcpi_rd[20]_i_5_n_0 ,\pcpi_rd[20]_i_6_n_0 ,\pcpi_rd[20]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[20]_i_3 
       (.CI(\pcpi_rd_reg[16]_i_3_n_0 ),
        .CO({\pcpi_rd_reg[20]_i_3_n_0 ,\NLW_pcpi_rd_reg[20]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[20:17]),
        .S({\pcpi_rd[20]_i_8_n_0 ,\pcpi_rd[20]_i_9_n_0 ,\pcpi_rd[20]_i_10_n_0 ,\pcpi_rd[20]_i_11_n_0 }));
  FDRE \pcpi_rd_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[21]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [21]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[22]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [22]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[23]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [23]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[24]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [24]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[24]_i_2 
       (.CI(\pcpi_rd_reg[20]_i_2_n_0 ),
        .CO({\pcpi_rd_reg[24]_i_2_n_0 ,\NLW_pcpi_rd_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[24]_i_2_n_4 ,\pcpi_rd_reg[24]_i_2_n_5 ,\pcpi_rd_reg[24]_i_2_n_6 ,\pcpi_rd_reg[24]_i_2_n_7 }),
        .S({\pcpi_rd[24]_i_4_n_0 ,\pcpi_rd[24]_i_5_n_0 ,\pcpi_rd[24]_i_6_n_0 ,\pcpi_rd[24]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[24]_i_3 
       (.CI(\pcpi_rd_reg[20]_i_3_n_0 ),
        .CO({\pcpi_rd_reg[24]_i_3_n_0 ,\NLW_pcpi_rd_reg[24]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[24:21]),
        .S({\pcpi_rd[24]_i_8_n_0 ,\pcpi_rd[24]_i_9_n_0 ,\pcpi_rd[24]_i_10_n_0 ,\pcpi_rd[24]_i_11_n_0 }));
  FDRE \pcpi_rd_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[25]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [25]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[26]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [26]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[27]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [27]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[28]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [28]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[28]_i_2 
       (.CI(\pcpi_rd_reg[24]_i_2_n_0 ),
        .CO({\pcpi_rd_reg[28]_i_2_n_0 ,\NLW_pcpi_rd_reg[28]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[28]_i_2_n_4 ,\pcpi_rd_reg[28]_i_2_n_5 ,\pcpi_rd_reg[28]_i_2_n_6 ,\pcpi_rd_reg[28]_i_2_n_7 }),
        .S({\pcpi_rd[28]_i_4_n_0 ,\pcpi_rd[28]_i_5_n_0 ,\pcpi_rd[28]_i_6_n_0 ,\pcpi_rd[28]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[28]_i_3 
       (.CI(\pcpi_rd_reg[24]_i_3_n_0 ),
        .CO({\pcpi_rd_reg[28]_i_3_n_0 ,\NLW_pcpi_rd_reg[28]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[28:25]),
        .S({\pcpi_rd[28]_i_8_n_0 ,\pcpi_rd[28]_i_9_n_0 ,\pcpi_rd[28]_i_10_n_0 ,\pcpi_rd[28]_i_11_n_0 }));
  FDRE \pcpi_rd_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[29]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [29]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[2]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [2]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[30]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [30]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[31]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [31]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[31]_i_2 
       (.CI(\pcpi_rd_reg[28]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[31]_i_2_n_5 ,\pcpi_rd_reg[31]_i_2_n_6 ,\pcpi_rd_reg[31]_i_2_n_7 }),
        .S({\<const0> ,\pcpi_rd[31]_i_5_n_0 ,\pcpi_rd[31]_i_6_n_0 ,\pcpi_rd[31]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[31]_i_3 
       (.CI(\pcpi_rd_reg[28]_i_3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[31:29]),
        .S({\<const0> ,\pcpi_rd[31]_i_8_n_0 ,\pcpi_rd[31]_i_9_n_0 ,\pcpi_rd[31]_i_10_n_0 }));
  FDRE \pcpi_rd_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[3]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [3]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[4]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [4]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[4]_i_2 
       (.CI(\<const0> ),
        .CO({\pcpi_rd_reg[4]_i_2_n_0 ,\NLW_pcpi_rd_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\pcpi_rd[4]_i_4_n_0 ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[4]_i_2_n_4 ,\pcpi_rd_reg[4]_i_2_n_5 ,\pcpi_rd_reg[4]_i_2_n_6 ,\pcpi_rd_reg[4]_i_2_n_7 }),
        .S({\pcpi_rd[4]_i_5_n_0 ,\pcpi_rd[4]_i_6_n_0 ,\pcpi_rd[4]_i_7_n_0 ,\pcpi_rd[4]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[4]_i_3 
       (.CI(\<const0> ),
        .CO({\pcpi_rd_reg[4]_i_3_n_0 ,\NLW_pcpi_rd_reg[4]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\pcpi_rd[4]_i_9_n_0 ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[4:1]),
        .S({\pcpi_rd[4]_i_10_n_0 ,\pcpi_rd[4]_i_11_n_0 ,\pcpi_rd[4]_i_12_n_0 ,\pcpi_rd[4]_i_13_n_0 }));
  FDRE \pcpi_rd_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[5]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [5]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[6]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [6]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[7]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [7]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[8]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [8]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[8]_i_2 
       (.CI(\pcpi_rd_reg[4]_i_2_n_0 ),
        .CO({\pcpi_rd_reg[8]_i_2_n_0 ,\NLW_pcpi_rd_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[8]_i_2_n_4 ,\pcpi_rd_reg[8]_i_2_n_5 ,\pcpi_rd_reg[8]_i_2_n_6 ,\pcpi_rd_reg[8]_i_2_n_7 }),
        .S({\pcpi_rd[8]_i_4_n_0 ,\pcpi_rd[8]_i_5_n_0 ,\pcpi_rd[8]_i_6_n_0 ,\pcpi_rd[8]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[8]_i_3 
       (.CI(\pcpi_rd_reg[4]_i_3_n_0 ),
        .CO({\pcpi_rd_reg[8]_i_3_n_0 ,\NLW_pcpi_rd_reg[8]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[8:5]),
        .S({\pcpi_rd[8]_i_8_n_0 ,\pcpi_rd[8]_i_9_n_0 ,\pcpi_rd[8]_i_10_n_0 ,\pcpi_rd[8]_i_11_n_0 }));
  FDRE \pcpi_rd_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[9]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [9]),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h000D0000)) 
    pcpi_ready_i_1
       (.I0(pcpi_div_wait),
        .I1(pcpi_wait_q),
        .I2(boot_reset),
        .I3(sys_rst_int),
        .I4(\quotient_msk_reg[16]_0 ),
        .O(pcpi_ready_i_1_n_0));
  FDRE pcpi_ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_ready_i_1_n_0),
        .Q(pcpi_div_ready),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \pcpi_timeout_counter[3]_i_1 
       (.I0(pcpi_div_wait),
        .I1(\pcpi_timeout_counter_reg[0] ),
        .I2(boot_reset),
        .I3(sys_rst_int),
        .O(SS));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    pcpi_wait_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[3]),
        .I2(instr_remu),
        .I3(p_0_in[2]),
        .I4(boot_reset),
        .I5(sys_rst_int),
        .O(pcpi_wait0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h02)) 
    pcpi_wait_q_i_1
       (.I0(pcpi_div_wait),
        .I1(sys_rst_int),
        .I2(boot_reset),
        .O(pcpi_wait_q0));
  FDRE pcpi_wait_q_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_wait_q0),
        .Q(pcpi_wait_q),
        .R(\<const0> ));
  FDRE pcpi_wait_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_wait0),
        .Q(pcpi_div_wait),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[0]_i_1 
       (.I0(\quotient_reg_n_0_[0] ),
        .I1(\quotient_msk_reg_n_0_[0] ),
        .O(\quotient[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[10]_i_1 
       (.I0(\quotient_reg_n_0_[10] ),
        .I1(\quotient_msk_reg_n_0_[10] ),
        .O(\quotient[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[11]_i_1 
       (.I0(\quotient_reg_n_0_[11] ),
        .I1(\quotient_msk_reg_n_0_[11] ),
        .O(\quotient[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[12]_i_1 
       (.I0(\quotient_reg_n_0_[12] ),
        .I1(\quotient_msk_reg_n_0_[12] ),
        .O(\quotient[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[13]_i_1 
       (.I0(\quotient_reg_n_0_[13] ),
        .I1(\quotient_msk_reg_n_0_[13] ),
        .O(\quotient[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[14]_i_1 
       (.I0(\quotient_reg_n_0_[14] ),
        .I1(\quotient_msk_reg_n_0_[14] ),
        .O(\quotient[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[15]_i_1 
       (.I0(\quotient_reg_n_0_[15] ),
        .I1(\quotient_msk_reg_n_0_[15] ),
        .O(\quotient[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[16]_i_1 
       (.I0(\quotient_reg_n_0_[16] ),
        .I1(\quotient_msk_reg_n_0_[16] ),
        .O(\quotient[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[17]_i_1 
       (.I0(\quotient_reg_n_0_[17] ),
        .I1(\quotient_msk_reg_n_0_[17] ),
        .O(\quotient[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[18]_i_1 
       (.I0(\quotient_reg_n_0_[18] ),
        .I1(\quotient_msk_reg_n_0_[18] ),
        .O(\quotient[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[19]_i_1 
       (.I0(\quotient_reg_n_0_[19] ),
        .I1(\quotient_msk_reg_n_0_[19] ),
        .O(\quotient[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[1]_i_1 
       (.I0(\quotient_reg_n_0_[1] ),
        .I1(\quotient_msk_reg_n_0_[1] ),
        .O(\quotient[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[20]_i_1 
       (.I0(\quotient_reg_n_0_[20] ),
        .I1(\quotient_msk_reg_n_0_[20] ),
        .O(\quotient[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[21]_i_1 
       (.I0(\quotient_reg_n_0_[21] ),
        .I1(\quotient_msk_reg_n_0_[21] ),
        .O(\quotient[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[22]_i_1 
       (.I0(\quotient_reg_n_0_[22] ),
        .I1(\quotient_msk_reg_n_0_[22] ),
        .O(\quotient[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[23]_i_1 
       (.I0(\quotient_reg_n_0_[23] ),
        .I1(\quotient_msk_reg_n_0_[23] ),
        .O(\quotient[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[24]_i_1 
       (.I0(\quotient_reg_n_0_[24] ),
        .I1(\quotient_msk_reg_n_0_[24] ),
        .O(\quotient[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[25]_i_1 
       (.I0(\quotient_reg_n_0_[25] ),
        .I1(\quotient_msk_reg_n_0_[25] ),
        .O(\quotient[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[26]_i_1 
       (.I0(\quotient_reg_n_0_[26] ),
        .I1(\quotient_msk_reg_n_0_[26] ),
        .O(\quotient[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[27]_i_1 
       (.I0(\quotient_reg_n_0_[27] ),
        .I1(\quotient_msk_reg_n_0_[27] ),
        .O(\quotient[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[28]_i_1 
       (.I0(\quotient_reg_n_0_[28] ),
        .I1(\quotient_msk_reg_n_0_[28] ),
        .O(\quotient[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[29]_i_1 
       (.I0(\quotient_reg_n_0_[29] ),
        .I1(\quotient_msk_reg_n_0_[29] ),
        .O(\quotient[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[2]_i_1 
       (.I0(\quotient_reg_n_0_[2] ),
        .I1(\quotient_msk_reg_n_0_[2] ),
        .O(\quotient[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[30]_i_1 
       (.I0(\quotient_reg_n_0_[30] ),
        .I1(\quotient_msk_reg_n_0_[30] ),
        .O(\quotient[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \quotient[31]_i_1 
       (.I0(\quotient_msk_reg[16]_0 ),
        .I1(boot_reset),
        .I2(sys_rst_int),
        .I3(\dividend_reg[31]_i_3_n_0 ),
        .O(quotient));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[31]_i_2 
       (.I0(\quotient_reg_n_0_[31] ),
        .I1(\quotient_msk_reg_n_0_[31] ),
        .O(\quotient[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[3]_i_1 
       (.I0(\quotient_reg_n_0_[3] ),
        .I1(\quotient_msk_reg_n_0_[3] ),
        .O(\quotient[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[4]_i_1 
       (.I0(\quotient_reg_n_0_[4] ),
        .I1(\quotient_msk_reg_n_0_[4] ),
        .O(\quotient[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[5]_i_1 
       (.I0(\quotient_reg_n_0_[5] ),
        .I1(\quotient_msk_reg_n_0_[5] ),
        .O(\quotient[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[6]_i_1 
       (.I0(\quotient_reg_n_0_[6] ),
        .I1(\quotient_msk_reg_n_0_[6] ),
        .O(\quotient[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[7]_i_1 
       (.I0(\quotient_reg_n_0_[7] ),
        .I1(\quotient_msk_reg_n_0_[7] ),
        .O(\quotient[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[8]_i_1 
       (.I0(\quotient_reg_n_0_[8] ),
        .I1(\quotient_msk_reg_n_0_[8] ),
        .O(\quotient[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[9]_i_1 
       (.I0(\quotient_reg_n_0_[9] ),
        .I1(\quotient_msk_reg_n_0_[9] ),
        .O(\quotient[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \quotient_msk[31]_i_1 
       (.I0(sys_rst_int),
        .I1(boot_reset),
        .I2(pcpi_wait_q),
        .I3(pcpi_div_wait),
        .O(\quotient_msk[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \quotient_msk[31]_i_10 
       (.I0(\quotient_msk_reg_n_0_[3] ),
        .I1(\quotient_msk_reg_n_0_[2] ),
        .I2(\quotient_msk_reg_n_0_[1] ),
        .I3(\quotient_msk_reg_n_0_[0] ),
        .O(\quotient_msk[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \quotient_msk[31]_i_3 
       (.I0(\quotient_msk[31]_i_4_n_0 ),
        .I1(\quotient_msk[31]_i_5_n_0 ),
        .I2(\quotient_msk_reg_n_0_[16] ),
        .I3(\quotient_msk_reg_n_0_[17] ),
        .I4(\quotient_msk_reg_n_0_[18] ),
        .I5(\quotient_msk[31]_i_6_n_0 ),
        .O(\quotient_msk_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \quotient_msk[31]_i_4 
       (.I0(\quotient_msk_reg_n_0_[27] ),
        .I1(\quotient_msk_reg_n_0_[28] ),
        .I2(\quotient_msk_reg_n_0_[29] ),
        .I3(\quotient_msk_reg_n_0_[30] ),
        .I4(\quotient_msk_reg_n_0_[31] ),
        .I5(running),
        .O(\quotient_msk[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \quotient_msk[31]_i_5 
       (.I0(\quotient_msk_reg_n_0_[19] ),
        .I1(\quotient_msk_reg_n_0_[20] ),
        .I2(\quotient_msk_reg_n_0_[21] ),
        .I3(\quotient_msk_reg_n_0_[22] ),
        .I4(\quotient_msk[31]_i_7_n_0 ),
        .O(\quotient_msk[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \quotient_msk[31]_i_6 
       (.I0(\quotient_msk[31]_i_8_n_0 ),
        .I1(\quotient_msk_reg_n_0_[15] ),
        .I2(\quotient_msk_reg_n_0_[14] ),
        .I3(\quotient_msk_reg_n_0_[13] ),
        .I4(\quotient_msk_reg_n_0_[12] ),
        .I5(\quotient_msk[31]_i_9_n_0 ),
        .O(\quotient_msk[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \quotient_msk[31]_i_7 
       (.I0(\quotient_msk_reg_n_0_[26] ),
        .I1(\quotient_msk_reg_n_0_[25] ),
        .I2(\quotient_msk_reg_n_0_[24] ),
        .I3(\quotient_msk_reg_n_0_[23] ),
        .O(\quotient_msk[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \quotient_msk[31]_i_8 
       (.I0(\quotient_msk_reg_n_0_[11] ),
        .I1(\quotient_msk_reg_n_0_[10] ),
        .I2(\quotient_msk_reg_n_0_[9] ),
        .I3(\quotient_msk_reg_n_0_[8] ),
        .O(\quotient_msk[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \quotient_msk[31]_i_9 
       (.I0(\quotient_msk_reg_n_0_[4] ),
        .I1(\quotient_msk_reg_n_0_[5] ),
        .I2(\quotient_msk_reg_n_0_[6] ),
        .I3(\quotient_msk_reg_n_0_[7] ),
        .I4(\quotient_msk[31]_i_10_n_0 ),
        .O(\quotient_msk[31]_i_9_n_0 ));
  FDRE \quotient_msk_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[1] ),
        .Q(\quotient_msk_reg_n_0_[0] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[11] ),
        .Q(\quotient_msk_reg_n_0_[10] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[12] ),
        .Q(\quotient_msk_reg_n_0_[11] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[13] ),
        .Q(\quotient_msk_reg_n_0_[12] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[14] ),
        .Q(\quotient_msk_reg_n_0_[13] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[15] ),
        .Q(\quotient_msk_reg_n_0_[14] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[16] ),
        .Q(\quotient_msk_reg_n_0_[15] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[17] ),
        .Q(\quotient_msk_reg_n_0_[16] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[18] ),
        .Q(\quotient_msk_reg_n_0_[17] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[19] ),
        .Q(\quotient_msk_reg_n_0_[18] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[20] ),
        .Q(\quotient_msk_reg_n_0_[19] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[2] ),
        .Q(\quotient_msk_reg_n_0_[1] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[21] ),
        .Q(\quotient_msk_reg_n_0_[20] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[22] ),
        .Q(\quotient_msk_reg_n_0_[21] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[23] ),
        .Q(\quotient_msk_reg_n_0_[22] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[24] ),
        .Q(\quotient_msk_reg_n_0_[23] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[25] ),
        .Q(\quotient_msk_reg_n_0_[24] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[26] ),
        .Q(\quotient_msk_reg_n_0_[25] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[27] ),
        .Q(\quotient_msk_reg_n_0_[26] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[28] ),
        .Q(\quotient_msk_reg_n_0_[27] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[29] ),
        .Q(\quotient_msk_reg_n_0_[28] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[30] ),
        .Q(\quotient_msk_reg_n_0_[29] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[3] ),
        .Q(\quotient_msk_reg_n_0_[2] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[31] ),
        .Q(\quotient_msk_reg_n_0_[30] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDSE \quotient_msk_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\<const0> ),
        .Q(\quotient_msk_reg_n_0_[31] ),
        .S(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[4] ),
        .Q(\quotient_msk_reg_n_0_[3] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[5] ),
        .Q(\quotient_msk_reg_n_0_[4] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[6] ),
        .Q(\quotient_msk_reg_n_0_[5] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[7] ),
        .Q(\quotient_msk_reg_n_0_[6] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[8] ),
        .Q(\quotient_msk_reg_n_0_[7] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[9] ),
        .Q(\quotient_msk_reg_n_0_[8] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_0_[10] ),
        .Q(\quotient_msk_reg_n_0_[9] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[0]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[0] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[10]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[10] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[11]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[11] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[12]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[12] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[13]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[13] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[14]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[14] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[15]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[15] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[16]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[16] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[17]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[17] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[18]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[18] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[19]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[19] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[1]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[1] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[20]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[20] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[21]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[21] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[22]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[22] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[23]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[23] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[24]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[24] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[25]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[25] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[26]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[26] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[27]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[27] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[28]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[28] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[29]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[29] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[2]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[2] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[30]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[30] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[31]_i_2_n_0 ),
        .Q(\quotient_reg_n_0_[31] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[3]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[3] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[4]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[4] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[5]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[5] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[6]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[6] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[7]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[7] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[8]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[8] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[9]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[9] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000022F2)) 
    running_i_1
       (.I0(running),
        .I1(\quotient_msk_reg[16]_0 ),
        .I2(pcpi_div_wait),
        .I3(pcpi_wait_q),
        .I4(sys_rst_int),
        .I5(boot_reset),
        .O(running_i_1_n_0));
  FDRE running_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(running_i_1_n_0),
        .Q(running),
        .R(\<const0> ));
endmodule

module picorv32_pcpi_fast_mul
   (E,
    D,
    \cpu_state_reg[5] ,
    \cpu_state_reg[5]_0 ,
    \cpu_state_reg[5]_1 ,
    instr_lhu_reg,
    \mem_state_reg[1] ,
    mem_do_wdata_reg,
    \cpu_state_reg[6] ,
    \cpu_state_reg[0] ,
    is_lui_auipc_jal_reg,
    \active_reg[1]_0 ,
    \cpu_state_reg[3] ,
    set_mem_do_wdata16_out,
    mem_do_prefetch_reg,
    \decoded_rs1_reg[3] ,
    \decoded_imm_uj_reg[4] ,
    is_slli_srli_srai_reg,
    instr_xori_reg,
    instr_jalr_reg,
    instr_rdcycleh_reg,
    instr_beq_reg,
    instr_sltu_reg,
    instr_and_reg,
    CO,
    \reg_op1_reg[19] ,
    clk_IBUF_BUFG,
    Q,
    rd_reg__0_0,
    rd0_0,
    \cpu_state_reg[7] ,
    \cpu_state_reg[7]_0 ,
    \cpu_state_reg[7]_1 ,
    decoder_pseudo_trigger_reg,
    decoder_pseudo_trigger_reg_0,
    decoder_pseudo_trigger_reg_1,
    decoder_pseudo_trigger_reg_2,
    sys_rst_int,
    boot_reset,
    is_lui_auipc_jal,
    is_slli_srli_srai,
    is_jalr_addi_slti_sltiu_xori_ori_andi,
    \active[0]_i_4_0 ,
    rd_reg__0_1,
    \active[0]_i_2_0 ,
    \reg_out_reg[7] ,
    rd0__0_i_23_0,
    instr_rdcycle,
    \reg_out_reg[0] ,
    \reg_out_reg[0]_0 ,
    \reg_out[31]_i_2_0 ,
    rd0__0_0,
    S,
    \reg_out_reg[1] ,
    O,
    \reg_out_reg[2] ,
    \reg_out_reg[3] ,
    \reg_out_reg[7]_0 ,
    \reg_out_reg[4] ,
    \reg_out_reg[8] ,
    \reg_out_reg[5] ,
    \reg_out_reg[6] ,
    \reg_out_reg[7]_1 ,
    \reg_out_reg[8]_0 ,
    \reg_out_reg[8]_1 ,
    \reg_out_reg[11] ,
    \reg_out_reg[12] ,
    \reg_out_reg[9] ,
    \reg_out_reg[9]_0 ,
    \reg_out_reg[10] ,
    \reg_out_reg[10]_0 ,
    \reg_out_reg[11]_0 ,
    \reg_out_reg[11]_1 ,
    \reg_out_reg[12]_0 ,
    \reg_out_reg[12]_1 ,
    \reg_out_reg[15] ,
    \reg_out_reg[13] ,
    \reg_out_reg[16] ,
    \reg_out_reg[13]_0 ,
    \reg_out_reg[14] ,
    \reg_out_reg[14]_0 ,
    \reg_out_reg[15]_0 ,
    \reg_out_reg[15]_1 ,
    \reg_out_reg[16]_0 ,
    \reg_out_reg[19] ,
    \reg_out_reg[16]_1 ,
    \reg_out_reg[20] ,
    \reg_out_reg[17] ,
    \reg_out_reg[17]_0 ,
    \reg_out_reg[18] ,
    \reg_out_reg[18]_0 ,
    \reg_out_reg[19]_0 ,
    \reg_out_reg[19]_1 ,
    \reg_out_reg[20]_0 ,
    \reg_out_reg[23] ,
    \reg_out_reg[20]_1 ,
    \reg_out_reg[21] ,
    \reg_out_reg[24] ,
    \reg_out_reg[21]_0 ,
    \reg_out_reg[22] ,
    \reg_out_reg[22]_0 ,
    \reg_out_reg[23]_0 ,
    \reg_out_reg[23]_1 ,
    \reg_out_reg[24]_0 ,
    \reg_out_reg[24]_1 ,
    \reg_out_reg[27] ,
    \reg_out_reg[28] ,
    \reg_out_reg[25] ,
    \reg_out_reg[25]_0 ,
    \reg_out_reg[26] ,
    \reg_out_reg[26]_0 ,
    \reg_out_reg[27]_0 ,
    \reg_out_reg[27]_1 ,
    \reg_out_reg[28]_0 ,
    \reg_out_reg[28]_1 ,
    \reg_out_reg[31] ,
    \reg_out_reg[29] ,
    \reg_out_reg[31]_0 ,
    \reg_out_reg[29]_0 ,
    \reg_out_reg[30] ,
    \reg_out_reg[30]_0 ,
    \reg_out_reg[31]_1 ,
    \reg_out_reg[31]_2 ,
    rd0__0_1,
    rd0__0_2,
    rd0__0_3,
    pcpi_div_ready,
    pcpi_timeout,
    instr_ecall_ebreak,
    reg_op11,
    instr_lui,
    reg_sh1,
    decoded_imm_uj,
    instr_rdcycleh,
    instr_sh,
    instr_sw,
    instr_bge,
    instr_bne,
    mem_do_rinst_i_10,
    instr_auipc,
    instr_jal,
    instr_sra,
    instr_lb,
    instr_or,
    instr_xor,
    instr_beq,
    instr_bgeu,
    instr_bltu,
    mem_do_rinst_i_10_0,
    instr_sb,
    instr_addi,
    instr_rdinstrh,
    instr_sltiu,
    instr_sltu,
    instr_slt,
    instr_slti,
    instr_blt,
    instr_lhu,
    instr_lbu,
    instr_lw,
    instr_slli,
    instr_sll,
    instr_and,
    instr_andi,
    instr_xori,
    instr_srli,
    instr_ori,
    instr_rdinstr,
    instr_srl,
    instr_add,
    DI,
    instr_srai,
    decoded_rs1,
    \active_reg[1]_1 );
  output [0:0]E;
  output [16:0]D;
  output [0:0]\cpu_state_reg[5] ;
  output [16:0]\cpu_state_reg[5]_0 ;
  output [0:0]\cpu_state_reg[5]_1 ;
  output instr_lhu_reg;
  output \mem_state_reg[1] ;
  output mem_do_wdata_reg;
  output \cpu_state_reg[6] ;
  output \cpu_state_reg[0] ;
  output is_lui_auipc_jal_reg;
  output [0:0]\active_reg[1]_0 ;
  output [31:0]\cpu_state_reg[3] ;
  output set_mem_do_wdata16_out;
  output mem_do_prefetch_reg;
  output \decoded_rs1_reg[3] ;
  output \decoded_imm_uj_reg[4] ;
  output is_slli_srli_srai_reg;
  output instr_xori_reg;
  output instr_jalr_reg;
  output instr_rdcycleh_reg;
  output instr_beq_reg;
  output instr_sltu_reg;
  output instr_and_reg;
  output [0:0]CO;
  output [2:0]\reg_op1_reg[19] ;
  input clk_IBUF_BUFG;
  input [31:0]Q;
  input [14:0]rd_reg__0_0;
  input [5:0]rd0_0;
  input \cpu_state_reg[7] ;
  input \cpu_state_reg[7]_0 ;
  input \cpu_state_reg[7]_1 ;
  input decoder_pseudo_trigger_reg;
  input decoder_pseudo_trigger_reg_0;
  input decoder_pseudo_trigger_reg_1;
  input decoder_pseudo_trigger_reg_2;
  input sys_rst_int;
  input boot_reset;
  input is_lui_auipc_jal;
  input is_slli_srli_srai;
  input is_jalr_addi_slti_sltiu_xori_ori_andi;
  input [14:0]\active[0]_i_4_0 ;
  input rd_reg__0_1;
  input \active[0]_i_2_0 ;
  input [7:0]\reg_out_reg[7] ;
  input [19:0]rd0__0_i_23_0;
  input instr_rdcycle;
  input \reg_out_reg[0] ;
  input \reg_out_reg[0]_0 ;
  input [31:0]\reg_out[31]_i_2_0 ;
  input [15:0]rd0__0_0;
  input [2:0]S;
  input \reg_out_reg[1] ;
  input [2:0]O;
  input \reg_out_reg[2] ;
  input \reg_out_reg[3] ;
  input [3:0]\reg_out_reg[7]_0 ;
  input \reg_out_reg[4] ;
  input [3:0]\reg_out_reg[8] ;
  input \reg_out_reg[5] ;
  input \reg_out_reg[6] ;
  input \reg_out_reg[7]_1 ;
  input \reg_out_reg[8]_0 ;
  input \reg_out_reg[8]_1 ;
  input [3:0]\reg_out_reg[11] ;
  input [3:0]\reg_out_reg[12] ;
  input \reg_out_reg[9] ;
  input \reg_out_reg[9]_0 ;
  input \reg_out_reg[10] ;
  input \reg_out_reg[10]_0 ;
  input \reg_out_reg[11]_0 ;
  input \reg_out_reg[11]_1 ;
  input \reg_out_reg[12]_0 ;
  input \reg_out_reg[12]_1 ;
  input [3:0]\reg_out_reg[15] ;
  input \reg_out_reg[13] ;
  input [3:0]\reg_out_reg[16] ;
  input \reg_out_reg[13]_0 ;
  input \reg_out_reg[14] ;
  input \reg_out_reg[14]_0 ;
  input \reg_out_reg[15]_0 ;
  input \reg_out_reg[15]_1 ;
  input \reg_out_reg[16]_0 ;
  input [3:0]\reg_out_reg[19] ;
  input \reg_out_reg[16]_1 ;
  input [3:0]\reg_out_reg[20] ;
  input \reg_out_reg[17] ;
  input \reg_out_reg[17]_0 ;
  input \reg_out_reg[18] ;
  input \reg_out_reg[18]_0 ;
  input \reg_out_reg[19]_0 ;
  input \reg_out_reg[19]_1 ;
  input \reg_out_reg[20]_0 ;
  input [3:0]\reg_out_reg[23] ;
  input \reg_out_reg[20]_1 ;
  input \reg_out_reg[21] ;
  input [3:0]\reg_out_reg[24] ;
  input \reg_out_reg[21]_0 ;
  input \reg_out_reg[22] ;
  input \reg_out_reg[22]_0 ;
  input \reg_out_reg[23]_0 ;
  input \reg_out_reg[23]_1 ;
  input \reg_out_reg[24]_0 ;
  input \reg_out_reg[24]_1 ;
  input [3:0]\reg_out_reg[27] ;
  input [3:0]\reg_out_reg[28] ;
  input \reg_out_reg[25] ;
  input \reg_out_reg[25]_0 ;
  input \reg_out_reg[26] ;
  input \reg_out_reg[26]_0 ;
  input \reg_out_reg[27]_0 ;
  input \reg_out_reg[27]_1 ;
  input \reg_out_reg[28]_0 ;
  input \reg_out_reg[28]_1 ;
  input [3:0]\reg_out_reg[31] ;
  input \reg_out_reg[29] ;
  input [2:0]\reg_out_reg[31]_0 ;
  input \reg_out_reg[29]_0 ;
  input \reg_out_reg[30] ;
  input \reg_out_reg[30]_0 ;
  input \reg_out_reg[31]_1 ;
  input \reg_out_reg[31]_2 ;
  input rd0__0_1;
  input rd0__0_2;
  input rd0__0_3;
  input pcpi_div_ready;
  input pcpi_timeout;
  input instr_ecall_ebreak;
  input [16:0]reg_op11;
  input instr_lui;
  input [16:0]reg_sh1;
  input [4:0]decoded_imm_uj;
  input instr_rdcycleh;
  input instr_sh;
  input instr_sw;
  input instr_bge;
  input instr_bne;
  input mem_do_rinst_i_10;
  input instr_auipc;
  input instr_jal;
  input instr_sra;
  input instr_lb;
  input instr_or;
  input instr_xor;
  input instr_beq;
  input instr_bgeu;
  input instr_bltu;
  input mem_do_rinst_i_10_0;
  input instr_sb;
  input instr_addi;
  input instr_rdinstrh;
  input instr_sltiu;
  input instr_sltu;
  input instr_slt;
  input instr_slti;
  input instr_blt;
  input instr_lhu;
  input instr_lbu;
  input instr_lw;
  input instr_slli;
  input instr_sll;
  input instr_and;
  input instr_andi;
  input instr_xori;
  input instr_srli;
  input instr_ori;
  input instr_rdinstr;
  input instr_srl;
  input instr_add;
  input [0:0]DI;
  input instr_srai;
  input [4:0]decoded_rs1;
  input \active_reg[1]_1 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [16:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire GND_2;
  wire [2:0]O;
  wire [31:0]Q;
  wire [2:0]S;
  wire VCC_2;
  wire [0:0]active;
  wire \active[0]_i_2_0 ;
  wire [14:0]\active[0]_i_4_0 ;
  wire \active[0]_i_6_n_0 ;
  wire [0:0]\active_reg[1]_0 ;
  wire \active_reg[1]_1 ;
  wire boot_reset;
  wire clk_IBUF_BUFG;
  wire \cpu_state_reg[0] ;
  wire [31:0]\cpu_state_reg[3] ;
  wire [0:0]\cpu_state_reg[5] ;
  wire [16:0]\cpu_state_reg[5]_0 ;
  wire [0:0]\cpu_state_reg[5]_1 ;
  wire \cpu_state_reg[6] ;
  wire \cpu_state_reg[7] ;
  wire \cpu_state_reg[7]_0 ;
  wire \cpu_state_reg[7]_1 ;
  wire [4:0]decoded_imm_uj;
  wire \decoded_imm_uj_reg[4] ;
  wire [4:0]decoded_rs1;
  wire \decoded_rs1_reg[3] ;
  wire decoder_pseudo_trigger_reg;
  wire decoder_pseudo_trigger_reg_0;
  wire decoder_pseudo_trigger_reg_1;
  wire decoder_pseudo_trigger_reg_2;
  wire instr_add;
  wire instr_addi;
  wire instr_and;
  wire instr_and_reg;
  wire instr_andi;
  wire instr_any_mulh;
  wire instr_auipc;
  wire instr_beq;
  wire instr_beq_reg;
  wire instr_bge;
  wire instr_bgeu;
  wire instr_blt;
  wire instr_bltu;
  wire instr_bne;
  wire instr_ecall_ebreak;
  wire instr_jal;
  wire instr_jalr_reg;
  wire instr_lb;
  wire instr_lbu;
  wire instr_lhu;
  wire instr_lhu_reg;
  wire instr_lui;
  wire instr_lw;
  wire instr_mulh1;
  wire instr_or;
  wire instr_ori;
  wire instr_rdcycle;
  wire instr_rdcycleh;
  wire instr_rdcycleh_reg;
  wire instr_rdinstr;
  wire instr_rdinstrh;
  wire instr_sb;
  wire instr_sh;
  wire instr_sll;
  wire instr_slli;
  wire instr_slt;
  wire instr_slti;
  wire instr_sltiu;
  wire instr_sltu;
  wire instr_sltu_reg;
  wire instr_sra;
  wire instr_srai;
  wire instr_srl;
  wire instr_srli;
  wire instr_sw;
  wire instr_xor;
  wire instr_xori;
  wire instr_xori_reg;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi;
  wire is_lui_auipc_jal;
  wire is_lui_auipc_jal_reg;
  wire is_slli_srli_srai;
  wire is_slli_srli_srai_reg;
  wire mem_do_prefetch_reg;
  wire mem_do_rinst_i_10;
  wire mem_do_rinst_i_10_0;
  wire mem_do_wdata_reg;
  wire \mem_state_reg[1] ;
  wire pcpi_div_ready;
  wire pcpi_insn_valid0;
  wire pcpi_insn_valid1;
  wire pcpi_timeout;
  wire pcpi_valid13_out;
  wire [5:0]rd0_0;
  wire [15:0]rd0__0_0;
  wire rd0__0_1;
  wire rd0__0_2;
  wire rd0__0_3;
  wire rd0__0_i_22_n_0;
  wire [19:0]rd0__0_i_23_0;
  wire rd0__0_i_23_n_7;
  wire rd0__0_i_24_n_0;
  wire rd0__0_i_25_n_0;
  wire rd0__0_i_25_n_4;
  wire rd0__0_i_25_n_5;
  wire rd0__0_i_25_n_6;
  wire rd0__0_i_25_n_7;
  wire rd0__0_i_26_n_0;
  wire rd0__0_i_27_n_0;
  wire rd0__0_i_28_n_0;
  wire rd0__0_i_29_n_0;
  wire rd0__0_i_30_n_0;
  wire rd0__0_i_30_n_4;
  wire rd0__0_i_30_n_5;
  wire rd0__0_i_30_n_6;
  wire rd0__0_i_30_n_7;
  wire rd0__0_i_31_n_0;
  wire rd0__0_i_32_n_0;
  wire rd0__0_i_33_n_0;
  wire rd0__0_i_34_n_0;
  wire rd0__0_i_35_n_0;
  wire rd0__0_i_35_n_4;
  wire rd0__0_i_35_n_5;
  wire rd0__0_i_35_n_6;
  wire rd0__0_i_35_n_7;
  wire rd0__0_i_36_n_0;
  wire rd0__0_i_37_n_0;
  wire rd0__0_i_38_n_0;
  wire rd0__0_i_39_n_0;
  wire rd0__0_i_40_n_0;
  wire rd0__0_i_40_n_4;
  wire rd0__0_i_40_n_5;
  wire rd0__0_i_40_n_6;
  wire rd0__0_i_40_n_7;
  wire rd0__0_i_41_n_0;
  wire rd0__0_i_42_n_0;
  wire rd0__0_i_44_n_0;
  wire rd0__0_i_45_n_0;
  wire rd0__0_i_46_n_0;
  wire rd0__0_i_47_n_0;
  wire rd0__0_i_48_n_0;
  wire rd0__0_i_49_n_0;
  wire rd0__0_i_50_n_0;
  wire rd0__0_i_51_n_0;
  wire rd0__0_i_52_n_0;
  wire rd0__0_i_53_n_0;
  wire rd0__0_i_54_n_0;
  wire rd0__0_i_55_n_0;
  wire rd0__0_i_56_n_0;
  wire rd0__0_i_57_n_0;
  wire rd0__0_i_58_n_0;
  wire rd0__0_i_59_n_0;
  wire rd0__0_i_60_n_0;
  wire rd0__0_i_61_n_0;
  wire rd0__0_i_62_n_0;
  wire rd0__0_i_63_n_0;
  wire rd0__0_i_64_n_0;
  wire rd0__0_n_100;
  wire rd0__0_n_101;
  wire rd0__0_n_102;
  wire rd0__0_n_103;
  wire rd0__0_n_104;
  wire rd0__0_n_105;
  wire rd0__0_n_106;
  wire rd0__0_n_107;
  wire rd0__0_n_108;
  wire rd0__0_n_109;
  wire rd0__0_n_110;
  wire rd0__0_n_111;
  wire rd0__0_n_112;
  wire rd0__0_n_113;
  wire rd0__0_n_114;
  wire rd0__0_n_115;
  wire rd0__0_n_116;
  wire rd0__0_n_117;
  wire rd0__0_n_118;
  wire rd0__0_n_119;
  wire rd0__0_n_120;
  wire rd0__0_n_121;
  wire rd0__0_n_122;
  wire rd0__0_n_123;
  wire rd0__0_n_124;
  wire rd0__0_n_125;
  wire rd0__0_n_126;
  wire rd0__0_n_127;
  wire rd0__0_n_128;
  wire rd0__0_n_129;
  wire rd0__0_n_130;
  wire rd0__0_n_131;
  wire rd0__0_n_132;
  wire rd0__0_n_133;
  wire rd0__0_n_134;
  wire rd0__0_n_135;
  wire rd0__0_n_136;
  wire rd0__0_n_137;
  wire rd0__0_n_138;
  wire rd0__0_n_139;
  wire rd0__0_n_140;
  wire rd0__0_n_141;
  wire rd0__0_n_142;
  wire rd0__0_n_143;
  wire rd0__0_n_144;
  wire rd0__0_n_145;
  wire rd0__0_n_146;
  wire rd0__0_n_147;
  wire rd0__0_n_148;
  wire rd0__0_n_149;
  wire rd0__0_n_150;
  wire rd0__0_n_151;
  wire rd0__0_n_152;
  wire rd0__0_n_153;
  wire rd0__0_n_89;
  wire rd0__0_n_90;
  wire rd0__0_n_91;
  wire rd0__0_n_92;
  wire rd0__0_n_93;
  wire rd0__0_n_94;
  wire rd0__0_n_95;
  wire rd0__0_n_96;
  wire rd0__0_n_97;
  wire rd0__0_n_98;
  wire rd0__0_n_99;
  wire rd0_i_26_n_0;
  wire rd0_i_27_n_0;
  wire rd0_i_28_n_0;
  wire rd0_i_29_n_0;
  wire rd0_i_2_n_0;
  wire rd0_i_30_n_0;
  wire rd0_i_31_n_0;
  wire rd0_i_35_n_0;
  wire rd0_i_36_n_0;
  wire rd0_i_37_n_0;
  wire rd0_n_100;
  wire rd0_n_101;
  wire rd0_n_102;
  wire rd0_n_103;
  wire rd0_n_104;
  wire rd0_n_105;
  wire rd0_n_106;
  wire rd0_n_107;
  wire rd0_n_108;
  wire rd0_n_109;
  wire rd0_n_110;
  wire rd0_n_111;
  wire rd0_n_112;
  wire rd0_n_113;
  wire rd0_n_114;
  wire rd0_n_115;
  wire rd0_n_116;
  wire rd0_n_117;
  wire rd0_n_118;
  wire rd0_n_119;
  wire rd0_n_120;
  wire rd0_n_121;
  wire rd0_n_122;
  wire rd0_n_123;
  wire rd0_n_124;
  wire rd0_n_125;
  wire rd0_n_126;
  wire rd0_n_127;
  wire rd0_n_128;
  wire rd0_n_129;
  wire rd0_n_130;
  wire rd0_n_131;
  wire rd0_n_132;
  wire rd0_n_133;
  wire rd0_n_134;
  wire rd0_n_135;
  wire rd0_n_136;
  wire rd0_n_137;
  wire rd0_n_138;
  wire rd0_n_139;
  wire rd0_n_140;
  wire rd0_n_141;
  wire rd0_n_142;
  wire rd0_n_143;
  wire rd0_n_144;
  wire rd0_n_145;
  wire rd0_n_146;
  wire rd0_n_147;
  wire rd0_n_148;
  wire rd0_n_149;
  wire rd0_n_150;
  wire rd0_n_151;
  wire rd0_n_152;
  wire rd0_n_153;
  wire rd0_n_89;
  wire rd0_n_90;
  wire rd0_n_91;
  wire rd0_n_92;
  wire rd0_n_93;
  wire rd0_n_94;
  wire rd0_n_95;
  wire rd0_n_96;
  wire rd0_n_97;
  wire rd0_n_98;
  wire rd0_n_99;
  wire \rd_reg[0]__0_n_0 ;
  wire \rd_reg[10]__0_n_0 ;
  wire \rd_reg[11]__0_n_0 ;
  wire \rd_reg[12]__0_n_0 ;
  wire \rd_reg[13]__0_n_0 ;
  wire \rd_reg[14]__0_n_0 ;
  wire \rd_reg[15]__0_n_0 ;
  wire \rd_reg[16]__0_n_0 ;
  wire \rd_reg[1]__0_n_0 ;
  wire \rd_reg[2]__0_n_0 ;
  wire \rd_reg[3]__0_n_0 ;
  wire \rd_reg[4]__0_n_0 ;
  wire \rd_reg[5]__0_n_0 ;
  wire \rd_reg[6]__0_n_0 ;
  wire \rd_reg[7]__0_n_0 ;
  wire \rd_reg[8]__0_n_0 ;
  wire \rd_reg[9]__0_n_0 ;
  wire [14:0]rd_reg__0_0;
  wire rd_reg__0_1;
  wire rd_reg__0_n_100;
  wire rd_reg__0_n_101;
  wire rd_reg__0_n_102;
  wire rd_reg__0_n_103;
  wire rd_reg__0_n_104;
  wire rd_reg__0_n_105;
  wire rd_reg__0_n_59;
  wire rd_reg__0_n_60;
  wire rd_reg__0_n_61;
  wire rd_reg__0_n_62;
  wire rd_reg__0_n_63;
  wire rd_reg__0_n_64;
  wire rd_reg__0_n_65;
  wire rd_reg__0_n_66;
  wire rd_reg__0_n_67;
  wire rd_reg__0_n_68;
  wire rd_reg__0_n_69;
  wire rd_reg__0_n_70;
  wire rd_reg__0_n_71;
  wire rd_reg__0_n_72;
  wire rd_reg__0_n_73;
  wire rd_reg__0_n_74;
  wire rd_reg__0_n_75;
  wire rd_reg__0_n_76;
  wire rd_reg__0_n_77;
  wire rd_reg__0_n_78;
  wire rd_reg__0_n_79;
  wire rd_reg__0_n_80;
  wire rd_reg__0_n_81;
  wire rd_reg__0_n_82;
  wire rd_reg__0_n_83;
  wire rd_reg__0_n_84;
  wire rd_reg__0_n_85;
  wire rd_reg__0_n_86;
  wire rd_reg__0_n_87;
  wire rd_reg__0_n_88;
  wire rd_reg__0_n_89;
  wire rd_reg__0_n_90;
  wire rd_reg__0_n_91;
  wire rd_reg__0_n_92;
  wire rd_reg__0_n_93;
  wire rd_reg__0_n_94;
  wire rd_reg__0_n_95;
  wire rd_reg__0_n_96;
  wire rd_reg__0_n_97;
  wire rd_reg__0_n_98;
  wire rd_reg__0_n_99;
  wire [63:16]rd_reg__1;
  wire rd_reg_i_1_n_0;
  wire \rd_reg_n_0_[0] ;
  wire \rd_reg_n_0_[10] ;
  wire \rd_reg_n_0_[11] ;
  wire \rd_reg_n_0_[12] ;
  wire \rd_reg_n_0_[13] ;
  wire \rd_reg_n_0_[14] ;
  wire \rd_reg_n_0_[15] ;
  wire \rd_reg_n_0_[16] ;
  wire \rd_reg_n_0_[1] ;
  wire \rd_reg_n_0_[2] ;
  wire \rd_reg_n_0_[3] ;
  wire \rd_reg_n_0_[4] ;
  wire \rd_reg_n_0_[5] ;
  wire \rd_reg_n_0_[6] ;
  wire \rd_reg_n_0_[7] ;
  wire \rd_reg_n_0_[8] ;
  wire \rd_reg_n_0_[9] ;
  wire rd_reg_n_100;
  wire rd_reg_n_101;
  wire rd_reg_n_102;
  wire rd_reg_n_103;
  wire rd_reg_n_104;
  wire rd_reg_n_105;
  wire rd_reg_n_76;
  wire rd_reg_n_77;
  wire rd_reg_n_78;
  wire rd_reg_n_79;
  wire rd_reg_n_80;
  wire rd_reg_n_81;
  wire rd_reg_n_82;
  wire rd_reg_n_83;
  wire rd_reg_n_84;
  wire rd_reg_n_85;
  wire rd_reg_n_86;
  wire rd_reg_n_87;
  wire rd_reg_n_88;
  wire rd_reg_n_89;
  wire rd_reg_n_90;
  wire rd_reg_n_91;
  wire rd_reg_n_92;
  wire rd_reg_n_93;
  wire rd_reg_n_94;
  wire rd_reg_n_95;
  wire rd_reg_n_96;
  wire rd_reg_n_97;
  wire rd_reg_n_98;
  wire rd_reg_n_99;
  wire [16:0]reg_op11;
  wire [2:0]\reg_op1_reg[19] ;
  wire \reg_out[0]_i_2_n_0 ;
  wire \reg_out[0]_i_3_n_0 ;
  wire \reg_out[10]_i_2_n_0 ;
  wire \reg_out[10]_i_5_n_0 ;
  wire \reg_out[11]_i_10_n_0 ;
  wire \reg_out[11]_i_2_n_0 ;
  wire \reg_out[11]_i_4_n_0 ;
  wire \reg_out[11]_i_7_n_0 ;
  wire \reg_out[11]_i_8_n_0 ;
  wire \reg_out[11]_i_9_n_0 ;
  wire \reg_out[12]_i_2_n_0 ;
  wire \reg_out[12]_i_6_n_0 ;
  wire \reg_out[13]_i_2_n_0 ;
  wire \reg_out[13]_i_4_n_0 ;
  wire \reg_out[14]_i_2_n_0 ;
  wire \reg_out[14]_i_5_n_0 ;
  wire \reg_out[15]_i_10_n_0 ;
  wire \reg_out[15]_i_2_n_0 ;
  wire \reg_out[15]_i_5_n_0 ;
  wire \reg_out[15]_i_7_n_0 ;
  wire \reg_out[15]_i_8_n_0 ;
  wire \reg_out[15]_i_9_n_0 ;
  wire \reg_out[16]_i_2_n_0 ;
  wire \reg_out[16]_i_5_n_0 ;
  wire \reg_out[17]_i_2_n_0 ;
  wire \reg_out[17]_i_4_n_0 ;
  wire \reg_out[18]_i_2_n_0 ;
  wire \reg_out[18]_i_5_n_0 ;
  wire \reg_out[19]_i_10_n_0 ;
  wire \reg_out[19]_i_11_n_0 ;
  wire \reg_out[19]_i_12_n_0 ;
  wire \reg_out[19]_i_13_n_0 ;
  wire \reg_out[19]_i_14_n_0 ;
  wire \reg_out[19]_i_2_n_0 ;
  wire \reg_out[19]_i_5_n_0 ;
  wire \reg_out[19]_i_8_n_0 ;
  wire \reg_out[19]_i_9_n_0 ;
  wire \reg_out[1]_i_2_n_0 ;
  wire \reg_out[1]_i_3_n_0 ;
  wire \reg_out[20]_i_2_n_0 ;
  wire \reg_out[20]_i_5_n_0 ;
  wire \reg_out[21]_i_2_n_0 ;
  wire \reg_out[21]_i_4_n_0 ;
  wire \reg_out[22]_i_2_n_0 ;
  wire \reg_out[22]_i_5_n_0 ;
  wire \reg_out[23]_i_10_n_0 ;
  wire \reg_out[23]_i_11_n_0 ;
  wire \reg_out[23]_i_12_n_0 ;
  wire \reg_out[23]_i_13_n_0 ;
  wire \reg_out[23]_i_14_n_0 ;
  wire \reg_out[23]_i_15_n_0 ;
  wire \reg_out[23]_i_2_n_0 ;
  wire \reg_out[23]_i_4_n_0 ;
  wire \reg_out[23]_i_8_n_0 ;
  wire \reg_out[23]_i_9_n_0 ;
  wire \reg_out[24]_i_2_n_0 ;
  wire \reg_out[24]_i_6_n_0 ;
  wire \reg_out[25]_i_2_n_0 ;
  wire \reg_out[25]_i_4_n_0 ;
  wire \reg_out[26]_i_2_n_0 ;
  wire \reg_out[26]_i_5_n_0 ;
  wire \reg_out[27]_i_10_n_0 ;
  wire \reg_out[27]_i_11_n_0 ;
  wire \reg_out[27]_i_12_n_0 ;
  wire \reg_out[27]_i_13_n_0 ;
  wire \reg_out[27]_i_14_n_0 ;
  wire \reg_out[27]_i_15_n_0 ;
  wire \reg_out[27]_i_2_n_0 ;
  wire \reg_out[27]_i_5_n_0 ;
  wire \reg_out[27]_i_8_n_0 ;
  wire \reg_out[27]_i_9_n_0 ;
  wire \reg_out[28]_i_2_n_0 ;
  wire \reg_out[28]_i_6_n_0 ;
  wire \reg_out[29]_i_2_n_0 ;
  wire \reg_out[29]_i_4_n_0 ;
  wire \reg_out[2]_i_2_n_0 ;
  wire \reg_out[2]_i_4_n_0 ;
  wire \reg_out[30]_i_2_n_0 ;
  wire \reg_out[30]_i_4_n_0 ;
  wire \reg_out[31]_i_12_n_0 ;
  wire \reg_out[31]_i_13_n_0 ;
  wire \reg_out[31]_i_14_n_0 ;
  wire \reg_out[31]_i_15_n_0 ;
  wire \reg_out[31]_i_16_n_0 ;
  wire \reg_out[31]_i_17_n_0 ;
  wire \reg_out[31]_i_18_n_0 ;
  wire \reg_out[31]_i_19_n_0 ;
  wire [31:0]\reg_out[31]_i_2_0 ;
  wire \reg_out[31]_i_2_n_0 ;
  wire \reg_out[31]_i_5_n_0 ;
  wire \reg_out[3]_i_2_n_0 ;
  wire \reg_out[3]_i_3_n_0 ;
  wire \reg_out[3]_i_6_n_0 ;
  wire \reg_out[3]_i_7_n_0 ;
  wire \reg_out[3]_i_8_n_0 ;
  wire \reg_out[3]_i_9_n_0 ;
  wire \reg_out[4]_i_2_n_0 ;
  wire \reg_out[4]_i_4_n_0 ;
  wire \reg_out[5]_i_2_n_0 ;
  wire \reg_out[5]_i_3_n_0 ;
  wire \reg_out[6]_i_2_n_0 ;
  wire \reg_out[6]_i_3_n_0 ;
  wire \reg_out[7]_i_2_n_0 ;
  wire \reg_out[7]_i_4_n_0 ;
  wire \reg_out[7]_i_6_n_0 ;
  wire \reg_out[7]_i_7_n_0 ;
  wire \reg_out[7]_i_8_n_0 ;
  wire \reg_out[7]_i_9_n_0 ;
  wire \reg_out[8]_i_2_n_0 ;
  wire \reg_out[8]_i_6_n_0 ;
  wire \reg_out[9]_i_2_n_0 ;
  wire \reg_out[9]_i_5_n_0 ;
  wire \reg_out_reg[0] ;
  wire \reg_out_reg[0]_0 ;
  wire \reg_out_reg[10] ;
  wire \reg_out_reg[10]_0 ;
  wire [3:0]\reg_out_reg[11] ;
  wire \reg_out_reg[11]_0 ;
  wire \reg_out_reg[11]_1 ;
  wire \reg_out_reg[11]_i_6_n_0 ;
  wire [3:0]\reg_out_reg[12] ;
  wire \reg_out_reg[12]_0 ;
  wire \reg_out_reg[12]_1 ;
  wire \reg_out_reg[13] ;
  wire \reg_out_reg[13]_0 ;
  wire \reg_out_reg[14] ;
  wire \reg_out_reg[14]_0 ;
  wire [3:0]\reg_out_reg[15] ;
  wire \reg_out_reg[15]_0 ;
  wire \reg_out_reg[15]_1 ;
  wire \reg_out_reg[15]_i_6_n_0 ;
  wire [3:0]\reg_out_reg[16] ;
  wire \reg_out_reg[16]_0 ;
  wire \reg_out_reg[16]_1 ;
  wire \reg_out_reg[17] ;
  wire \reg_out_reg[17]_0 ;
  wire \reg_out_reg[18] ;
  wire \reg_out_reg[18]_0 ;
  wire [3:0]\reg_out_reg[19] ;
  wire \reg_out_reg[19]_0 ;
  wire \reg_out_reg[19]_1 ;
  wire \reg_out_reg[19]_i_6_n_0 ;
  wire \reg_out_reg[19]_i_7_n_0 ;
  wire \reg_out_reg[1] ;
  wire [3:0]\reg_out_reg[20] ;
  wire \reg_out_reg[20]_0 ;
  wire \reg_out_reg[20]_1 ;
  wire \reg_out_reg[21] ;
  wire \reg_out_reg[21]_0 ;
  wire \reg_out_reg[22] ;
  wire \reg_out_reg[22]_0 ;
  wire [3:0]\reg_out_reg[23] ;
  wire \reg_out_reg[23]_0 ;
  wire \reg_out_reg[23]_1 ;
  wire \reg_out_reg[23]_i_6_n_0 ;
  wire \reg_out_reg[23]_i_7_n_0 ;
  wire [3:0]\reg_out_reg[24] ;
  wire \reg_out_reg[24]_0 ;
  wire \reg_out_reg[24]_1 ;
  wire \reg_out_reg[25] ;
  wire \reg_out_reg[25]_0 ;
  wire \reg_out_reg[26] ;
  wire \reg_out_reg[26]_0 ;
  wire [3:0]\reg_out_reg[27] ;
  wire \reg_out_reg[27]_0 ;
  wire \reg_out_reg[27]_1 ;
  wire \reg_out_reg[27]_i_6_n_0 ;
  wire \reg_out_reg[27]_i_7_n_0 ;
  wire [3:0]\reg_out_reg[28] ;
  wire \reg_out_reg[28]_0 ;
  wire \reg_out_reg[28]_1 ;
  wire \reg_out_reg[29] ;
  wire \reg_out_reg[29]_0 ;
  wire \reg_out_reg[2] ;
  wire \reg_out_reg[30] ;
  wire \reg_out_reg[30]_0 ;
  wire [3:0]\reg_out_reg[31] ;
  wire [2:0]\reg_out_reg[31]_0 ;
  wire \reg_out_reg[31]_1 ;
  wire \reg_out_reg[31]_2 ;
  wire \reg_out_reg[31]_i_11_n_0 ;
  wire \reg_out_reg[3] ;
  wire \reg_out_reg[3]_i_5_n_0 ;
  wire \reg_out_reg[4] ;
  wire \reg_out_reg[5] ;
  wire \reg_out_reg[6] ;
  wire [7:0]\reg_out_reg[7] ;
  wire [3:0]\reg_out_reg[7]_0 ;
  wire \reg_out_reg[7]_1 ;
  wire \reg_out_reg[7]_i_5_n_0 ;
  wire [3:0]\reg_out_reg[8] ;
  wire \reg_out_reg[8]_0 ;
  wire \reg_out_reg[8]_1 ;
  wire \reg_out_reg[9] ;
  wire \reg_out_reg[9]_0 ;
  wire [16:0]reg_sh1;
  wire rs10;
  wire set_mem_do_wdata16_out;
  wire shift_out;
  wire sys_rst_int;
  wire [3:0]NLW_rd0__0_i_23_CO_UNCONNECTED;
  wire [3:0]NLW_rd0__0_i_25_CO_UNCONNECTED;
  wire [3:0]NLW_rd0__0_i_30_CO_UNCONNECTED;
  wire [3:0]NLW_rd0__0_i_35_CO_UNCONNECTED;
  wire [3:0]NLW_rd0__0_i_40_CO_UNCONNECTED;
  wire [3:0]\NLW_reg_out_reg[11]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[15]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[19]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[19]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[23]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[23]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[27]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[27]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[31]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[3]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[7]_i_5_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT4 #(
    .INIT(16'h0004)) 
    \active[0]_i_1 
       (.I0(\active[0]_i_4_0 [7]),
        .I1(instr_mulh1),
        .I2(\active_reg[1]_0 ),
        .I3(active),
        .O(rs10));
  LUT5 #(
    .INIT(32'h02000000)) 
    \active[0]_i_2 
       (.I0(rd_reg__0_1),
        .I1(boot_reset),
        .I2(sys_rst_int),
        .I3(pcpi_insn_valid1),
        .I4(pcpi_insn_valid0),
        .O(instr_mulh1));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \active[0]_i_3 
       (.I0(\active[0]_i_4_0 [4]),
        .I1(\active[0]_i_4_0 [0]),
        .I2(\active[0]_i_4_0 [1]),
        .I3(\active[0]_i_2_0 ),
        .I4(\active[0]_i_4_0 [3]),
        .I5(\active[0]_i_4_0 [2]),
        .O(pcpi_insn_valid1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \active[0]_i_4 
       (.I0(\active[0]_i_6_n_0 ),
        .I1(\active[0]_i_4_0 [8]),
        .I2(\active[0]_i_4_0 [10]),
        .I3(\active[0]_i_4_0 [9]),
        .I4(\active[0]_i_4_0 [12]),
        .I5(\active[0]_i_4_0 [11]),
        .O(pcpi_insn_valid0));
  LUT2 #(
    .INIT(4'h1)) 
    \active[0]_i_6 
       (.I0(\active[0]_i_4_0 [13]),
        .I1(\active[0]_i_4_0 [14]),
        .O(\active[0]_i_6_n_0 ));
  FDRE \active_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rs10),
        .Q(active),
        .R(\active_reg[1]_1 ));
  FDRE \active_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(active),
        .Q(\active_reg[1]_0 ),
        .R(\active_reg[1]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[30]_i_7 
       (.I0(instr_and),
        .I1(instr_andi),
        .O(instr_and_reg));
  LUT6 #(
    .INIT(64'hFF2A0000FFFFFFFF)) 
    \cpu_state[7]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(pcpi_valid13_out),
        .I3(\cpu_state_reg[7] ),
        .I4(\cpu_state_reg[7]_0 ),
        .I5(\cpu_state_reg[7]_1 ),
        .O(\cpu_state_reg[5]_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cpu_state[7]_i_5 
       (.I0(\active_reg[1]_0 ),
        .I1(pcpi_div_ready),
        .I2(pcpi_timeout),
        .I3(instr_ecall_ebreak),
        .O(pcpi_valid13_out));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h077F777FFFFFFFFF)) 
    instr_jal_i_3
       (.I0(mem_do_wdata_reg),
        .I1(decoder_pseudo_trigger_reg),
        .I2(decoder_pseudo_trigger_reg_0),
        .I3(decoder_pseudo_trigger_reg_1),
        .I4(decoder_pseudo_trigger_reg_2),
        .I5(\cpu_state_reg[7]_1 ),
        .O(\mem_state_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    instr_jal_i_5
       (.I0(rd0__0_3),
        .I1(rd0__0_2),
        .I2(decoder_pseudo_trigger_reg_2),
        .O(mem_do_wdata_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rd0
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,D}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,Q[31:17]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(E),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(clk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd0_n_89,rd0_n_90,rd0_n_91,rd0_n_92,rd0_n_93,rd0_n_94,rd0_n_95,rd0_n_96,rd0_n_97,rd0_n_98,rd0_n_99,rd0_n_100,rd0_n_101,rd0_n_102,rd0_n_103,rd0_n_104,rd0_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCOUT({rd0_n_106,rd0_n_107,rd0_n_108,rd0_n_109,rd0_n_110,rd0_n_111,rd0_n_112,rd0_n_113,rd0_n_114,rd0_n_115,rd0_n_116,rd0_n_117,rd0_n_118,rd0_n_119,rd0_n_120,rd0_n_121,rd0_n_122,rd0_n_123,rd0_n_124,rd0_n_125,rd0_n_126,rd0_n_127,rd0_n_128,rd0_n_129,rd0_n_130,rd0_n_131,rd0_n_132,rd0_n_133,rd0_n_134,rd0_n_135,rd0_n_136,rd0_n_137,rd0_n_138,rd0_n_139,rd0_n_140,rd0_n_141,rd0_n_142,rd0_n_143,rd0_n_144,rd0_n_145,rd0_n_146,rd0_n_147,rd0_n_148,rd0_n_149,rd0_n_150,rd0_n_151,rd0_n_152,rd0_n_153}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rd0__0
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\cpu_state_reg[5]_0 }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\<const0> ,D}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\cpu_state_reg[5] ),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(E),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(clk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd0__0_n_89,rd0__0_n_90,rd0__0_n_91,rd0__0_n_92,rd0__0_n_93,rd0__0_n_94,rd0__0_n_95,rd0__0_n_96,rd0__0_n_97,rd0__0_n_98,rd0__0_n_99,rd0__0_n_100,rd0__0_n_101,rd0__0_n_102,rd0__0_n_103,rd0__0_n_104,rd0__0_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCOUT({rd0__0_n_106,rd0__0_n_107,rd0__0_n_108,rd0__0_n_109,rd0__0_n_110,rd0__0_n_111,rd0__0_n_112,rd0__0_n_113,rd0__0_n_114,rd0__0_n_115,rd0__0_n_116,rd0__0_n_117,rd0__0_n_118,rd0__0_n_119,rd0__0_n_120,rd0__0_n_121,rd0__0_n_122,rd0__0_n_123,rd0__0_n_124,rd0__0_n_125,rd0__0_n_126,rd0__0_n_127,rd0__0_n_128,rd0__0_n_129,rd0__0_n_130,rd0__0_n_131,rd0__0_n_132,rd0__0_n_133,rd0__0_n_134,rd0__0_n_135,rd0__0_n_136,rd0__0_n_137,rd0__0_n_138,rd0__0_n_139,rd0__0_n_140,rd0__0_n_141,rd0__0_n_142,rd0__0_n_143,rd0__0_n_144,rd0__0_n_145,rd0__0_n_146,rd0__0_n_147,rd0__0_n_148,rd0__0_n_149,rd0__0_n_150,rd0__0_n_151,rd0__0_n_152,rd0__0_n_153}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT6 #(
    .INIT(64'hBBBBBBFBAAAAAAAA)) 
    rd0__0_i_1
       (.I0(set_mem_do_wdata16_out),
        .I1(mem_do_prefetch_reg),
        .I2(rd0_0[3]),
        .I3(rd0_0[0]),
        .I4(rd0_0[1]),
        .I5(\cpu_state_reg[6] ),
        .O(\cpu_state_reg[5] ));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_10
       (.I0(rd0__0_i_33_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_30_n_7),
        .O(\cpu_state_reg[5]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_11
       (.I0(rd0__0_i_34_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_35_n_4),
        .O(\cpu_state_reg[5]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_12
       (.I0(rd0__0_i_36_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_35_n_5),
        .O(\cpu_state_reg[5]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_13
       (.I0(rd0__0_i_37_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_35_n_6),
        .O(\cpu_state_reg[5]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_14
       (.I0(rd0__0_i_38_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_35_n_7),
        .O(\cpu_state_reg[5]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_15
       (.I0(rd0__0_i_39_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_40_n_4),
        .O(\cpu_state_reg[5]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_16
       (.I0(rd0__0_i_41_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_40_n_5),
        .O(\cpu_state_reg[5]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_17
       (.I0(rd0__0_i_42_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_40_n_6),
        .O(\cpu_state_reg[5]_0 [1]));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    rd0__0_i_18
       (.I0(\decoded_rs1_reg[3] ),
        .I1(reg_op11[0]),
        .I2(instr_lhu_reg),
        .I3(is_lui_auipc_jal),
        .I4(rd0_0[3]),
        .I5(rd0__0_i_40_n_7),
        .O(\cpu_state_reg[5]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000040404)) 
    rd0__0_i_19
       (.I0(rd0__0_3),
        .I1(rd0_0[1]),
        .I2(rd0_0[0]),
        .I3(rd0__0_1),
        .I4(\mem_state_reg[1] ),
        .I5(rd0__0_i_44_n_0),
        .O(set_mem_do_wdata16_out));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_2
       (.I0(rd0__0_i_22_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_23_n_7),
        .O(\cpu_state_reg[5]_0 [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF8FF)) 
    rd0__0_i_20
       (.I0(rd0__0_1),
        .I1(\mem_state_reg[1] ),
        .I2(rd0__0_2),
        .I3(rd0_0[0]),
        .I4(rd0_0[1]),
        .I5(rd0_0[3]),
        .O(mem_do_prefetch_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    rd0__0_i_21
       (.I0(rd0_0[4]),
        .I1(boot_reset),
        .I2(sys_rst_int),
        .I3(rd0_0[2]),
        .I4(rd0_0[5]),
        .O(\cpu_state_reg[6] ));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_22
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[15]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[16]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_22_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_23
       (.CI(rd0__0_i_25_n_0),
        .CO({CO,NLW_rd0__0_i_23_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[19:16]),
        .O({\reg_op1_reg[19] ,rd0__0_i_23_n_7}),
        .S({rd0__0_i_45_n_0,rd0__0_i_46_n_0,rd0__0_i_47_n_0,rd0__0_i_48_n_0}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_24
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[14]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[15]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_24_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_25
       (.CI(rd0__0_i_30_n_0),
        .CO({rd0__0_i_25_n_0,NLW_rd0__0_i_25_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[15:12]),
        .O({rd0__0_i_25_n_4,rd0__0_i_25_n_5,rd0__0_i_25_n_6,rd0__0_i_25_n_7}),
        .S({rd0__0_i_49_n_0,rd0__0_i_50_n_0,rd0__0_i_51_n_0,rd0__0_i_52_n_0}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_26
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[13]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[14]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_26_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_27
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[12]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[13]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_27_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_28
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[11]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[12]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_28_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_29
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[10]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[11]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_29_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_3
       (.I0(rd0__0_i_24_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_25_n_4),
        .O(\cpu_state_reg[5]_0 [15]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_30
       (.CI(rd0__0_i_35_n_0),
        .CO({rd0__0_i_30_n_0,NLW_rd0__0_i_30_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[11:8]),
        .O({rd0__0_i_30_n_4,rd0__0_i_30_n_5,rd0__0_i_30_n_6,rd0__0_i_30_n_7}),
        .S({rd0__0_i_53_n_0,rd0__0_i_54_n_0,rd0__0_i_55_n_0,rd0__0_i_56_n_0}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_31
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[9]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[10]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_31_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_32
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[8]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[9]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_32_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_33
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[7]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[8]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_33_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_34
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[6]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[7]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_34_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_35
       (.CI(rd0__0_i_40_n_0),
        .CO({rd0__0_i_35_n_0,NLW_rd0__0_i_35_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[7:4]),
        .O({rd0__0_i_35_n_4,rd0__0_i_35_n_5,rd0__0_i_35_n_6,rd0__0_i_35_n_7}),
        .S({rd0__0_i_57_n_0,rd0__0_i_58_n_0,rd0__0_i_59_n_0,rd0__0_i_60_n_0}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_36
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[5]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[6]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_36_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_37
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[4]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[5]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_37_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_38
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[3]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[4]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_38_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_39
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[2]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[3]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_39_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_4
       (.I0(rd0__0_i_26_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_25_n_5),
        .O(\cpu_state_reg[5]_0 [14]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_40
       (.CI(\<const0> ),
        .CO({rd0__0_i_40_n_0,NLW_rd0__0_i_40_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[3:0]),
        .O({rd0__0_i_40_n_4,rd0__0_i_40_n_5,rd0__0_i_40_n_6,rd0__0_i_40_n_7}),
        .S({rd0__0_i_61_n_0,rd0__0_i_62_n_0,rd0__0_i_63_n_0,rd0__0_i_64_n_0}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_41
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[1]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[2]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_41_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_42
       (.I0(instr_lhu_reg),
        .I1(rd0__0_0[0]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[1]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_42_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    rd0__0_i_43
       (.I0(decoded_rs1[3]),
        .I1(decoded_rs1[4]),
        .I2(decoded_rs1[1]),
        .I3(decoded_rs1[0]),
        .I4(decoded_rs1[2]),
        .O(\decoded_rs1_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rd0__0_i_44
       (.I0(rd0_0[3]),
        .I1(rd0_0[5]),
        .I2(rd0_0[2]),
        .I3(sys_rst_int),
        .I4(boot_reset),
        .I5(rd0_0[4]),
        .O(rd0__0_i_44_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_45
       (.I0(Q[19]),
        .I1(rd0__0_i_23_0[19]),
        .O(rd0__0_i_45_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_46
       (.I0(Q[18]),
        .I1(rd0__0_i_23_0[18]),
        .O(rd0__0_i_46_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_47
       (.I0(Q[17]),
        .I1(rd0__0_i_23_0[17]),
        .O(rd0__0_i_47_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_48
       (.I0(Q[16]),
        .I1(rd0__0_i_23_0[16]),
        .O(rd0__0_i_48_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_49
       (.I0(Q[15]),
        .I1(rd0__0_i_23_0[15]),
        .O(rd0__0_i_49_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_5
       (.I0(rd0__0_i_27_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_25_n_6),
        .O(\cpu_state_reg[5]_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_50
       (.I0(Q[14]),
        .I1(rd0__0_i_23_0[14]),
        .O(rd0__0_i_50_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_51
       (.I0(Q[13]),
        .I1(rd0__0_i_23_0[13]),
        .O(rd0__0_i_51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_52
       (.I0(Q[12]),
        .I1(rd0__0_i_23_0[12]),
        .O(rd0__0_i_52_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_53
       (.I0(Q[11]),
        .I1(rd0__0_i_23_0[11]),
        .O(rd0__0_i_53_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_54
       (.I0(Q[10]),
        .I1(rd0__0_i_23_0[10]),
        .O(rd0__0_i_54_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_55
       (.I0(Q[9]),
        .I1(rd0__0_i_23_0[9]),
        .O(rd0__0_i_55_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_56
       (.I0(Q[8]),
        .I1(rd0__0_i_23_0[8]),
        .O(rd0__0_i_56_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_57
       (.I0(Q[7]),
        .I1(rd0__0_i_23_0[7]),
        .O(rd0__0_i_57_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_58
       (.I0(Q[6]),
        .I1(rd0__0_i_23_0[6]),
        .O(rd0__0_i_58_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_59
       (.I0(Q[5]),
        .I1(rd0__0_i_23_0[5]),
        .O(rd0__0_i_59_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_6
       (.I0(rd0__0_i_28_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_25_n_7),
        .O(\cpu_state_reg[5]_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_60
       (.I0(Q[4]),
        .I1(rd0__0_i_23_0[4]),
        .O(rd0__0_i_60_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_61
       (.I0(Q[3]),
        .I1(rd0__0_i_23_0[3]),
        .O(rd0__0_i_61_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_62
       (.I0(Q[2]),
        .I1(rd0__0_i_23_0[2]),
        .O(rd0__0_i_62_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_63
       (.I0(Q[1]),
        .I1(rd0__0_i_23_0[1]),
        .O(rd0__0_i_63_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_64
       (.I0(Q[0]),
        .I1(rd0__0_i_23_0[0]),
        .O(rd0__0_i_64_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_7
       (.I0(rd0__0_i_29_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_30_n_4),
        .O(\cpu_state_reg[5]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_8
       (.I0(rd0__0_i_31_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_30_n_5),
        .O(\cpu_state_reg[5]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_9
       (.I0(rd0__0_i_32_n_0),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_30_n_6),
        .O(\cpu_state_reg[5]_0 [9]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    rd0_i_1
       (.I0(rd0_0[5]),
        .I1(rd0_0[4]),
        .I2(rd0_0[2]),
        .I3(rd0_0[3]),
        .I4(\cpu_state_reg[0] ),
        .I5(\cpu_state_reg[7]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_10
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[9]),
        .I3(instr_lhu_reg),
        .I4(rd0__0_i_23_0[9]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_11
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[8]),
        .I3(instr_lhu_reg),
        .I4(rd0__0_i_23_0[8]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_12
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[7]),
        .I3(instr_lhu_reg),
        .I4(rd0__0_i_23_0[7]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_13
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[6]),
        .I3(instr_lhu_reg),
        .I4(rd0__0_i_23_0[6]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_14
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[5]),
        .I3(instr_lhu_reg),
        .I4(rd0__0_i_23_0[5]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_15
       (.I0(reg_sh1[4]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_26_n_0),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_16
       (.I0(reg_sh1[3]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_27_n_0),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_17
       (.I0(reg_sh1[2]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_28_n_0),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_18
       (.I0(reg_sh1[1]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_29_n_0),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_19
       (.I0(reg_sh1[0]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_30_n_0),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h02200000)) 
    rd0_i_2
       (.I0(instr_mulh1),
        .I1(\active[0]_i_4_0 [7]),
        .I2(\active[0]_i_4_0 [5]),
        .I3(\active[0]_i_4_0 [6]),
        .I4(Q[31]),
        .O(rd0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rd0_i_20
       (.I0(rd0_0[0]),
        .I1(rd0_0[1]),
        .O(\cpu_state_reg[0] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    rd0_i_22
       (.I0(decoded_imm_uj[3]),
        .I1(decoded_imm_uj[2]),
        .I2(decoded_imm_uj[1]),
        .I3(decoded_imm_uj[0]),
        .I4(decoded_imm_uj[4]),
        .O(\decoded_imm_uj_reg[4] ));
  LUT4 #(
    .INIT(16'h00FE)) 
    rd0_i_23
       (.I0(is_slli_srli_srai),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_lui_auipc_jal),
        .I3(instr_lhu_reg),
        .O(is_slli_srli_srai_reg));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    rd0_i_24
       (.I0(rd0_i_31_n_0),
        .I1(instr_xori_reg),
        .I2(instr_jalr_reg),
        .I3(instr_rdcycleh_reg),
        .I4(rd0_i_35_n_0),
        .I5(rd0_i_36_n_0),
        .O(instr_lhu_reg));
  LUT3 #(
    .INIT(8'h45)) 
    rd0_i_25
       (.I0(is_lui_auipc_jal),
        .I1(is_slli_srli_srai),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .O(is_lui_auipc_jal_reg));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_26
       (.I0(rd0__0_i_23_0[4]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[3]),
        .I5(instr_lhu_reg),
        .O(rd0_i_26_n_0));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_27
       (.I0(rd0__0_i_23_0[3]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[2]),
        .I5(instr_lhu_reg),
        .O(rd0_i_27_n_0));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_28
       (.I0(rd0__0_i_23_0[2]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[1]),
        .I5(instr_lhu_reg),
        .O(rd0_i_28_n_0));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_29
       (.I0(rd0__0_i_23_0[1]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[0]),
        .I5(instr_lhu_reg),
        .O(rd0_i_29_n_0));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_3
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[16]),
        .I3(instr_lhu_reg),
        .I4(rd0__0_i_23_0[16]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_30
       (.I0(rd0__0_i_23_0[0]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[4]),
        .I5(instr_lhu_reg),
        .O(rd0_i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rd0_i_31
       (.I0(instr_lhu),
        .I1(instr_lbu),
        .I2(instr_lw),
        .I3(instr_slli),
        .I4(instr_sll),
        .I5(instr_and_reg),
        .O(rd0_i_31_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    rd0_i_32
       (.I0(instr_xori),
        .I1(instr_srli),
        .I2(instr_ori),
        .I3(instr_rdinstr),
        .I4(rd0_i_37_n_0),
        .O(instr_xori_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd0_i_33
       (.I0(mem_do_rinst_i_10),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(instr_jal),
        .O(instr_jalr_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rd0_i_34
       (.I0(instr_rdcycleh),
        .I1(instr_rdcycle),
        .I2(instr_sh),
        .I3(instr_sw),
        .I4(instr_bge),
        .I5(instr_bne),
        .O(instr_rdcycleh_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rd0_i_35
       (.I0(instr_sb),
        .I1(instr_addi),
        .I2(instr_rdinstrh),
        .I3(instr_sltiu),
        .I4(instr_sltu_reg),
        .O(rd0_i_35_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rd0_i_36
       (.I0(instr_sra),
        .I1(instr_lb),
        .I2(instr_or),
        .I3(instr_xor),
        .I4(instr_beq_reg),
        .O(rd0_i_36_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd0_i_37
       (.I0(instr_srl),
        .I1(instr_add),
        .I2(DI),
        .I3(instr_srai),
        .O(rd0_i_37_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd0_i_38
       (.I0(instr_sltu),
        .I1(instr_slt),
        .I2(instr_slti),
        .I3(instr_blt),
        .O(instr_sltu_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd0_i_39
       (.I0(instr_beq),
        .I1(instr_bgeu),
        .I2(instr_bltu),
        .I3(mem_do_rinst_i_10_0),
        .O(instr_beq_reg));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_4
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[15]),
        .I3(instr_lhu_reg),
        .I4(rd0__0_i_23_0[15]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_5
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[14]),
        .I3(instr_lhu_reg),
        .I4(rd0__0_i_23_0[14]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_6
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[13]),
        .I3(instr_lhu_reg),
        .I4(rd0__0_i_23_0[13]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_7
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[12]),
        .I3(instr_lhu_reg),
        .I4(rd0__0_i_23_0[12]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_8
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[11]),
        .I3(instr_lhu_reg),
        .I4(rd0__0_i_23_0[11]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_9
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[10]),
        .I3(instr_lhu_reg),
        .I4(rd0__0_i_23_0[10]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rd_reg
       (.A({rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,Q[31:17]}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({rd_reg_i_1_n_0,rd_reg_i_1_n_0,rd_reg_i_1_n_0,rd_reg__0_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(clk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd_reg_n_76,rd_reg_n_77,rd_reg_n_78,rd_reg_n_79,rd_reg_n_80,rd_reg_n_81,rd_reg_n_82,rd_reg_n_83,rd_reg_n_84,rd_reg_n_85,rd_reg_n_86,rd_reg_n_87,rd_reg_n_88,rd_reg_n_89,rd_reg_n_90,rd_reg_n_91,rd_reg_n_92,rd_reg_n_93,rd_reg_n_94,rd_reg_n_95,rd_reg_n_96,rd_reg_n_97,rd_reg_n_98,rd_reg_n_99,rd_reg_n_100,rd_reg_n_101,rd_reg_n_102,rd_reg_n_103,rd_reg_n_104,rd_reg_n_105}),
        .PCIN({rd0_n_106,rd0_n_107,rd0_n_108,rd0_n_109,rd0_n_110,rd0_n_111,rd0_n_112,rd0_n_113,rd0_n_114,rd0_n_115,rd0_n_116,rd0_n_117,rd0_n_118,rd0_n_119,rd0_n_120,rd0_n_121,rd0_n_122,rd0_n_123,rd0_n_124,rd0_n_125,rd0_n_126,rd0_n_127,rd0_n_128,rd0_n_129,rd0_n_130,rd0_n_131,rd0_n_132,rd0_n_133,rd0_n_134,rd0_n_135,rd0_n_136,rd0_n_137,rd0_n_138,rd0_n_139,rd0_n_140,rd0_n_141,rd0_n_142,rd0_n_143,rd0_n_144,rd0_n_145,rd0_n_146,rd0_n_147,rd0_n_148,rd0_n_149,rd0_n_150,rd0_n_151,rd0_n_152,rd0_n_153}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  FDRE \rd_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_105),
        .Q(\rd_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE \rd_reg[0]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_105),
        .Q(\rd_reg[0]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_95),
        .Q(\rd_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE \rd_reg[10]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_95),
        .Q(\rd_reg[10]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_94),
        .Q(\rd_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE \rd_reg[11]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_94),
        .Q(\rd_reg[11]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_93),
        .Q(\rd_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE \rd_reg[12]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_93),
        .Q(\rd_reg[12]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_92),
        .Q(\rd_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE \rd_reg[13]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_92),
        .Q(\rd_reg[13]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_91),
        .Q(\rd_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE \rd_reg[14]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_91),
        .Q(\rd_reg[14]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_90),
        .Q(\rd_reg_n_0_[15] ),
        .R(\<const0> ));
  FDRE \rd_reg[15]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_90),
        .Q(\rd_reg[15]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_89),
        .Q(\rd_reg_n_0_[16] ),
        .R(\<const0> ));
  FDRE \rd_reg[16]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_89),
        .Q(\rd_reg[16]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_104),
        .Q(\rd_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE \rd_reg[1]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_104),
        .Q(\rd_reg[1]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_103),
        .Q(\rd_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE \rd_reg[2]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_103),
        .Q(\rd_reg[2]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_102),
        .Q(\rd_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE \rd_reg[3]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_102),
        .Q(\rd_reg[3]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_101),
        .Q(\rd_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE \rd_reg[4]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_101),
        .Q(\rd_reg[4]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_100),
        .Q(\rd_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE \rd_reg[5]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_100),
        .Q(\rd_reg[5]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_99),
        .Q(\rd_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE \rd_reg[6]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_99),
        .Q(\rd_reg[6]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_98),
        .Q(\rd_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE \rd_reg[7]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_98),
        .Q(\rd_reg[7]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_97),
        .Q(\rd_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE \rd_reg[8]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_97),
        .Q(\rd_reg[8]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_96),
        .Q(\rd_reg_n_0_[9] ),
        .R(\<const0> ));
  FDRE \rd_reg[9]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_96),
        .Q(\rd_reg[9]__0_n_0 ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rd_reg__0
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\cpu_state_reg[5]_0 }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({rd_reg_i_1_n_0,rd_reg_i_1_n_0,rd_reg_i_1_n_0,rd_reg__0_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\cpu_state_reg[5] ),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(clk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd_reg__0_n_59,rd_reg__0_n_60,rd_reg__0_n_61,rd_reg__0_n_62,rd_reg__0_n_63,rd_reg__0_n_64,rd_reg__0_n_65,rd_reg__0_n_66,rd_reg__0_n_67,rd_reg__0_n_68,rd_reg__0_n_69,rd_reg__0_n_70,rd_reg__0_n_71,rd_reg__0_n_72,rd_reg__0_n_73,rd_reg__0_n_74,rd_reg__0_n_75,rd_reg__0_n_76,rd_reg__0_n_77,rd_reg__0_n_78,rd_reg__0_n_79,rd_reg__0_n_80,rd_reg__0_n_81,rd_reg__0_n_82,rd_reg__0_n_83,rd_reg__0_n_84,rd_reg__0_n_85,rd_reg__0_n_86,rd_reg__0_n_87,rd_reg__0_n_88,rd_reg__0_n_89,rd_reg__0_n_90,rd_reg__0_n_91,rd_reg__0_n_92,rd_reg__0_n_93,rd_reg__0_n_94,rd_reg__0_n_95,rd_reg__0_n_96,rd_reg__0_n_97,rd_reg__0_n_98,rd_reg__0_n_99,rd_reg__0_n_100,rd_reg__0_n_101,rd_reg__0_n_102,rd_reg__0_n_103,rd_reg__0_n_104,rd_reg__0_n_105}),
        .PCIN({rd0__0_n_106,rd0__0_n_107,rd0__0_n_108,rd0__0_n_109,rd0__0_n_110,rd0__0_n_111,rd0__0_n_112,rd0__0_n_113,rd0__0_n_114,rd0__0_n_115,rd0__0_n_116,rd0__0_n_117,rd0__0_n_118,rd0__0_n_119,rd0__0_n_120,rd0__0_n_121,rd0__0_n_122,rd0__0_n_123,rd0__0_n_124,rd0__0_n_125,rd0__0_n_126,rd0__0_n_127,rd0__0_n_128,rd0__0_n_129,rd0__0_n_130,rd0__0_n_131,rd0__0_n_132,rd0__0_n_133,rd0__0_n_134,rd0__0_n_135,rd0__0_n_136,rd0__0_n_137,rd0__0_n_138,rd0__0_n_139,rd0__0_n_140,rd0__0_n_141,rd0__0_n_142,rd0__0_n_143,rd0__0_n_144,rd0__0_n_145,rd0__0_n_146,rd0__0_n_147,rd0__0_n_148,rd0__0_n_149,rd0__0_n_150,rd0__0_n_151,rd0__0_n_152,rd0__0_n_153}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT5 #(
    .INIT(32'h00200000)) 
    rd_reg_i_1
       (.I0(instr_mulh1),
        .I1(\active[0]_i_4_0 [7]),
        .I2(\active[0]_i_4_0 [5]),
        .I3(\active[0]_i_4_0 [6]),
        .I4(rd_reg__0_0[14]),
        .O(rd_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[0]_i_1 
       (.I0(\reg_out[0]_i_2_n_0 ),
        .I1(rd0_0[0]),
        .I2(\reg_out_reg[7] [0]),
        .I3(rd0_0[2]),
        .I4(rd0__0_i_23_0[0]),
        .O(\cpu_state_reg[3] [0]));
  LUT6 #(
    .INIT(64'hAA8A808AAA808080)) 
    \reg_out[0]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[0]_i_3_n_0 ),
        .I2(instr_lhu_reg),
        .I3(instr_rdcycle),
        .I4(\reg_out_reg[0] ),
        .I5(\reg_out_reg[0]_0 ),
        .O(\reg_out[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[0]_i_3 
       (.I0(rd_reg__1[32]),
        .I1(shift_out),
        .I2(\rd_reg[0]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [0]),
        .O(\reg_out[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[10]_i_1 
       (.I0(\reg_out[10]_i_2_n_0 ),
        .I1(\reg_out_reg[10] ),
        .I2(rd0_0[2]),
        .I3(\reg_out_reg[12] [1]),
        .O(\cpu_state_reg[3] [10]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[10]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[10]_0 ),
        .I4(\reg_out[10]_i_5_n_0 ),
        .I5(\reg_out_reg[11] [2]),
        .O(\reg_out[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[10]_i_5 
       (.I0(rd_reg__1[42]),
        .I1(shift_out),
        .I2(\rd_reg[10]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [10]),
        .O(\reg_out[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[11]_i_1 
       (.I0(\reg_out[11]_i_2_n_0 ),
        .I1(\reg_out_reg[11]_0 ),
        .I2(rd0_0[2]),
        .I3(\reg_out_reg[12] [2]),
        .O(\cpu_state_reg[3] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_10 
       (.I0(rd_reg__0_n_82),
        .I1(rd_reg_n_99),
        .O(\reg_out[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[11]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[11]_i_4_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[11] [3]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[11]_1 ),
        .O(\reg_out[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[11]_i_4 
       (.I0(rd_reg__1[43]),
        .I1(shift_out),
        .I2(\rd_reg[11]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [11]),
        .O(\reg_out[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_7 
       (.I0(rd_reg__0_n_79),
        .I1(rd_reg_n_96),
        .O(\reg_out[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_8 
       (.I0(rd_reg__0_n_80),
        .I1(rd_reg_n_97),
        .O(\reg_out[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_9 
       (.I0(rd_reg__0_n_81),
        .I1(rd_reg_n_98),
        .O(\reg_out[11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[12]_i_1 
       (.I0(\reg_out[12]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[12] [3]),
        .I3(\reg_out_reg[12]_0 ),
        .O(\cpu_state_reg[3] [12]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[12]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[12]_1 ),
        .I4(\reg_out[12]_i_6_n_0 ),
        .I5(\reg_out_reg[15] [0]),
        .O(\reg_out[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[12]_i_6 
       (.I0(rd_reg__1[44]),
        .I1(shift_out),
        .I2(\rd_reg[12]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [12]),
        .O(\reg_out[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[13]_i_1 
       (.I0(\reg_out[13]_i_2_n_0 ),
        .I1(\reg_out_reg[13] ),
        .I2(rd0_0[2]),
        .I3(\reg_out_reg[16] [0]),
        .O(\cpu_state_reg[3] [13]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[13]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[13]_i_4_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[15] [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[13]_0 ),
        .O(\reg_out[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[13]_i_4 
       (.I0(rd_reg__1[45]),
        .I1(shift_out),
        .I2(\rd_reg[13]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [13]),
        .O(\reg_out[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[14]_i_1 
       (.I0(\reg_out[14]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[16] [1]),
        .I3(\reg_out_reg[14] ),
        .O(\cpu_state_reg[3] [14]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[14]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[14]_0 ),
        .I4(\reg_out[14]_i_5_n_0 ),
        .I5(\reg_out_reg[15] [2]),
        .O(\reg_out[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[14]_i_5 
       (.I0(rd_reg__1[46]),
        .I1(shift_out),
        .I2(\rd_reg[14]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [14]),
        .O(\reg_out[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[15]_i_1 
       (.I0(\reg_out[15]_i_2_n_0 ),
        .I1(\reg_out_reg[15]_0 ),
        .I2(rd0_0[2]),
        .I3(\reg_out_reg[16] [2]),
        .O(\cpu_state_reg[3] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_10 
       (.I0(rd_reg__0_n_78),
        .I1(rd_reg_n_95),
        .O(\reg_out[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[15]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[15]_1 ),
        .I4(\reg_out[15]_i_5_n_0 ),
        .I5(\reg_out_reg[15] [3]),
        .O(\reg_out[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[15]_i_5 
       (.I0(rd_reg__1[47]),
        .I1(shift_out),
        .I2(\rd_reg[15]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [15]),
        .O(\reg_out[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_7 
       (.I0(rd_reg__0_n_75),
        .I1(rd_reg_n_92),
        .O(\reg_out[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_8 
       (.I0(rd_reg__0_n_76),
        .I1(rd_reg_n_93),
        .O(\reg_out[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_9 
       (.I0(rd_reg__0_n_77),
        .I1(rd_reg_n_94),
        .O(\reg_out[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[16]_i_1 
       (.I0(\reg_out[16]_i_2_n_0 ),
        .I1(\reg_out_reg[16]_0 ),
        .I2(rd0_0[2]),
        .I3(\reg_out_reg[16] [3]),
        .O(\cpu_state_reg[3] [16]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[16]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[16]_i_5_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[19] [0]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[16]_1 ),
        .O(\reg_out[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[16]_i_5 
       (.I0(rd_reg__1[48]),
        .I1(shift_out),
        .I2(rd_reg__1[16]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [16]),
        .O(\reg_out[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[17]_i_1 
       (.I0(\reg_out[17]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[20] [0]),
        .I3(\reg_out_reg[17] ),
        .O(\cpu_state_reg[3] [17]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[17]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[17]_i_4_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[19] [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[17]_0 ),
        .O(\reg_out[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[17]_i_4 
       (.I0(rd_reg__1[49]),
        .I1(shift_out),
        .I2(rd_reg__1[17]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [17]),
        .O(\reg_out[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[18]_i_1 
       (.I0(\reg_out[18]_i_2_n_0 ),
        .I1(\reg_out_reg[18] ),
        .I2(rd0_0[2]),
        .I3(\reg_out_reg[20] [1]),
        .O(\cpu_state_reg[3] [18]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[18]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[18]_0 ),
        .I4(\reg_out[18]_i_5_n_0 ),
        .I5(\reg_out_reg[19] [2]),
        .O(\reg_out[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[18]_i_5 
       (.I0(rd_reg__1[50]),
        .I1(shift_out),
        .I2(rd_reg__1[18]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [18]),
        .O(\reg_out[18]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[19]_i_1 
       (.I0(\reg_out[19]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[20] [2]),
        .I3(\reg_out_reg[19]_0 ),
        .O(\cpu_state_reg[3] [19]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_10 
       (.I0(rd_reg__0_n_73),
        .I1(rd_reg_n_90),
        .O(\reg_out[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_11 
       (.I0(rd_reg__0_n_74),
        .I1(rd_reg_n_91),
        .O(\reg_out[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_12 
       (.I0(rd_reg__0_n_103),
        .I1(\rd_reg_n_0_[2] ),
        .O(\reg_out[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_13 
       (.I0(rd_reg__0_n_104),
        .I1(\rd_reg_n_0_[1] ),
        .O(\reg_out[19]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_14 
       (.I0(rd_reg__0_n_105),
        .I1(\rd_reg_n_0_[0] ),
        .O(\reg_out[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[19]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[19]_1 ),
        .I4(\reg_out[19]_i_5_n_0 ),
        .I5(\reg_out_reg[19] [3]),
        .O(\reg_out[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[19]_i_5 
       (.I0(rd_reg__1[51]),
        .I1(shift_out),
        .I2(rd_reg__1[19]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [19]),
        .O(\reg_out[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_8 
       (.I0(rd_reg__0_n_71),
        .I1(rd_reg_n_88),
        .O(\reg_out[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_9 
       (.I0(rd_reg__0_n_72),
        .I1(rd_reg_n_89),
        .O(\reg_out[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEEAAEEAAEEA)) 
    \reg_out[1]_i_1 
       (.I0(\reg_out[1]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(rd0__0_i_23_0[1]),
        .I3(rd0__0_0[0]),
        .I4(rd0_0[0]),
        .I5(\reg_out_reg[7] [1]),
        .O(\cpu_state_reg[3] [1]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[1]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[1]_i_3_n_0 ),
        .I2(instr_lhu_reg),
        .I3(S[0]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[1] ),
        .O(\reg_out[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[1]_i_3 
       (.I0(rd_reg__1[33]),
        .I1(shift_out),
        .I2(\rd_reg[1]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [1]),
        .O(\reg_out[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[20]_i_1 
       (.I0(\reg_out[20]_i_2_n_0 ),
        .I1(\reg_out_reg[20]_0 ),
        .I2(rd0_0[2]),
        .I3(\reg_out_reg[20] [3]),
        .O(\cpu_state_reg[3] [20]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[20]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[20]_i_5_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[23] [0]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[20]_1 ),
        .O(\reg_out[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[20]_i_5 
       (.I0(rd_reg__1[52]),
        .I1(shift_out),
        .I2(rd_reg__1[20]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [20]),
        .O(\reg_out[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[21]_i_1 
       (.I0(\reg_out[21]_i_2_n_0 ),
        .I1(\reg_out_reg[21] ),
        .I2(rd0_0[2]),
        .I3(\reg_out_reg[24] [0]),
        .O(\cpu_state_reg[3] [21]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[21]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[21]_i_4_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[23] [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[21]_0 ),
        .O(\reg_out[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[21]_i_4 
       (.I0(rd_reg__1[53]),
        .I1(shift_out),
        .I2(rd_reg__1[21]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [21]),
        .O(\reg_out[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[22]_i_1 
       (.I0(\reg_out[22]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[24] [1]),
        .I3(\reg_out_reg[22] ),
        .O(\cpu_state_reg[3] [22]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[22]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[22]_0 ),
        .I4(\reg_out[22]_i_5_n_0 ),
        .I5(\reg_out_reg[23] [2]),
        .O(\reg_out[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[22]_i_5 
       (.I0(rd_reg__1[54]),
        .I1(shift_out),
        .I2(rd_reg__1[22]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [22]),
        .O(\reg_out[22]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[23]_i_1 
       (.I0(\reg_out[23]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[24] [2]),
        .I3(\reg_out_reg[23]_0 ),
        .O(\cpu_state_reg[3] [23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_10 
       (.I0(rd_reg__0_n_69),
        .I1(rd_reg_n_86),
        .O(\reg_out[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_11 
       (.I0(rd_reg__0_n_70),
        .I1(rd_reg_n_87),
        .O(\reg_out[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_12 
       (.I0(rd_reg__0_n_99),
        .I1(\rd_reg_n_0_[6] ),
        .O(\reg_out[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_13 
       (.I0(rd_reg__0_n_100),
        .I1(\rd_reg_n_0_[5] ),
        .O(\reg_out[23]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_14 
       (.I0(rd_reg__0_n_101),
        .I1(\rd_reg_n_0_[4] ),
        .O(\reg_out[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_15 
       (.I0(rd_reg__0_n_102),
        .I1(\rd_reg_n_0_[3] ),
        .O(\reg_out[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[23]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[23]_i_4_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[23] [3]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[23]_1 ),
        .O(\reg_out[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[23]_i_4 
       (.I0(rd_reg__1[55]),
        .I1(shift_out),
        .I2(rd_reg__1[23]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [23]),
        .O(\reg_out[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_8 
       (.I0(rd_reg__0_n_67),
        .I1(rd_reg_n_84),
        .O(\reg_out[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_9 
       (.I0(rd_reg__0_n_68),
        .I1(rd_reg_n_85),
        .O(\reg_out[23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[24]_i_1 
       (.I0(\reg_out[24]_i_2_n_0 ),
        .I1(\reg_out_reg[24]_0 ),
        .I2(rd0_0[2]),
        .I3(\reg_out_reg[24] [3]),
        .O(\cpu_state_reg[3] [24]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[24]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[24]_1 ),
        .I4(\reg_out[24]_i_6_n_0 ),
        .I5(\reg_out_reg[27] [0]),
        .O(\reg_out[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[24]_i_6 
       (.I0(rd_reg__1[56]),
        .I1(shift_out),
        .I2(rd_reg__1[24]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [24]),
        .O(\reg_out[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[25]_i_1 
       (.I0(\reg_out[25]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[28] [0]),
        .I3(\reg_out_reg[25] ),
        .O(\cpu_state_reg[3] [25]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[25]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[25]_i_4_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[27] [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[25]_0 ),
        .O(\reg_out[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[25]_i_4 
       (.I0(rd_reg__1[57]),
        .I1(shift_out),
        .I2(rd_reg__1[25]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [25]),
        .O(\reg_out[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[26]_i_1 
       (.I0(\reg_out[26]_i_2_n_0 ),
        .I1(\reg_out_reg[26] ),
        .I2(rd0_0[2]),
        .I3(\reg_out_reg[28] [1]),
        .O(\cpu_state_reg[3] [26]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[26]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[26]_0 ),
        .I4(\reg_out[26]_i_5_n_0 ),
        .I5(\reg_out_reg[27] [2]),
        .O(\reg_out[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[26]_i_5 
       (.I0(rd_reg__1[58]),
        .I1(shift_out),
        .I2(rd_reg__1[26]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [26]),
        .O(\reg_out[26]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[27]_i_1 
       (.I0(\reg_out[27]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[28] [2]),
        .I3(\reg_out_reg[27]_0 ),
        .O(\cpu_state_reg[3] [27]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_10 
       (.I0(rd_reg__0_n_65),
        .I1(rd_reg_n_82),
        .O(\reg_out[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_11 
       (.I0(rd_reg__0_n_66),
        .I1(rd_reg_n_83),
        .O(\reg_out[27]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_12 
       (.I0(rd_reg__0_n_95),
        .I1(\rd_reg_n_0_[10] ),
        .O(\reg_out[27]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_13 
       (.I0(rd_reg__0_n_96),
        .I1(\rd_reg_n_0_[9] ),
        .O(\reg_out[27]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_14 
       (.I0(rd_reg__0_n_97),
        .I1(\rd_reg_n_0_[8] ),
        .O(\reg_out[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_15 
       (.I0(rd_reg__0_n_98),
        .I1(\rd_reg_n_0_[7] ),
        .O(\reg_out[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[27]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[27]_1 ),
        .I4(\reg_out[27]_i_5_n_0 ),
        .I5(\reg_out_reg[27] [3]),
        .O(\reg_out[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[27]_i_5 
       (.I0(rd_reg__1[59]),
        .I1(shift_out),
        .I2(rd_reg__1[27]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [27]),
        .O(\reg_out[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_8 
       (.I0(rd_reg__0_n_63),
        .I1(rd_reg_n_80),
        .O(\reg_out[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_9 
       (.I0(rd_reg__0_n_64),
        .I1(rd_reg_n_81),
        .O(\reg_out[27]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[28]_i_1 
       (.I0(\reg_out[28]_i_2_n_0 ),
        .I1(\reg_out_reg[28]_0 ),
        .I2(rd0_0[2]),
        .I3(\reg_out_reg[28] [3]),
        .O(\cpu_state_reg[3] [28]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[28]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[28]_1 ),
        .I4(\reg_out[28]_i_6_n_0 ),
        .I5(\reg_out_reg[31] [0]),
        .O(\reg_out[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[28]_i_6 
       (.I0(rd_reg__1[60]),
        .I1(shift_out),
        .I2(rd_reg__1[28]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [28]),
        .O(\reg_out[28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[29]_i_1 
       (.I0(\reg_out[29]_i_2_n_0 ),
        .I1(\reg_out_reg[29] ),
        .I2(rd0_0[2]),
        .I3(\reg_out_reg[31]_0 [0]),
        .O(\cpu_state_reg[3] [29]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[29]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[29]_i_4_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[31] [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[29]_0 ),
        .O(\reg_out[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[29]_i_4 
       (.I0(rd_reg__1[61]),
        .I1(shift_out),
        .I2(rd_reg__1[29]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [29]),
        .O(\reg_out[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[2]_i_1 
       (.I0(\reg_out[2]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(O[0]),
        .I3(rd0_0[0]),
        .I4(\reg_out_reg[7] [2]),
        .O(\cpu_state_reg[3] [2]));
  LUT6 #(
    .INIT(64'hAAA8A2A08A880200)) 
    \reg_out[2]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[2] ),
        .I4(\reg_out[2]_i_4_n_0 ),
        .I5(S[1]),
        .O(\reg_out[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[2]_i_4 
       (.I0(rd_reg__1[34]),
        .I1(shift_out),
        .I2(\rd_reg[2]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [2]),
        .O(\reg_out[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[30]_i_1 
       (.I0(\reg_out[30]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[31]_0 [1]),
        .I3(\reg_out_reg[30] ),
        .O(\cpu_state_reg[3] [30]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[30]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[30]_i_4_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[31] [2]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[30]_0 ),
        .O(\reg_out[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[30]_i_4 
       (.I0(rd_reg__1[62]),
        .I1(shift_out),
        .I2(rd_reg__1[30]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [30]),
        .O(\reg_out[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[31]_i_1 
       (.I0(\reg_out[31]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[31]_0 [2]),
        .I3(\reg_out_reg[31]_1 ),
        .O(\cpu_state_reg[3] [31]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_12 
       (.I0(rd_reg__0_n_59),
        .I1(rd_reg_n_76),
        .O(\reg_out[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_13 
       (.I0(rd_reg__0_n_60),
        .I1(rd_reg_n_77),
        .O(\reg_out[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_14 
       (.I0(rd_reg__0_n_61),
        .I1(rd_reg_n_78),
        .O(\reg_out[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_15 
       (.I0(rd_reg__0_n_62),
        .I1(rd_reg_n_79),
        .O(\reg_out[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_16 
       (.I0(rd_reg__0_n_91),
        .I1(\rd_reg_n_0_[14] ),
        .O(\reg_out[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_17 
       (.I0(rd_reg__0_n_92),
        .I1(\rd_reg_n_0_[13] ),
        .O(\reg_out[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_18 
       (.I0(rd_reg__0_n_93),
        .I1(\rd_reg_n_0_[12] ),
        .O(\reg_out[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_19 
       (.I0(rd_reg__0_n_94),
        .I1(\rd_reg_n_0_[11] ),
        .O(\reg_out[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[31]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[31]_i_5_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[31] [3]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[31]_2 ),
        .O(\reg_out[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[31]_i_5 
       (.I0(rd_reg__1[63]),
        .I1(shift_out),
        .I2(rd_reg__1[31]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [31]),
        .O(\reg_out[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[3]_i_1 
       (.I0(\reg_out[3]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(O[1]),
        .I3(rd0_0[0]),
        .I4(\reg_out_reg[7] [3]),
        .O(\cpu_state_reg[3] [3]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[3]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[3]_i_3_n_0 ),
        .I2(instr_lhu_reg),
        .I3(S[2]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[3] ),
        .O(\reg_out[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[3]_i_3 
       (.I0(rd_reg__1[35]),
        .I1(shift_out),
        .I2(\rd_reg[3]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [3]),
        .O(\reg_out[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_6 
       (.I0(rd_reg__0_n_87),
        .I1(rd_reg_n_104),
        .O(\reg_out[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_7 
       (.I0(rd_reg__0_n_88),
        .I1(rd_reg_n_105),
        .O(\reg_out[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_8 
       (.I0(rd_reg__0_n_89),
        .I1(\rd_reg_n_0_[16] ),
        .O(\reg_out[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_9 
       (.I0(rd_reg__0_n_90),
        .I1(\rd_reg_n_0_[15] ),
        .O(\reg_out[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[4]_i_1 
       (.I0(\reg_out[4]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(O[2]),
        .I3(rd0_0[0]),
        .I4(\reg_out_reg[7] [4]),
        .O(\cpu_state_reg[3] [4]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[4]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[4]_i_4_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[7]_0 [0]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[4] ),
        .O(\reg_out[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[4]_i_4 
       (.I0(rd_reg__1[36]),
        .I1(shift_out),
        .I2(\rd_reg[4]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [4]),
        .O(\reg_out[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[5]_i_1 
       (.I0(\reg_out[5]_i_2_n_0 ),
        .I1(rd0_0[0]),
        .I2(\reg_out_reg[7] [5]),
        .I3(rd0_0[2]),
        .I4(\reg_out_reg[8] [0]),
        .O(\cpu_state_reg[3] [5]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[5]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[5]_i_3_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[7]_0 [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[5] ),
        .O(\reg_out[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[5]_i_3 
       (.I0(rd_reg__1[37]),
        .I1(shift_out),
        .I2(\rd_reg[5]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [5]),
        .O(\reg_out[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[6]_i_1 
       (.I0(\reg_out[6]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[8] [1]),
        .I3(rd0_0[0]),
        .I4(\reg_out_reg[7] [6]),
        .O(\cpu_state_reg[3] [6]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[6]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[6]_i_3_n_0 ),
        .I2(instr_lhu_reg),
        .I3(\reg_out_reg[7]_0 [2]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[6] ),
        .O(\reg_out[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[6]_i_3 
       (.I0(rd_reg__1[38]),
        .I1(shift_out),
        .I2(\rd_reg[6]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [6]),
        .O(\reg_out[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[7]_i_1 
       (.I0(\reg_out[7]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[8] [2]),
        .I3(rd0_0[0]),
        .I4(\reg_out_reg[7] [7]),
        .O(\cpu_state_reg[3] [7]));
  LUT6 #(
    .INIT(64'hAAA8A2A08A880200)) 
    \reg_out[7]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[7]_1 ),
        .I4(\reg_out[7]_i_4_n_0 ),
        .I5(\reg_out_reg[7]_0 [3]),
        .O(\reg_out[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[7]_i_4 
       (.I0(rd_reg__1[39]),
        .I1(shift_out),
        .I2(\rd_reg[7]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [7]),
        .O(\reg_out[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_6 
       (.I0(rd_reg__0_n_83),
        .I1(rd_reg_n_100),
        .O(\reg_out[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_7 
       (.I0(rd_reg__0_n_84),
        .I1(rd_reg_n_101),
        .O(\reg_out[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_8 
       (.I0(rd_reg__0_n_85),
        .I1(rd_reg_n_102),
        .O(\reg_out[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_9 
       (.I0(rd_reg__0_n_86),
        .I1(rd_reg_n_103),
        .O(\reg_out[7]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[8]_i_1 
       (.I0(\reg_out[8]_i_2_n_0 ),
        .I1(\reg_out_reg[8]_0 ),
        .I2(rd0_0[2]),
        .I3(\reg_out_reg[8] [3]),
        .O(\cpu_state_reg[3] [8]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[8]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[8]_1 ),
        .I4(\reg_out[8]_i_6_n_0 ),
        .I5(\reg_out_reg[11] [0]),
        .O(\reg_out[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[8]_i_6 
       (.I0(rd_reg__1[40]),
        .I1(shift_out),
        .I2(\rd_reg[8]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [8]),
        .O(\reg_out[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[9]_i_1 
       (.I0(\reg_out[9]_i_2_n_0 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[12] [0]),
        .I3(\reg_out_reg[9] ),
        .O(\cpu_state_reg[3] [9]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[9]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_lhu_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[9]_0 ),
        .I4(\reg_out[9]_i_5_n_0 ),
        .I5(\reg_out_reg[11] [1]),
        .O(\reg_out[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[9]_i_5 
       (.I0(rd_reg__1[41]),
        .I1(shift_out),
        .I2(\rd_reg[9]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [9]),
        .O(\reg_out[9]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[11]_i_6 
       (.CI(\reg_out_reg[7]_i_5_n_0 ),
        .CO({\reg_out_reg[11]_i_6_n_0 ,\NLW_reg_out_reg[11]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_79,rd_reg__0_n_80,rd_reg__0_n_81,rd_reg__0_n_82}),
        .O(rd_reg__1[43:40]),
        .S({\reg_out[11]_i_7_n_0 ,\reg_out[11]_i_8_n_0 ,\reg_out[11]_i_9_n_0 ,\reg_out[11]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[15]_i_6 
       (.CI(\reg_out_reg[11]_i_6_n_0 ),
        .CO({\reg_out_reg[15]_i_6_n_0 ,\NLW_reg_out_reg[15]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_75,rd_reg__0_n_76,rd_reg__0_n_77,rd_reg__0_n_78}),
        .O(rd_reg__1[47:44]),
        .S({\reg_out[15]_i_7_n_0 ,\reg_out[15]_i_8_n_0 ,\reg_out[15]_i_9_n_0 ,\reg_out[15]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[19]_i_6 
       (.CI(\reg_out_reg[15]_i_6_n_0 ),
        .CO({\reg_out_reg[19]_i_6_n_0 ,\NLW_reg_out_reg[19]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_71,rd_reg__0_n_72,rd_reg__0_n_73,rd_reg__0_n_74}),
        .O(rd_reg__1[51:48]),
        .S({\reg_out[19]_i_8_n_0 ,\reg_out[19]_i_9_n_0 ,\reg_out[19]_i_10_n_0 ,\reg_out[19]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \reg_out_reg[19]_i_7 
       (.CI(\<const0> ),
        .CO({\reg_out_reg[19]_i_7_n_0 ,\NLW_reg_out_reg[19]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_103,rd_reg__0_n_104,rd_reg__0_n_105,\<const0> }),
        .O(rd_reg__1[19:16]),
        .S({\reg_out[19]_i_12_n_0 ,\reg_out[19]_i_13_n_0 ,\reg_out[19]_i_14_n_0 ,\rd_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[23]_i_6 
       (.CI(\reg_out_reg[19]_i_6_n_0 ),
        .CO({\reg_out_reg[23]_i_6_n_0 ,\NLW_reg_out_reg[23]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_67,rd_reg__0_n_68,rd_reg__0_n_69,rd_reg__0_n_70}),
        .O(rd_reg__1[55:52]),
        .S({\reg_out[23]_i_8_n_0 ,\reg_out[23]_i_9_n_0 ,\reg_out[23]_i_10_n_0 ,\reg_out[23]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[23]_i_7 
       (.CI(\reg_out_reg[19]_i_7_n_0 ),
        .CO({\reg_out_reg[23]_i_7_n_0 ,\NLW_reg_out_reg[23]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_99,rd_reg__0_n_100,rd_reg__0_n_101,rd_reg__0_n_102}),
        .O(rd_reg__1[23:20]),
        .S({\reg_out[23]_i_12_n_0 ,\reg_out[23]_i_13_n_0 ,\reg_out[23]_i_14_n_0 ,\reg_out[23]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[27]_i_6 
       (.CI(\reg_out_reg[23]_i_6_n_0 ),
        .CO({\reg_out_reg[27]_i_6_n_0 ,\NLW_reg_out_reg[27]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_63,rd_reg__0_n_64,rd_reg__0_n_65,rd_reg__0_n_66}),
        .O(rd_reg__1[59:56]),
        .S({\reg_out[27]_i_8_n_0 ,\reg_out[27]_i_9_n_0 ,\reg_out[27]_i_10_n_0 ,\reg_out[27]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[27]_i_7 
       (.CI(\reg_out_reg[23]_i_7_n_0 ),
        .CO({\reg_out_reg[27]_i_7_n_0 ,\NLW_reg_out_reg[27]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_95,rd_reg__0_n_96,rd_reg__0_n_97,rd_reg__0_n_98}),
        .O(rd_reg__1[27:24]),
        .S({\reg_out[27]_i_12_n_0 ,\reg_out[27]_i_13_n_0 ,\reg_out[27]_i_14_n_0 ,\reg_out[27]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[31]_i_10 
       (.CI(\reg_out_reg[27]_i_6_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,rd_reg__0_n_60,rd_reg__0_n_61,rd_reg__0_n_62}),
        .O(rd_reg__1[63:60]),
        .S({\reg_out[31]_i_12_n_0 ,\reg_out[31]_i_13_n_0 ,\reg_out[31]_i_14_n_0 ,\reg_out[31]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[31]_i_11 
       (.CI(\reg_out_reg[27]_i_7_n_0 ),
        .CO({\reg_out_reg[31]_i_11_n_0 ,\NLW_reg_out_reg[31]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_91,rd_reg__0_n_92,rd_reg__0_n_93,rd_reg__0_n_94}),
        .O(rd_reg__1[31:28]),
        .S({\reg_out[31]_i_16_n_0 ,\reg_out[31]_i_17_n_0 ,\reg_out[31]_i_18_n_0 ,\reg_out[31]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[3]_i_5 
       (.CI(\reg_out_reg[31]_i_11_n_0 ),
        .CO({\reg_out_reg[3]_i_5_n_0 ,\NLW_reg_out_reg[3]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_87,rd_reg__0_n_88,rd_reg__0_n_89,rd_reg__0_n_90}),
        .O(rd_reg__1[35:32]),
        .S({\reg_out[3]_i_6_n_0 ,\reg_out[3]_i_7_n_0 ,\reg_out[3]_i_8_n_0 ,\reg_out[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[7]_i_5 
       (.CI(\reg_out_reg[3]_i_5_n_0 ),
        .CO({\reg_out_reg[7]_i_5_n_0 ,\NLW_reg_out_reg[7]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_83,rd_reg__0_n_84,rd_reg__0_n_85,rd_reg__0_n_86}),
        .O(rd_reg__1[39:36]),
        .S({\reg_out[7]_i_6_n_0 ,\reg_out[7]_i_7_n_0 ,\reg_out[7]_i_8_n_0 ,\reg_out[7]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'h2220)) 
    shift_out_i_1
       (.I0(instr_mulh1),
        .I1(\active[0]_i_4_0 [7]),
        .I2(\active[0]_i_4_0 [5]),
        .I3(\active[0]_i_4_0 [6]),
        .O(instr_any_mulh));
  FDRE shift_out_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_any_mulh),
        .Q(shift_out),
        .R(\<const0> ));
endmodule

module sp_rom
   (DOADO,
    clk_IBUF_BUFG,
    rom_r_valid,
    Q,
    pwropt,
    pwropt_2,
    pwropt_3);
  output [31:0]DOADO;
  input clk_IBUF_BUFG;
  input rom_r_valid;
  input [9:0]Q;
  input pwropt;
  input pwropt_2;
  input pwropt_3;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]DOADO;
  wire GND_cooolDelFlop_1;
  wire [9:0]Q;
  wire VCC_cooolDelFlop_1;
  wire clk_IBUF_BUFG;
  wire pwropt;
  wire pwropt_2;
  wire pwropt_3;
  wire rdata_reg_ENARDEN_cooolgate_en_sig_3;
  wire rom_r_valid;
  wire \system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_sig_1 ;
  wire \system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_sig_2 ;

  GND GND
       (.G(\<const0> ));
  GND GND_cooolDelFlop
       (.G(GND_cooolDelFlop_1));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_cooolDelFlop
       (.P(VCC_cooolDelFlop_1));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "system/int_mem0/boot_ctr0/sp_rom0/rdata" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000504130011262300812423FF010113001000730A1000EF0001011300004137),
    .INIT_01(256'h420000EF001404134000006F0101011300C120830081240300051A6300044503),
    .INIT_02(256'h033126230321282302912A2302812C230441079304F12A23FA010113FE1FF06F),
    .INIT_03(256'h04B122230005031301812C2301712E230341242302112E230361202303512223),
    .INIT_04(256'h06100B1301C00A9300F1262305112E2305012C2304E1282304D1262304C12423),
    .INIT_05(256'h02C1298303012903034124830381240303C1208338C000EF02051C6300034503),
    .INIT_06(256'h02500793000080670601011301812C0301C12B8302012B0302412A8302812A03),
    .INIT_07(256'h02F7606312E7846306400713FA078CE300230A130013478306F5166300130A13),
    .INIT_08(256'h07300713F89FF06F000A031302A78E6304E786630630071306E7846305800713),
    .INIT_09(256'h7CE02C230007A70300E126230047871300C12783FEE796E3078007130EE78463),
    .INIT_0A(256'h0047871300C12783FC1FF06F30C000EF025005130080006F0300051302071C63),
    .INIT_0B(256'h01C006937D502A23FB9FF06F7CF00E2304100793FE9FF06F00E126230007C503),
    .INIT_0C(256'h0005846302078263FFC6869300E7F7B300C517B30006861300F0051300000593),
    .INIT_0D(256'h00100593F5DFF06F7D600E2300075A637D40270300900C1300F00B937CC02A23),
    .INIT_0E(256'h0305051302FC60630FF7F51300E7D7B300D7F7B300EB97B37D802683FC9FF06F),
    .INIT_0F(256'hFF6787937DC04783FB9FF06F7CF02A23FFC787937D402783278000EF0FF57513),
    .INIT_10(256'hEF9FF06FDF9FF0EF00E12623004787130007A50300C12783FDDFF06F00F50533),
    .INIT_11(256'h280000EF7CA02C2300E12623004787130007A5035480059300A0061300C12783),
    .INIT_12(256'h7540051374800593000509930131262301212823FE010113FD5FF06F54800513),
    .INIT_13(256'h00050413224000EF1E8000EF00300513DD9FF0EF00912A2300812C2300112E23),
    .INIT_14(256'h0084E433204000EF00A4E4B30084949301051513214000EF0005049321C000EF),
    .INIT_15(256'h74800593000486131A8000EF0020051304849863000004930087E43301851793),
    .INIT_16(256'h01C12083184000EF002005131A4000EF190000EF00300513D81FF0EF77800513),
    .INIT_17(256'h1A0000EF0000806702010113014124830004851300C129830101290301812403),
    .INIT_18(256'h0121282300812C2300050613FE010113FA1FF06F0014849300A78023009987B3),
    .INIT_19(256'hD09FF0EF0131262300112E2374800593000584937980051300912A2300050413),
    .INIT_1A(256'h01045513104000EF0FF5751300845513110000EF0FF47513118000EF00300513),
    .INIT_1B(256'h0E0000EF0020051305349463008489B30F0000EF018455130F8000EF0FF57513),
    .INIT_1C(256'h018124030DC000EF0C8000EF00300513CB9FF0EF7B8005137480059300040613),
    .INIT_1D(256'h0004C5030A40006F020101130020051300C12983010129030141248301C12083),
    .INIT_1E(256'h00500513006004130011262300812423FF010113FADFF06F098000EF00148493),
    .INIT_1F(256'h0600006F010101130020051300C1208300812403FE851AE30B8000EF07C000EF),
    .INIT_20(256'h00F52A2300F52C2300B522230005262300F526230010079380A7A823000017B7),
    .INIT_21(256'h000727838107A703000017B7000080670047A5038107A783000017B700008067),
    .INIT_22(256'h000017B700008067001535130007A5038107A783000017B700008067FE079EE3),
    .INIT_23(256'h010787938107A783000017B70000806700A7A423FE071EE30007A7038107A783),
    .INIT_24(256'h000017B7000080670107A5038107A783000017B700008067FE070EE30007A703),
    .INIT_25(256'h52C0006F000080670FF575130087A503FE070EE30006A703010786938107A783),
    .INIT_26(256'h000017B7F5DFF0EF0005041300112623012120230091222300812423FF010113),
    .INIT_27(256'h001007930081240300C12083F45FF0EF0284C46300092C23000004938107A903),
    .INIT_28(256'h00148493F45FF0EF063005130000806701010113000129030041248300F92C23),
    .INIT_29(256'h0015859300130313FFF60613007300230005838300060E6300050313FCDFF06F),
    .INIT_2A(256'h00000000000000000000000000000000000000000000000000008067FE0616E3),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h6E69766965636552203A732500000000545241552D624F490000000000000000),
    .INIT_3B(256'h656C6946203A732500000A2E2E2E656C696620676E6964616F6C20646E612067),
    .INIT_3C(256'h646E6553203A73250000000A2973657479622064252820646576696563657220),
    .INIT_3D(256'h656C6946203A7325000000000A2973657479622064252820656C696620676E69),
    .INIT_3E(256'h4343476100000000000000000000000A2973657479622064252820746E657320),
    .INIT_3F(256'h10040000001601007663736972000000204100302E322E392029554E4728203A),
    .INIT_40(256'h0100766373697200000020410000000000003070326D5F307032693233767205),
    .INIT_41(256'h0076637369720000001E41003070326D5F307032693233767205100400000016),
    .INIT_42(256'h64616F6C746F6F422D624F49003070326D5F3070326932337672050000001401),
    .INIT_43(256'h00000A64253D5244445F4E55522064253D5244445F455355203A732500007265),
    .INIT_44(256'h676F72702072657375206E7572206F74205550432074726174736552203A7325),
    .INIT_45(256'h0321202302812423021126238000053736400593FD010113000A2E2E2E6D6172),
    .INIT_46(256'hAF1FF0EFB29FF0EF02912223017126230161282301512A2301412C2301312E23),
    .INIT_47(256'h00300B13F4CFF0EF864505138544059300000613000006930000153700001437),
    .INIT_48(256'h0375046301650E63B89FF0EF40000A3700001AB7000019B70020091300400B93),
    .INIT_49(256'h9D5FF0EF000485139589A583FE5FF06F00050493921FF0EF9589A503FF251AE3),
    .INIT_4A(256'h0000204100001000FC1FF06F012A2023EF8FF0EF880A851385440593FD5FF06F),
    .INIT_4B(256'h000000003070326D5F3070326932337672051004000000160100766373697200),
    .INIT_4C(256'h0005802302E7F0630005841302200793FFE607130011262300812423FF010113),
    .INIT_4D(256'h02F6126300A007930000806701010113008124030004051300C1208300000413),
    .INIT_4E(256'hFC9FF06F060000EF00B405B30010059340A0053300F5802302D0079302055063),
    .INIT_4F(256'h7205100400000016010076637369720000002041F99FF06FFF1FF06F00000593),
    .INIT_50(256'h66656463626139383736353433323130000000003070326D5F30703269323376),
    .INIT_51(256'h02812C23FC010113000000007A797877767574737271706F6E6D6C6B6A696867),
    .INIT_52(256'hA10585930250061300050913000604930321282302912A23000015B700058413),
    .INIT_53(256'h0004002302D7F4630000071302200793FFE48693ABDFF0EF02112E2300810513),
    .INIT_54(256'h00008067040101130301290303412483038124030004051303C1208300000413),
    .INIT_55(256'hFEF60FA3FD87C78300F587B300E40633001707130007069303010593029977B3),
    .INIT_56(256'hFAC7D4E340F686330000079300D4073300060023FC97FCE30299593300090793),
    .INIT_57(256'hFDDFF06FFFF7071300B700230017879300A600230006458300F4063300074503),
    .INIT_58(256'h5F307032693233767205100400000016010076637369720000002041F39FF06F),
    .INIT_59(256'h6D5F30703269323376720500000014010076637369720000001E41003070326D),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000307032),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    rdata_reg
       (.ADDRARDADDR({\<const1> ,Q,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(DOADO),
        .ENARDEN(rdata_reg_ENARDEN_cooolgate_en_sig_3),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* OPT_MODIFIED = "POST_PROCESS_NETLIST" *) 
  LUT5 #(
    .INIT(32'hFFEF0000)) 
    rdata_reg_ENARDEN_cooolgate_en_gate_3_LOPT_REMAP
       (.I0(pwropt_2),
        .I1(pwropt_3),
        .I2(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_sig_2 ),
        .I3(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_sig_1 ),
        .I4(rom_r_valid),
        .O(rdata_reg_ENARDEN_cooolgate_en_sig_3));
  FDCE #(
    .INIT(1'b1)) 
    \system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_gate_1_cooolDelFlop 
       (.C(clk_IBUF_BUFG),
        .CE(VCC_cooolDelFlop_1),
        .CLR(GND_cooolDelFlop_1),
        .D(pwropt),
        .Q(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_sig_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_gate_2_cooolDelFlop 
       (.C(clk_IBUF_BUFG),
        .CE(VCC_cooolDelFlop_1),
        .CLR(GND_cooolDelFlop_1),
        .D(rom_r_valid),
        .Q(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_sig_2 ));
endmodule

module split
   (s_sel_reg,
    s_sel_reg0,
    clk_IBUF_BUFG,
    sys_rst_int);
  output [0:0]s_sel_reg;
  input s_sel_reg0;
  input clk_IBUF_BUFG;
  input sys_rst_int;

  wire \<const1> ;
  wire clk_IBUF_BUFG;
  wire [0:0]s_sel_reg;
  wire s_sel_reg0;
  wire sys_rst_int;

  VCC VCC
       (.P(\<const1> ));
  FDCE \s_sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(s_sel_reg0),
        .Q(s_sel_reg));
endmodule

(* ORIG_REF_NAME = "split" *) 
module split__parameterized0
   (\s_sel_reg_reg[0]_0 ,
    \s_sel_reg_reg[0]_1 ,
    \s_sel_reg_reg[0]_2 ,
    clk_IBUF_BUFG,
    sys_rst_int,
    cpu_instr);
  output \s_sel_reg_reg[0]_0 ;
  output \s_sel_reg_reg[0]_1 ;
  input \s_sel_reg_reg[0]_2 ;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input cpu_instr;

  wire \<const1> ;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire \s_sel_reg_reg[0]_0 ;
  wire \s_sel_reg_reg[0]_1 ;
  wire \s_sel_reg_reg[0]_2 ;
  wire sys_rst_int;

  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_rdata_q[0]_i_6 
       (.I0(\s_sel_reg_reg[0]_0 ),
        .I1(cpu_instr),
        .O(\s_sel_reg_reg[0]_1 ));
  FDCE \s_sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\s_sel_reg_reg[0]_2 ),
        .Q(\s_sel_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "split" *) 
module split__parameterized1
   (\s_sel_reg_reg[0]_0 ,
    \s_sel_reg_reg[0]_1 ,
    clk_IBUF_BUFG,
    sys_rst_int);
  output \s_sel_reg_reg[0]_0 ;
  input \s_sel_reg_reg[0]_1 ;
  input clk_IBUF_BUFG;
  input sys_rst_int;

  wire \<const1> ;
  wire clk_IBUF_BUFG;
  wire \s_sel_reg_reg[0]_0 ;
  wire \s_sel_reg_reg[0]_1 ;
  wire sys_rst_int;

  VCC VCC
       (.P(\<const1> ));
  FDCE \s_sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\s_sel_reg_reg[0]_1 ),
        .Q(\s_sel_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "split" *) 
module split__parameterized2
   (\s_sel_reg_reg[0]_0 ,
    \s_sel_reg_reg[0]_1 ,
    clk_IBUF_BUFG,
    sys_rst_int);
  output \s_sel_reg_reg[0]_0 ;
  input \s_sel_reg_reg[0]_1 ;
  input clk_IBUF_BUFG;
  input sys_rst_int;

  wire \<const1> ;
  wire clk_IBUF_BUFG;
  wire \s_sel_reg_reg[0]_0 ;
  wire \s_sel_reg_reg[0]_1 ;
  wire sys_rst_int;

  VCC VCC
       (.P(\<const1> ));
  FDCE \s_sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\s_sel_reg_reg[0]_1 ),
        .Q(\s_sel_reg_reg[0]_0 ));
endmodule

module sram
   (DOADO,
    ram_reg,
    DOBDO,
    ram_reg_0,
    ram_reg_1,
    d_ready,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    instr_jalr0,
    \mem_rdata_q_reg[6] ,
    \mem_rdata_q_reg[1] ,
    \mem_rdata_q_reg[4] ,
    ram_reg_28,
    clk_IBUF_BUFG,
    ram_i_req,
    ram_reg_29,
    ram_reg_30,
    ADDRBWRADDR,
    DIBDI,
    WEBWE,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    ram_reg_35,
    ram_reg_36,
    sys_rst_int,
    \mem_rdata_q_reg[8] ,
    \mem_rdata_word_reg[1]_i_2 ,
    \mem_rdata_word_reg[1]_i_2_0 ,
    \mem_rdata_q_reg[24] ,
    \mem_rdata_word_reg[2]_i_2 ,
    \mem_rdata_word_reg[2]_i_2_0 ,
    instr_jalr_i_3,
    instr_jalr_i_3_0,
    \mem_rdata_word_reg[4]_i_2 ,
    \mem_rdata_word_reg[4]_i_2_0 ,
    \mem_rdata_word_reg[5]_i_2 ,
    \mem_rdata_word_reg[5]_i_2_0 ,
    \mem_rdata_word_reg[6]_i_2 ,
    \mem_rdata_word_reg[6]_i_2_0 ,
    \mem_rdata_q_reg[7] ,
    \mem_rdata_q_reg[7]_0 ,
    Q,
    \mem_rdata_q_reg[8]_0 ,
    cpu_instr,
    \mem_rdata_q_reg[24]_0 ,
    \mem_rdata_q_reg[24]_1 ,
    \mem_rdata_q_reg[0] ,
    \mem_rdata_q_reg[0]_0 ,
    boot,
    \mem_rdata_q_reg[0]_1 ,
    instr_jalr_reg,
    instr_jalr_reg_0,
    instr_jalr_reg_1,
    instr_jalr_reg_2,
    instr_jalr_reg_3,
    \mem_rdata_word_reg[23] ,
    \mem_rdata_word_reg[7]_i_1 ,
    \mem_rdata_word_reg[0] ,
    \mem_rdata_word_reg[0]_i_1 ,
    \mem_rdata_word_reg[23]_0 );
  output [7:0]DOADO;
  output [15:0]ram_reg;
  output [6:0]DOBDO;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output d_ready;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output ram_reg_9;
  output ram_reg_10;
  output ram_reg_11;
  output ram_reg_12;
  output ram_reg_13;
  output ram_reg_14;
  output ram_reg_15;
  output ram_reg_16;
  output ram_reg_17;
  output ram_reg_18;
  output ram_reg_19;
  output ram_reg_20;
  output ram_reg_21;
  output ram_reg_22;
  output ram_reg_23;
  output ram_reg_24;
  output ram_reg_25;
  output ram_reg_26;
  output ram_reg_27;
  output instr_jalr0;
  output \mem_rdata_q_reg[6] ;
  output \mem_rdata_q_reg[1] ;
  output \mem_rdata_q_reg[4] ;
  output [15:0]ram_reg_28;
  input clk_IBUF_BUFG;
  input [1:0]ram_i_req;
  input ram_reg_29;
  input [46:0]ram_reg_30;
  input [11:0]ADDRBWRADDR;
  input [7:0]DIBDI;
  input [0:0]WEBWE;
  input [7:0]ram_reg_31;
  input [0:0]ram_reg_32;
  input [7:0]ram_reg_33;
  input [0:0]ram_reg_34;
  input [7:0]ram_reg_35;
  input [0:0]ram_reg_36;
  input sys_rst_int;
  input \mem_rdata_q_reg[8] ;
  input \mem_rdata_word_reg[1]_i_2 ;
  input \mem_rdata_word_reg[1]_i_2_0 ;
  input \mem_rdata_q_reg[24] ;
  input \mem_rdata_word_reg[2]_i_2 ;
  input \mem_rdata_word_reg[2]_i_2_0 ;
  input instr_jalr_i_3;
  input instr_jalr_i_3_0;
  input \mem_rdata_word_reg[4]_i_2 ;
  input \mem_rdata_word_reg[4]_i_2_0 ;
  input \mem_rdata_word_reg[5]_i_2 ;
  input \mem_rdata_word_reg[5]_i_2_0 ;
  input \mem_rdata_word_reg[6]_i_2 ;
  input \mem_rdata_word_reg[6]_i_2_0 ;
  input \mem_rdata_q_reg[7] ;
  input \mem_rdata_q_reg[7]_0 ;
  input [7:0]Q;
  input \mem_rdata_q_reg[8]_0 ;
  input cpu_instr;
  input \mem_rdata_q_reg[24]_0 ;
  input \mem_rdata_q_reg[24]_1 ;
  input \mem_rdata_q_reg[0] ;
  input \mem_rdata_q_reg[0]_0 ;
  input boot;
  input \mem_rdata_q_reg[0]_1 ;
  input instr_jalr_reg;
  input instr_jalr_reg_0;
  input [9:0]instr_jalr_reg_1;
  input instr_jalr_reg_2;
  input instr_jalr_reg_3;
  input \mem_rdata_word_reg[23] ;
  input \mem_rdata_word_reg[7]_i_1 ;
  input \mem_rdata_word_reg[0] ;
  input [1:0]\mem_rdata_word_reg[0]_i_1 ;
  input \mem_rdata_word_reg[23]_0 ;

  wire \<const1> ;
  wire [11:0]ADDRBWRADDR;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [6:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire boot;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire d_ready;
  wire \gen_main_mem_byte[0].main_mem_byte_n_14 ;
  wire \gen_main_mem_byte[0].main_mem_byte_n_15 ;
  wire \gen_main_mem_byte[0].main_mem_byte_n_16 ;
  wire \gen_main_mem_byte[0].main_mem_byte_n_17 ;
  wire \gen_main_mem_byte[0].main_mem_byte_n_18 ;
  wire \gen_main_mem_byte[0].main_mem_byte_n_19 ;
  wire \gen_main_mem_byte[1].main_mem_byte_n_10 ;
  wire \gen_main_mem_byte[1].main_mem_byte_n_8 ;
  wire \gen_main_mem_byte[1].main_mem_byte_n_9 ;
  wire instr_jalr0;
  wire instr_jalr_i_3;
  wire instr_jalr_i_3_0;
  wire instr_jalr_reg;
  wire instr_jalr_reg_0;
  wire [9:0]instr_jalr_reg_1;
  wire instr_jalr_reg_2;
  wire instr_jalr_reg_3;
  wire \mem_rdata_q_reg[0] ;
  wire \mem_rdata_q_reg[0]_0 ;
  wire \mem_rdata_q_reg[0]_1 ;
  wire \mem_rdata_q_reg[1] ;
  wire \mem_rdata_q_reg[24] ;
  wire \mem_rdata_q_reg[24]_0 ;
  wire \mem_rdata_q_reg[24]_1 ;
  wire \mem_rdata_q_reg[4] ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_word_reg[0] ;
  wire [1:0]\mem_rdata_word_reg[0]_i_1 ;
  wire \mem_rdata_word_reg[1]_i_2 ;
  wire \mem_rdata_word_reg[1]_i_2_0 ;
  wire \mem_rdata_word_reg[23] ;
  wire \mem_rdata_word_reg[23]_0 ;
  wire \mem_rdata_word_reg[2]_i_2 ;
  wire \mem_rdata_word_reg[2]_i_2_0 ;
  wire \mem_rdata_word_reg[4]_i_2 ;
  wire \mem_rdata_word_reg[4]_i_2_0 ;
  wire \mem_rdata_word_reg[5]_i_2 ;
  wire \mem_rdata_word_reg[5]_i_2_0 ;
  wire \mem_rdata_word_reg[6]_i_2 ;
  wire \mem_rdata_word_reg[6]_i_2_0 ;
  wire \mem_rdata_word_reg[7]_i_1 ;
  wire [1:0]ram_i_req;
  wire [15:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire [15:0]ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire [46:0]ram_reg_30;
  wire [7:0]ram_reg_31;
  wire [0:0]ram_reg_32;
  wire [7:0]ram_reg_33;
  wire [0:0]ram_reg_34;
  wire [7:0]ram_reg_35;
  wire [0:0]ram_reg_36;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire sys_rst_int;

  VCC VCC
       (.P(\<const1> ));
  FDCE d_ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(ram_reg_29),
        .Q(d_ready));
  iob_tdp_ram \gen_main_mem_byte[0].main_mem_byte 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .WEBWE(WEBWE),
        .boot(boot),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .instr_jalr0(instr_jalr0),
        .instr_jalr_i_3(instr_jalr_i_3),
        .instr_jalr_i_3_0(instr_jalr_i_3_0),
        .instr_jalr_reg(instr_jalr_reg),
        .instr_jalr_reg_0(instr_jalr_reg_0),
        .instr_jalr_reg_1(\gen_main_mem_byte[1].main_mem_byte_n_8 ),
        .instr_jalr_reg_2(\gen_main_mem_byte[1].main_mem_byte_n_9 ),
        .instr_jalr_reg_3({instr_jalr_reg_1[6:4],instr_jalr_reg_1[2:0]}),
        .instr_jalr_reg_4(instr_jalr_reg_2),
        .instr_jalr_reg_5(instr_jalr_reg_3),
        .\mem_rdata_q_reg[0] (\mem_rdata_q_reg[0] ),
        .\mem_rdata_q_reg[0]_0 (\mem_rdata_q_reg[0]_0 ),
        .\mem_rdata_q_reg[0]_1 (\mem_rdata_q_reg[24]_1 ),
        .\mem_rdata_q_reg[0]_2 (\mem_rdata_q_reg[0]_1 ),
        .\mem_rdata_q_reg[1] (\mem_rdata_q_reg[1] ),
        .\mem_rdata_q_reg[4] (\mem_rdata_q_reg[4] ),
        .\mem_rdata_q_reg[6] (\mem_rdata_q_reg[6] ),
        .\mem_rdata_q_reg[7] (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[7]_0 (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[7]_1 (\mem_rdata_q_reg[7] ),
        .\mem_rdata_q_reg[7]_2 (\mem_rdata_q_reg[7]_0 ),
        .\mem_rdata_word_reg[1]_i_2 (\mem_rdata_word_reg[1]_i_2 ),
        .\mem_rdata_word_reg[1]_i_2_0 (\mem_rdata_word_reg[1]_i_2_0 ),
        .\mem_rdata_word_reg[2]_i_2 (\mem_rdata_word_reg[2]_i_2 ),
        .\mem_rdata_word_reg[2]_i_2_0 (\mem_rdata_word_reg[2]_i_2_0 ),
        .\mem_rdata_word_reg[4]_i_2 (\mem_rdata_word_reg[4]_i_2 ),
        .\mem_rdata_word_reg[4]_i_2_0 (\mem_rdata_word_reg[4]_i_2_0 ),
        .\mem_rdata_word_reg[5]_i_2 (\mem_rdata_word_reg[5]_i_2 ),
        .\mem_rdata_word_reg[5]_i_2_0 (\mem_rdata_word_reg[5]_i_2_0 ),
        .\mem_rdata_word_reg[6]_i_2 (\mem_rdata_word_reg[6]_i_2 ),
        .\mem_rdata_word_reg[6]_i_2_0 (\mem_rdata_word_reg[6]_i_2_0 ),
        .ram_i_req(ram_i_req),
        .ram_reg_0(ram_reg[7:1]),
        .ram_reg_1(\gen_main_mem_byte[0].main_mem_byte_n_14 ),
        .ram_reg_10({ram_reg_30[46:36],ram_reg_30[11:4],ram_reg_30[0]}),
        .ram_reg_2(\gen_main_mem_byte[0].main_mem_byte_n_15 ),
        .ram_reg_3(\gen_main_mem_byte[0].main_mem_byte_n_16 ),
        .ram_reg_4(\gen_main_mem_byte[0].main_mem_byte_n_17 ),
        .ram_reg_5(\gen_main_mem_byte[0].main_mem_byte_n_18 ),
        .ram_reg_6(\gen_main_mem_byte[0].main_mem_byte_n_19 ),
        .ram_reg_7(ram_reg_2),
        .ram_reg_8(ram_reg_27),
        .ram_reg_9(ram_reg_29));
  iob_tdp_ram__parameterized0 \gen_main_mem_byte[1].main_mem_byte 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .instr_jalr_reg({instr_jalr_reg_1[9:7],instr_jalr_reg_1[3]}),
        .instr_jalr_reg_0(\gen_main_mem_byte[0].main_mem_byte_n_16 ),
        .instr_jalr_reg_1(instr_jalr_reg_3),
        .\mem_rdata_q_reg[12] (\gen_main_mem_byte[1].main_mem_byte_n_8 ),
        .\mem_rdata_q_reg[14] (\gen_main_mem_byte[1].main_mem_byte_n_9 ),
        .\mem_rdata_q_reg[8] (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[8]_0 (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[8]_1 (\mem_rdata_q_reg[8]_0 ),
        .\mem_rdata_word_reg[0]_i_1 (\mem_rdata_word_reg[0]_i_1 ),
        .\mem_rdata_word_reg[0]_i_1_0 (ram_reg_27),
        .\mem_rdata_word_reg[0]_i_1_1 (instr_jalr_reg_2),
        .ram_i_req(ram_i_req),
        .ram_reg_0(ram_reg_3),
        .ram_reg_1(ram_reg_4),
        .ram_reg_10(ram_reg_31),
        .ram_reg_11(ram_reg_32),
        .ram_reg_2(ram_reg_5),
        .ram_reg_3(ram_reg_6),
        .ram_reg_4(ram_reg_7),
        .ram_reg_5(ram_reg_8),
        .ram_reg_6(ram_reg_9),
        .ram_reg_7(ram_reg_10),
        .ram_reg_8(ram_reg_29),
        .ram_reg_9({ram_reg_30[46:36],ram_reg_30[19:12],ram_reg_30[1]}),
        .\reg_op1_reg[0] (\gen_main_mem_byte[1].main_mem_byte_n_10 ));
  iob_tdp_ram__parameterized1 \gen_main_mem_byte[2].main_mem_byte 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .DOBDO(ram_reg_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .\mem_rdata_q_reg[16] (\mem_rdata_q_reg[24]_0 ),
        .\mem_rdata_q_reg[16]_0 (\mem_rdata_q_reg[24]_1 ),
        .\mem_rdata_q_reg[16]_1 (\mem_rdata_q_reg[24] ),
        .\mem_rdata_word_reg[1]_i_1_0 (ram_reg_20),
        .\mem_rdata_word_reg[1]_i_1_1 (\gen_main_mem_byte[0].main_mem_byte_n_14 ),
        .\mem_rdata_word_reg[1]_i_1_2 (ram_reg_4),
        .\mem_rdata_word_reg[23] (\mem_rdata_word_reg[23] ),
        .\mem_rdata_word_reg[23]_0 (\mem_rdata_word_reg[23]_0 ),
        .\mem_rdata_word_reg[2]_i_1_0 (ram_reg_21),
        .\mem_rdata_word_reg[2]_i_1_1 (\gen_main_mem_byte[0].main_mem_byte_n_15 ),
        .\mem_rdata_word_reg[2]_i_1_2 (ram_reg_5),
        .\mem_rdata_word_reg[3]_i_1_0 (ram_reg_22),
        .\mem_rdata_word_reg[3]_i_1_1 (\gen_main_mem_byte[0].main_mem_byte_n_16 ),
        .\mem_rdata_word_reg[3]_i_1_2 (ram_reg_6),
        .\mem_rdata_word_reg[4]_i_1_0 (ram_reg_23),
        .\mem_rdata_word_reg[4]_i_1_1 (\gen_main_mem_byte[0].main_mem_byte_n_17 ),
        .\mem_rdata_word_reg[4]_i_1_2 (ram_reg_7),
        .\mem_rdata_word_reg[5]_i_1_0 (ram_reg_24),
        .\mem_rdata_word_reg[5]_i_1_1 (\gen_main_mem_byte[0].main_mem_byte_n_18 ),
        .\mem_rdata_word_reg[5]_i_1_2 (ram_reg_8),
        .\mem_rdata_word_reg[6]_i_1_0 (ram_reg_25),
        .\mem_rdata_word_reg[6]_i_1_1 (\gen_main_mem_byte[0].main_mem_byte_n_19 ),
        .\mem_rdata_word_reg[6]_i_1_2 (ram_reg_9),
        .\mem_rdata_word_reg[7]_i_1_0 (\mem_rdata_word_reg[0]_i_1 ),
        .\mem_rdata_word_reg[7]_i_1_1 (ram_reg_26),
        .\mem_rdata_word_reg[7]_i_1_2 (ram_reg_2),
        .\mem_rdata_word_reg[7]_i_1_3 (ram_reg_10),
        .\mem_rdata_word_reg[7]_i_1_4 (\mem_rdata_q_reg[8] ),
        .\mem_rdata_word_reg[7]_i_1_5 (\mem_rdata_word_reg[7]_i_1 ),
        .ram_i_req(ram_i_req),
        .ram_reg_0(ram_reg_11),
        .ram_reg_1(ram_reg_12),
        .ram_reg_10({ram_reg_30[46:36],ram_reg_30[27:20],ram_reg_30[2]}),
        .ram_reg_11(ram_reg_33),
        .ram_reg_12(ram_reg_34),
        .ram_reg_2(ram_reg_13),
        .ram_reg_3(ram_reg_14),
        .ram_reg_4(ram_reg_15),
        .ram_reg_5(ram_reg_16),
        .ram_reg_6(ram_reg_17),
        .ram_reg_7(ram_reg_18),
        .ram_reg_8(ram_reg_28[15:1]),
        .ram_reg_9(ram_reg_29));
  iob_tdp_ram__parameterized2 \gen_main_mem_byte[3].main_mem_byte 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .\mem_rdata_q_reg[24] (\mem_rdata_q_reg[24]_0 ),
        .\mem_rdata_q_reg[24]_0 (\mem_rdata_q_reg[24]_1 ),
        .\mem_rdata_q_reg[24]_1 (\mem_rdata_q_reg[24] ),
        .\mem_rdata_word_reg[0] (\gen_main_mem_byte[1].main_mem_byte_n_10 ),
        .\mem_rdata_word_reg[0]_0 (\mem_rdata_word_reg[23] ),
        .\mem_rdata_word_reg[0]_1 (\mem_rdata_word_reg[7]_i_1 ),
        .\mem_rdata_word_reg[0]_2 (\mem_rdata_word_reg[0] ),
        .\mem_rdata_word_reg[0]_i_1_0 (ram_reg_11),
        .\mem_rdata_word_reg[0]_i_1_1 (\mem_rdata_word_reg[0]_i_1 ),
        .\mem_wordsize_reg[1] (ram_reg_28[0]),
        .ram_i_req(ram_i_req),
        .ram_reg_0(ram_reg[15:8]),
        .ram_reg_1(ram_reg_1),
        .ram_reg_10(ram_reg_29),
        .ram_reg_11({ram_reg_30[46:28],ram_reg_30[3]}),
        .ram_reg_12(ram_reg_35),
        .ram_reg_13(ram_reg_36),
        .ram_reg_2(ram_reg_19),
        .ram_reg_3(ram_reg_20),
        .ram_reg_4(ram_reg_21),
        .ram_reg_5(ram_reg_22),
        .ram_reg_6(ram_reg_23),
        .ram_reg_7(ram_reg_24),
        .ram_reg_8(ram_reg_25),
        .ram_reg_9(ram_reg_26));
  FDCE i_ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(ram_i_req[1]),
        .Q(ram_reg[0]));
endmodule

module system
   (uart_txd_OBUF,
    \mem_wordsize_reg[1] ,
    clk_IBUF_BUFG,
    sys_rst_int,
    D,
    E);
  output uart_txd_OBUF;
  output \mem_wordsize_reg[1] ;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input [0:0]D;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [15:8]bit_duration;
  wire boot;
  wire \boot_ctr0/cpu_rst_req ;
  wire [31:0]\boot_ctr0/sp_rom0/rdata_reg__0 ;
  wire [68:68]boot_ctr_req;
  wire boot_reset;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire cpu_n_0;
  wire cpu_n_100;
  wire cpu_n_101;
  wire cpu_n_102;
  wire cpu_n_103;
  wire cpu_n_104;
  wire cpu_n_105;
  wire cpu_n_106;
  wire cpu_n_107;
  wire cpu_n_108;
  wire cpu_n_109;
  wire cpu_n_110;
  wire cpu_n_111;
  wire cpu_n_112;
  wire cpu_n_113;
  wire cpu_n_114;
  wire cpu_n_115;
  wire cpu_n_116;
  wire cpu_n_117;
  wire cpu_n_118;
  wire cpu_n_119;
  wire cpu_n_120;
  wire cpu_n_121;
  wire cpu_n_122;
  wire cpu_n_123;
  wire cpu_n_124;
  wire cpu_n_125;
  wire cpu_n_126;
  wire cpu_n_127;
  wire cpu_n_128;
  wire cpu_n_13;
  wire cpu_n_14;
  wire cpu_n_144;
  wire cpu_n_145;
  wire cpu_n_15;
  wire cpu_n_150;
  wire cpu_n_151;
  wire cpu_n_152;
  wire cpu_n_153;
  wire cpu_n_154;
  wire cpu_n_155;
  wire cpu_n_156;
  wire cpu_n_157;
  wire cpu_n_158;
  wire cpu_n_159;
  wire cpu_n_16;
  wire cpu_n_160;
  wire cpu_n_161;
  wire cpu_n_162;
  wire cpu_n_163;
  wire cpu_n_164;
  wire cpu_n_165;
  wire cpu_n_167;
  wire cpu_n_168;
  wire cpu_n_169;
  wire cpu_n_17;
  wire cpu_n_170;
  wire cpu_n_171;
  wire cpu_n_172;
  wire cpu_n_173;
  wire cpu_n_174;
  wire cpu_n_175;
  wire cpu_n_176;
  wire cpu_n_177;
  wire cpu_n_178;
  wire cpu_n_179;
  wire cpu_n_18;
  wire cpu_n_180;
  wire cpu_n_181;
  wire cpu_n_182;
  wire cpu_n_183;
  wire cpu_n_184;
  wire cpu_n_185;
  wire cpu_n_186;
  wire cpu_n_187;
  wire cpu_n_188;
  wire cpu_n_189;
  wire cpu_n_19;
  wire cpu_n_191;
  wire cpu_n_2;
  wire cpu_n_20;
  wire cpu_n_21;
  wire cpu_n_22;
  wire cpu_n_23;
  wire cpu_n_24;
  wire cpu_n_29;
  wire cpu_n_30;
  wire cpu_n_31;
  wire cpu_n_4;
  wire cpu_n_5;
  wire cpu_n_79;
  wire cpu_n_80;
  wire cpu_n_83;
  wire cpu_n_84;
  wire cpu_n_85;
  wire cpu_n_86;
  wire cpu_n_87;
  wire cpu_n_88;
  wire cpu_n_89;
  wire cpu_n_90;
  wire cpu_n_91;
  wire cpu_n_92;
  wire cpu_n_93;
  wire cpu_n_94;
  wire cpu_n_95;
  wire cpu_n_96;
  wire cpu_n_97;
  wire cpu_n_98;
  wire cpu_n_99;
  wire cpu_valid;
  wire dbus_split_n_0;
  wire dbus_split_n_1;
  wire div_write_en7_out;
  wire \ibus_merge/sel_reg ;
  wire int_mem0_n_111;
  wire int_mem0_n_112;
  wire int_mem0_n_114;
  wire int_mem0_n_115;
  wire int_mem0_n_117;
  wire int_mem0_n_118;
  wire int_mem0_n_119;
  wire int_mem0_n_120;
  wire int_mem0_n_121;
  wire int_mem0_n_122;
  wire int_mem0_n_123;
  wire int_mem0_n_124;
  wire int_mem0_n_126;
  wire int_mem0_n_127;
  wire int_mem0_n_128;
  wire int_mem0_n_129;
  wire int_mem0_n_130;
  wire int_mem0_n_131;
  wire int_mem0_n_132;
  wire int_mem0_n_133;
  wire int_mem0_n_134;
  wire int_mem0_n_135;
  wire int_mem0_n_136;
  wire int_mem0_n_137;
  wire int_mem0_n_138;
  wire int_mem0_n_139;
  wire int_mem0_n_146;
  wire int_mem0_n_147;
  wire int_mem0_n_148;
  wire int_mem0_n_149;
  wire int_mem0_n_150;
  wire int_mem0_n_151;
  wire int_mem0_n_152;
  wire int_mem0_n_153;
  wire int_mem0_n_154;
  wire int_mem0_n_155;
  wire int_mem0_n_156;
  wire int_mem0_n_157;
  wire int_mem0_n_158;
  wire int_mem0_n_159;
  wire int_mem0_n_16;
  wire int_mem0_n_160;
  wire int_mem0_n_161;
  wire int_mem0_n_162;
  wire int_mem0_n_17;
  wire int_mem0_n_18;
  wire int_mem0_n_19;
  wire int_mem0_n_20;
  wire int_mem0_n_21;
  wire int_mem0_n_22;
  wire int_mem0_n_23;
  wire int_mem0_n_24;
  wire int_mem0_n_25;
  wire int_mem0_n_26;
  wire int_mem0_n_27;
  wire int_mem0_n_28;
  wire int_mem0_n_29;
  wire int_mem0_n_30;
  wire int_mem0_n_63;
  wire int_mem0_n_67;
  wire int_mem0_n_68;
  wire int_mem0_n_69;
  wire int_mem0_n_70;
  wire int_mem0_n_71;
  wire int_mem0_n_72;
  wire int_mem0_n_73;
  wire int_mem0_n_74;
  wire int_mem0_n_75;
  wire int_mem0_n_76;
  wire int_mem0_n_77;
  wire int_mem0_n_78;
  wire int_mem0_n_79;
  wire int_mem0_n_80;
  wire int_mem0_n_81;
  wire int_mem0_n_82;
  wire int_mem0_n_83;
  wire int_mem0_n_84;
  wire int_mem0_n_85;
  wire int_mem0_n_86;
  wire int_mem0_n_87;
  wire int_mem0_n_88;
  wire int_mem0_n_89;
  wire int_mem0_n_90;
  wire int_mem0_n_91;
  wire int_mem0_n_92;
  wire int_mem0_n_93;
  wire int_mem0_n_94;
  wire int_mem0_n_95;
  wire int_mem0_n_96;
  wire int_mem0_n_97;
  wire int_mem0_n_98;
  wire int_mem0_n_99;
  wire \mem_wordsize_reg[1] ;
  wire [13:2]p_2_in;
  wire pbus_split_n_0;
  wire [5:5]\picorv32_core/cpu_state0_out ;
  wire \picorv32_core/instr_jalr0 ;
  wire \picorv32_core/mem_do_rinst0 ;
  wire [2:0]\picorv32_core/p_0_in ;
  wire \picorv32_core/p_0_in0 ;
  wire [4:0]\picorv32_core/p_1_in ;
  wire \picorv32_core/pcpi_div/pcpi_ready0 ;
  wire \picorv32_core/pcpi_div/quotient_msk ;
  wire [11:10]ram_d_addr;
  wire [48:0]ram_i_req;
  wire [32:0]ram_i_resp;
  wire [11:0]ram_w_addr;
  wire recv_buf_valid;
  wire rst_soft;
  wire [0:0]s_sel_reg;
  wire s_sel_reg0;
  wire [0:0]send_bitcnt;
  wire [68:4]slaves_req;
  wire [0:0]slaves_resp;
  wire sys_rst_int;
  wire tx_en;
  wire uart_n_12;
  wire uart_n_13;
  wire uart_n_14;
  wire uart_n_15;
  wire uart_n_16;
  wire uart_n_17;
  wire uart_n_18;
  wire uart_n_19;
  wire uart_n_20;
  wire uart_n_21;
  wire uart_n_22;
  wire uart_n_23;
  wire uart_n_24;
  wire uart_n_25;
  wire uart_n_26;
  wire uart_n_27;
  wire uart_n_28;
  wire uart_n_29;
  wire uart_n_3;
  wire uart_n_30;
  wire uart_n_31;
  wire uart_n_32;
  wire uart_n_33;
  wire uart_n_34;
  wire uart_n_35;
  wire uart_n_37;
  wire uart_n_38;
  wire uart_n_40;
  wire uart_n_41;
  wire uart_n_42;
  wire uart_n_43;
  wire uart_n_44;
  wire uart_n_45;
  wire uart_n_46;
  wire uart_n_47;
  wire uart_n_48;
  wire uart_txd_OBUF;
  wire [15:1]wdata;

  iob_picorv32 cpu
       (.ADDRBWRADDR({ram_d_addr,cpu_n_83,cpu_n_84,cpu_n_85,cpu_n_86,cpu_n_87,cpu_n_88,cpu_n_89,cpu_n_90,cpu_n_91,cpu_n_92}),
        .D(\picorv32_core/p_1_in ),
        .DIBDI({cpu_n_97,cpu_n_98,cpu_n_99,cpu_n_100,cpu_n_101,cpu_n_102,cpu_n_103,cpu_n_104}),
        .DOADO(\boot_ctr0/sp_rom0/rdata_reg__0 ),
        .DOBDO({int_mem0_n_22,int_mem0_n_23,int_mem0_n_24,int_mem0_n_25,int_mem0_n_26,int_mem0_n_27,int_mem0_n_28,int_mem0_n_29}),
        .E(div_write_en7_out),
        .Q(cpu_n_2),
        .WEBWE(cpu_n_93),
        .\active_reg[1] (int_mem0_n_112),
        .boot(boot),
        .boot_ctr_req(boot_ctr_req),
        .boot_reset(boot_reset),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .cpu_rst_req(\boot_ctr0/cpu_rst_req ),
        .cpu_rst_req_reg(int_mem0_n_98),
        .\cpu_state_reg[5] (\picorv32_core/cpu_state0_out ),
        .\cpu_state_reg[7] (int_mem0_n_111),
        .cpu_valid(cpu_valid),
        .\decoded_imm_uj_reg[30] ({\picorv32_core/p_0_in0 ,int_mem0_n_126,int_mem0_n_127,int_mem0_n_128,int_mem0_n_129,int_mem0_n_130,int_mem0_n_131,int_mem0_n_132,int_mem0_n_133,int_mem0_n_134}),
        .\decoded_rd_reg[4] ({int_mem0_n_120,int_mem0_n_121,int_mem0_n_122,int_mem0_n_123,int_mem0_n_124}),
        .\decoded_rs1_reg_rep[4] ({int_mem0_n_135,int_mem0_n_136,int_mem0_n_137,int_mem0_n_138,int_mem0_n_139}),
        .instr_jal_reg(int_mem0_n_118),
        .instr_jalr0(\picorv32_core/instr_jalr0 ),
        .is_beq_bne_blt_bge_bltu_bgeu_reg(int_mem0_n_119),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_0(int_mem0_n_117),
        .\mem_addr_reg[13] ({p_2_in[13:12],p_2_in[4:2]}),
        .\mem_addr_reg[2] (cpu_n_23),
        .\mem_addr_reg[2]_0 (cpu_n_24),
        .\mem_addr_reg[31] (cpu_n_80),
        .\mem_addr_reg[31]_0 (cpu_n_145),
        .mem_do_rinst0(\picorv32_core/mem_do_rinst0 ),
        .mem_instr_reg(cpu_n_4),
        .mem_instr_reg_0(cpu_n_5),
        .mem_instr_reg_1(cpu_n_29),
        .mem_instr_reg_2(cpu_n_31),
        .mem_instr_reg_3(cpu_n_79),
        .mem_instr_reg_4(cpu_n_144),
        .\mem_rdata_q_reg[0] (uart_n_40),
        .\mem_rdata_q_reg[10] (cpu_n_185),
        .\mem_rdata_q_reg[10]_0 (int_mem0_n_75),
        .\mem_rdata_q_reg[11] (cpu_n_182),
        .\mem_rdata_q_reg[11]_0 (int_mem0_n_76),
        .\mem_rdata_q_reg[14] ({\picorv32_core/p_0_in ,cpu_n_150,cpu_n_151,cpu_n_152,cpu_n_153,cpu_n_154,cpu_n_155,cpu_n_156}),
        .\mem_rdata_q_reg[15] (cpu_n_173),
        .\mem_rdata_q_reg[15]_0 (int_mem0_n_80),
        .\mem_rdata_q_reg[16] (cpu_n_186),
        .\mem_rdata_q_reg[16]_0 (int_mem0_n_81),
        .\mem_rdata_q_reg[17] (cpu_n_187),
        .\mem_rdata_q_reg[17]_0 (int_mem0_n_82),
        .\mem_rdata_q_reg[18] (cpu_n_188),
        .\mem_rdata_q_reg[18]_0 (int_mem0_n_83),
        .\mem_rdata_q_reg[19] (cpu_n_189),
        .\mem_rdata_q_reg[19]_0 (int_mem0_n_84),
        .\mem_rdata_q_reg[1] (uart_n_13),
        .\mem_rdata_q_reg[20] (cpu_n_157),
        .\mem_rdata_q_reg[20]_0 (int_mem0_n_85),
        .\mem_rdata_q_reg[21] (cpu_n_172),
        .\mem_rdata_q_reg[21]_0 (int_mem0_n_86),
        .\mem_rdata_q_reg[22] (cpu_n_170),
        .\mem_rdata_q_reg[22]_0 (int_mem0_n_87),
        .\mem_rdata_q_reg[23] (cpu_n_171),
        .\mem_rdata_q_reg[23]_0 (int_mem0_n_88),
        .\mem_rdata_q_reg[24] (cpu_n_175),
        .\mem_rdata_q_reg[24]_0 (int_mem0_n_89),
        .\mem_rdata_q_reg[25] (cpu_n_177),
        .\mem_rdata_q_reg[25]_0 (int_mem0_n_90),
        .\mem_rdata_q_reg[26] (cpu_n_176),
        .\mem_rdata_q_reg[26]_0 (int_mem0_n_91),
        .\mem_rdata_q_reg[27] (cpu_n_178),
        .\mem_rdata_q_reg[27]_0 (int_mem0_n_92),
        .\mem_rdata_q_reg[28] (cpu_n_181),
        .\mem_rdata_q_reg[28]_0 (int_mem0_n_93),
        .\mem_rdata_q_reg[29] (cpu_n_180),
        .\mem_rdata_q_reg[29]_0 (int_mem0_n_94),
        .\mem_rdata_q_reg[2] (cpu_n_167),
        .\mem_rdata_q_reg[2]_0 (uart_n_14),
        .\mem_rdata_q_reg[30] (cpu_n_174),
        .\mem_rdata_q_reg[30]_0 (int_mem0_n_95),
        .\mem_rdata_q_reg[31] (cpu_n_179),
        .\mem_rdata_q_reg[31]_0 (int_mem0_n_96),
        .\mem_rdata_q_reg[3] (uart_n_15),
        .\mem_rdata_q_reg[4] (cpu_n_168),
        .\mem_rdata_q_reg[4]_0 (uart_n_16),
        .\mem_rdata_q_reg[5] (uart_n_17),
        .\mem_rdata_q_reg[6] (dbus_split_n_0),
        .\mem_rdata_q_reg[6]_0 (int_mem0_n_30),
        .\mem_rdata_q_reg[6]_1 (int_mem0_n_115),
        .\mem_rdata_q_reg[6]_2 ({int_mem0_n_16,int_mem0_n_17,int_mem0_n_18,int_mem0_n_19,int_mem0_n_20,int_mem0_n_21}),
        .\mem_rdata_q_reg[6]_3 (uart_n_18),
        .\mem_rdata_q_reg[7] (cpu_n_158),
        .\mem_rdata_q_reg[7]_0 (int_mem0_n_114),
        .\mem_rdata_q_reg[7]_1 (int_mem0_n_72),
        .\mem_rdata_q_reg[8] (cpu_n_184),
        .\mem_rdata_q_reg[8]_0 (int_mem0_n_73),
        .\mem_rdata_q_reg[9] (cpu_n_183),
        .\mem_rdata_q_reg[9]_0 (int_mem0_n_74),
        .\mem_rdata_word_reg[12] (int_mem0_n_77),
        .\mem_rdata_word_reg[13] (int_mem0_n_78),
        .\mem_rdata_word_reg[14] (int_mem0_n_79),
        .\mem_state_reg[0] (cpu_n_169),
        .mem_valid_reg(int_mem0_n_68),
        .\mem_wdata_reg[0] (cpu_n_163),
        .\mem_wdata_reg[0]_0 (cpu_n_165),
        .\mem_wdata_reg[0]_1 (E),
        .\mem_wdata_reg[15] ({cpu_n_105,cpu_n_106,cpu_n_107,cpu_n_108,cpu_n_109,cpu_n_110,cpu_n_111,cpu_n_112}),
        .\mem_wdata_reg[15]_0 (wdata),
        .\mem_wdata_reg[23] ({cpu_n_113,cpu_n_114,cpu_n_115,cpu_n_116,cpu_n_117,cpu_n_118,cpu_n_119,cpu_n_120}),
        .\mem_wdata_reg[31] ({cpu_n_121,cpu_n_122,cpu_n_123,cpu_n_124,cpu_n_125,cpu_n_126,cpu_n_127,cpu_n_128}),
        .\mem_wdata_reg[7] ({cpu_n_14,cpu_n_15,cpu_n_16,cpu_n_17,cpu_n_18,cpu_n_19,cpu_n_20,cpu_n_21,cpu_n_22}),
        .\mem_wordsize[1]_i_6 (int_mem0_n_71),
        .\mem_wordsize[1]_i_7 (int_mem0_n_70),
        .\mem_wordsize_reg[0] (cpu_n_161),
        .\mem_wordsize_reg[0]_0 (cpu_n_191),
        .\mem_wordsize_reg[1] (cpu_n_162),
        .\mem_wordsize_reg[1]_0 (\mem_wordsize_reg[1] ),
        .\mem_wstrb_reg[0] (int_mem0_n_146),
        .\mem_wstrb_reg[1] (cpu_n_13),
        .\mem_wstrb_reg[1]_0 (cpu_n_94),
        .\mem_wstrb_reg[2] (cpu_n_95),
        .\mem_wstrb_reg[3] (cpu_n_96),
        .pcpi_ready0(\picorv32_core/pcpi_div/pcpi_ready0 ),
        .\quotient_msk_reg[31] (\picorv32_core/pcpi_div/quotient_msk ),
        .ram_i_req({ram_i_req[48:38],ram_i_req[35:0]}),
        .ram_i_resp({ram_i_resp[32:25],ram_i_resp[0]}),
        .ram_reg(int_mem0_n_63),
        .ram_reg_0(int_mem0_n_67),
        .ram_reg_1(int_mem0_n_99),
        .ram_reg_2({ram_w_addr[11],ram_w_addr[9:0]}),
        .recv_buf_valid(recv_buf_valid),
        .recv_buf_valid_reg(cpu_n_164),
        .recv_buf_valid_reg_0(uart_n_38),
        .\reg_op1_reg[1] ({cpu_n_159,cpu_n_160}),
        .\reg_out[23]_i_3 ({int_mem0_n_147,int_mem0_n_148,int_mem0_n_149,int_mem0_n_150,int_mem0_n_151,int_mem0_n_152,int_mem0_n_153,int_mem0_n_154,int_mem0_n_155,int_mem0_n_156,int_mem0_n_157,int_mem0_n_158,int_mem0_n_159,int_mem0_n_160,int_mem0_n_161,int_mem0_n_162}),
        .rst_soft(rst_soft),
        .s_sel_reg0(s_sel_reg0),
        .sel_reg(\ibus_merge/sel_reg ),
        .\send_bitcnt_reg[0] (cpu_n_30),
        .\send_bitcnt_reg[0]_0 (send_bitcnt),
        .\send_bitcnt_reg[0]_1 (int_mem0_n_69),
        .\send_pattern_reg[7] ({uart_n_41,uart_n_42,uart_n_43,uart_n_44,uart_n_45,uart_n_46,uart_n_47,uart_n_48}),
        .slaves_req({slaves_req[68],slaves_req[4]}),
        .sys_rst_int(sys_rst_int),
        .trap_reg(cpu_n_0),
        .tx_en(tx_en));
  split__parameterized0 dbus_split
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .\s_sel_reg_reg[0]_0 (dbus_split_n_0),
        .\s_sel_reg_reg[0]_1 (dbus_split_n_1),
        .\s_sel_reg_reg[0]_2 (cpu_n_145),
        .sys_rst_int(sys_rst_int));
  split ibus_split
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .s_sel_reg(s_sel_reg),
        .s_sel_reg0(s_sel_reg0),
        .sys_rst_int(sys_rst_int));
  int_mem int_mem0
       (.ADDRBWRADDR({ram_d_addr,cpu_n_83,cpu_n_84,cpu_n_85,cpu_n_86,cpu_n_87,cpu_n_88,cpu_n_89,cpu_n_90,cpu_n_91,cpu_n_92}),
        .D(\picorv32_core/p_1_in ),
        .DIBDI({cpu_n_97,cpu_n_98,cpu_n_99,cpu_n_100,cpu_n_101,cpu_n_102,cpu_n_103,cpu_n_104}),
        .DOADO(\boot_ctr0/sp_rom0/rdata_reg__0 ),
        .DOBDO({int_mem0_n_22,int_mem0_n_23,int_mem0_n_24,int_mem0_n_25,int_mem0_n_26,int_mem0_n_27,int_mem0_n_28,int_mem0_n_29}),
        .Q(bit_duration),
        .WEBWE(cpu_n_93),
        .boot(boot),
        .boot_ctr_req(boot_ctr_req),
        .boot_reg(cpu_n_163),
        .boot_reset(boot_reset),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .cpu_rst_reg(int_mem0_n_111),
        .cpu_rst_req(\boot_ctr0/cpu_rst_req ),
        .cpu_rst_req_reg(pbus_split_n_0),
        .\cpu_state_reg[5] (cpu_n_2),
        .cpu_valid(cpu_valid),
        .\decoded_imm_uj_reg[10] (cpu_n_174),
        .\decoded_imm_uj_reg[14] ({\picorv32_core/p_0_in ,cpu_n_150,cpu_n_151,cpu_n_152,cpu_n_153,cpu_n_154,cpu_n_155,cpu_n_156}),
        .\decoded_imm_uj_reg[30] (cpu_n_179),
        .\decoded_imm_uj_reg[5] (cpu_n_177),
        .\decoded_imm_uj_reg[6] (cpu_n_176),
        .\decoded_imm_uj_reg[7] (cpu_n_178),
        .\decoded_imm_uj_reg[8] (cpu_n_181),
        .\decoded_imm_uj_reg[9] (cpu_n_180),
        .\decoded_rd_reg[0] (cpu_n_158),
        .\decoded_rd_reg[1] (cpu_n_184),
        .\decoded_rd_reg[2] (cpu_n_183),
        .\decoded_rd_reg[3] (cpu_n_185),
        .\decoded_rd_reg[4] (cpu_n_182),
        .\decoded_rs1_reg_rep[0] (cpu_n_173),
        .\decoded_rs1_reg_rep[1] (cpu_n_186),
        .\decoded_rs1_reg_rep[2] (cpu_n_187),
        .\decoded_rs1_reg_rep[3] (cpu_n_188),
        .\decoded_rs1_reg_rep[4] (cpu_n_189),
        .\decoded_rs2_reg_rep[0] (cpu_n_157),
        .\decoded_rs2_reg_rep[1] (cpu_n_172),
        .\decoded_rs2_reg_rep[2] (cpu_n_170),
        .\decoded_rs2_reg_rep[3] (cpu_n_171),
        .\decoded_rs2_reg_rep[4] (cpu_n_175),
        .i_ready_reg(int_mem0_n_68),
        .instr_jalr0(\picorv32_core/instr_jalr0 ),
        .instr_jalr_i_3(uart_n_30),
        .instr_jalr_i_3_0(uart_n_22),
        .instr_jalr_reg(uart_n_3),
        .instr_jalr_reg_0(cpu_n_168),
        .instr_jalr_reg_1(cpu_n_167),
        .mem_do_rinst0(\picorv32_core/mem_do_rinst0 ),
        .mem_do_rinst_reg(cpu_n_169),
        .mem_instr_reg(int_mem0_n_70),
        .\mem_rdata_q_reg[0] (uart_n_19),
        .\mem_rdata_q_reg[0]_0 (uart_n_27),
        .\mem_rdata_q_reg[0]_1 (dbus_split_n_1),
        .\mem_rdata_q_reg[11] ({int_mem0_n_120,int_mem0_n_121,int_mem0_n_122,int_mem0_n_123,int_mem0_n_124}),
        .\mem_rdata_q_reg[19] ({int_mem0_n_135,int_mem0_n_136,int_mem0_n_137,int_mem0_n_138,int_mem0_n_139}),
        .\mem_rdata_q_reg[1] (int_mem0_n_118),
        .\mem_rdata_q_reg[24] (dbus_split_n_0),
        .\mem_rdata_q_reg[31] ({\picorv32_core/p_0_in0 ,int_mem0_n_126,int_mem0_n_127,int_mem0_n_128,int_mem0_n_129,int_mem0_n_130,int_mem0_n_131,int_mem0_n_132,int_mem0_n_133,int_mem0_n_134}),
        .\mem_rdata_q_reg[4] (int_mem0_n_119),
        .\mem_rdata_q_reg[6] (int_mem0_n_117),
        .\mem_rdata_q_reg[7] (uart_n_34),
        .\mem_rdata_q_reg[7]_0 (uart_n_26),
        .\mem_rdata_q_reg[8] (cpu_n_4),
        .\mem_rdata_q_reg[8]_0 (uart_n_12),
        .\mem_rdata_word_reg[0]_i_1 ({cpu_n_159,cpu_n_160}),
        .\mem_rdata_word_reg[0]_i_5 (uart_n_35),
        .\mem_rdata_word_reg[0]_i_5_0 (uart_n_37),
        .\mem_rdata_word_reg[1]_i_2 (uart_n_28),
        .\mem_rdata_word_reg[1]_i_2_0 (uart_n_20),
        .\mem_rdata_word_reg[23] (cpu_n_162),
        .\mem_rdata_word_reg[23]_0 (cpu_n_161),
        .\mem_rdata_word_reg[2]_i_2 (uart_n_29),
        .\mem_rdata_word_reg[2]_i_2_0 (uart_n_21),
        .\mem_rdata_word_reg[4]_i_2 (uart_n_31),
        .\mem_rdata_word_reg[4]_i_2_0 (uart_n_23),
        .\mem_rdata_word_reg[5]_i_2 (uart_n_32),
        .\mem_rdata_word_reg[5]_i_2_0 (uart_n_24),
        .\mem_rdata_word_reg[6]_i_2 (uart_n_33),
        .\mem_rdata_word_reg[6]_i_2_0 (uart_n_25),
        .\mem_rdata_word_reg[7]_i_1 (cpu_n_191),
        .mem_valid_reg(int_mem0_n_114),
        .mem_valid_reg_0(int_mem0_n_115),
        .\mem_wstrb_reg[0] (cpu_n_0),
        .pcpi_ready0(\picorv32_core/pcpi_div/pcpi_ready0 ),
        .ram_reg({ram_i_resp[32:25],ram_i_resp[7:0]}),
        .ram_reg_0({int_mem0_n_16,int_mem0_n_17,int_mem0_n_18,int_mem0_n_19,int_mem0_n_20,int_mem0_n_21}),
        .ram_reg_1(int_mem0_n_72),
        .ram_reg_10(int_mem0_n_81),
        .ram_reg_11(int_mem0_n_82),
        .ram_reg_12(int_mem0_n_83),
        .ram_reg_13(int_mem0_n_84),
        .ram_reg_14(int_mem0_n_85),
        .ram_reg_15(int_mem0_n_86),
        .ram_reg_16(int_mem0_n_87),
        .ram_reg_17(int_mem0_n_88),
        .ram_reg_18(int_mem0_n_89),
        .ram_reg_19(int_mem0_n_90),
        .ram_reg_2(int_mem0_n_73),
        .ram_reg_20(int_mem0_n_91),
        .ram_reg_21(int_mem0_n_92),
        .ram_reg_22(int_mem0_n_93),
        .ram_reg_23(int_mem0_n_94),
        .ram_reg_24(int_mem0_n_95),
        .ram_reg_25(int_mem0_n_96),
        .ram_reg_26(int_mem0_n_97),
        .ram_reg_27({int_mem0_n_147,int_mem0_n_148,int_mem0_n_149,int_mem0_n_150,int_mem0_n_151,int_mem0_n_152,int_mem0_n_153,int_mem0_n_154,int_mem0_n_155,int_mem0_n_156,int_mem0_n_157,int_mem0_n_158,int_mem0_n_159,int_mem0_n_160,int_mem0_n_161,int_mem0_n_162}),
        .ram_reg_28({ram_i_req[48:38],ram_i_req[35:0]}),
        .ram_reg_29(cpu_n_5),
        .ram_reg_3(int_mem0_n_74),
        .ram_reg_30({cpu_n_105,cpu_n_106,cpu_n_107,cpu_n_108,cpu_n_109,cpu_n_110,cpu_n_111,cpu_n_112}),
        .ram_reg_31(cpu_n_94),
        .ram_reg_32({cpu_n_113,cpu_n_114,cpu_n_115,cpu_n_116,cpu_n_117,cpu_n_118,cpu_n_119,cpu_n_120}),
        .ram_reg_33(cpu_n_95),
        .ram_reg_34({cpu_n_121,cpu_n_122,cpu_n_123,cpu_n_124,cpu_n_125,cpu_n_126,cpu_n_127,cpu_n_128}),
        .ram_reg_35(cpu_n_96),
        .ram_reg_36(p_2_in[13:12]),
        .ram_reg_37(cpu_n_80),
        .ram_reg_38(cpu_n_79),
        .ram_reg_4(int_mem0_n_75),
        .ram_reg_5(int_mem0_n_76),
        .ram_reg_6(int_mem0_n_77),
        .ram_reg_7(int_mem0_n_78),
        .ram_reg_8(int_mem0_n_79),
        .ram_reg_9(int_mem0_n_80),
        .\ram_w_addr_reg[11] ({ram_w_addr[11],ram_w_addr[9:0]}),
        .ready_reg(int_mem0_n_69),
        .s_sel_reg(s_sel_reg),
        .\s_sel_reg_reg[0] (int_mem0_n_30),
        .\s_sel_reg_reg[0]_0 (int_mem0_n_98),
        .\s_sel_reg_reg[0]_1 (cpu_n_29),
        .sel_en_reg(int_mem0_n_67),
        .sel_reg(\ibus_merge/sel_reg ),
        .\sel_reg_reg[0] (int_mem0_n_71),
        .slaves_resp(slaves_resp),
        .sram_valid_reg(int_mem0_n_63),
        .sram_valid_reg_0(int_mem0_n_99),
        .sys_rst_int(sys_rst_int),
        .sys_rst_int_reg(int_mem0_n_112),
        .sys_rst_int_reg_0(\picorv32_core/pcpi_div/quotient_msk ),
        .sys_rst_int_reg_1(int_mem0_n_146),
        .sys_rst_int_reg_2(\picorv32_core/cpu_state0_out ));
  split__parameterized1 pbus_split
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\s_sel_reg_reg[0]_0 (pbus_split_n_0),
        .\s_sel_reg_reg[0]_1 (cpu_n_31),
        .sys_rst_int(sys_rst_int));
  iob_uart uart
       (.D(D),
        .E(uart_n_38),
        .Q(bit_duration),
        .\address_reg_reg[0]_0 (uart_n_27),
        .\address_reg_reg[0]_1 (uart_n_28),
        .\address_reg_reg[0]_2 (uart_n_29),
        .\address_reg_reg[0]_3 (uart_n_30),
        .\address_reg_reg[0]_4 (uart_n_31),
        .\address_reg_reg[0]_5 (uart_n_32),
        .\address_reg_reg[0]_6 (uart_n_33),
        .\address_reg_reg[0]_7 (uart_n_34),
        .\address_reg_reg[1]_0 (uart_n_12),
        .\address_reg_reg[1]_1 (uart_n_20),
        .\address_reg_reg[1]_2 (uart_n_21),
        .\address_reg_reg[1]_3 (uart_n_22),
        .\address_reg_reg[1]_4 (uart_n_23),
        .\address_reg_reg[1]_5 (uart_n_24),
        .\address_reg_reg[1]_6 (uart_n_25),
        .\address_reg_reg[1]_7 (uart_n_26),
        .\address_reg_reg[1]_8 (uart_n_35),
        .\address_reg_reg[2]_0 (uart_n_19),
        .\address_reg_reg[2]_1 (cpu_n_144),
        .\address_reg_reg[2]_2 (p_2_in[4:2]),
        .\bit_duration_reg[15]_0 (div_write_en7_out),
        .\bit_duration_reg[15]_1 (wdata),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .\mem_rdata_q_reg[0] (uart_n_40),
        .\mem_rdata_q_reg[0]_0 (cpu_n_156),
        .\mem_rdata_q_reg[0]_1 (int_mem0_n_115),
        .\mem_rdata_q_reg[0]_2 (int_mem0_n_97),
        .\mem_rdata_q_reg[1] (int_mem0_n_71),
        .\mem_rdata_q_reg[6] (ram_i_resp[7:1]),
        .\mem_rdata_word_reg[0]_i_8_0 (pbus_split_n_0),
        .\mem_rdata_word_reg[0]_i_8_1 (dbus_split_n_0),
        .ram_reg(uart_n_3),
        .ram_reg_0(uart_n_13),
        .ram_reg_1(uart_n_14),
        .ram_reg_2(uart_n_15),
        .ram_reg_3(uart_n_16),
        .ram_reg_4(uart_n_17),
        .ram_reg_5(uart_n_18),
        .recv_buf_valid(recv_buf_valid),
        .recv_buf_valid_reg_0(cpu_n_164),
        .rst_soft(rst_soft),
        .s_sel_reg(s_sel_reg),
        .sel_reg(\ibus_merge/sel_reg ),
        .\send_bitcnt_reg[0]_0 (send_bitcnt),
        .\send_bitcnt_reg[0]_1 (cpu_n_30),
        .\send_bitcnt_reg[2]_0 (cpu_n_23),
        .\send_bitcnt_reg[3]_0 (uart_n_37),
        .\send_pattern_reg[0]_0 (cpu_n_24),
        .\send_pattern_reg[8]_0 ({uart_n_41,uart_n_42,uart_n_43,uart_n_44,uart_n_45,uart_n_46,uart_n_47,uart_n_48}),
        .\send_pattern_reg[8]_1 ({cpu_n_14,cpu_n_15,cpu_n_16,cpu_n_17,cpu_n_18,cpu_n_19,cpu_n_20,cpu_n_21,cpu_n_22}),
        .slaves_req({slaves_req[68],slaves_req[4]}),
        .slaves_resp(slaves_resp),
        .sys_rst_int(sys_rst_int),
        .tx_en(tx_en),
        .tx_en_reg_0(cpu_n_165),
        .uart_txd_OBUF(uart_txd_OBUF),
        .wstrb_reg_reg_0(cpu_n_13));
endmodule

(* ECO_CHECKSUM = "b87d86f4" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "9" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* STRUCTURAL_NETLIST = "yes" *)
module top_system
   (clk,
    reset,
    uart_txd,
    uart_rxd);
  input clk;
  input reset;
  output uart_txd;
  input uart_rxd;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire \cpu/picorv32_core/mem_rdata_word__0 ;
  wire reset;
  wire reset_IBUF;
  wire \rst_cnt[0]_i_2_n_0 ;
  wire \rst_cnt[0]_i_3_n_0 ;
  wire \rst_cnt[0]_i_4_n_0 ;
  wire \rst_cnt[0]_i_5_n_0 ;
  wire \rst_cnt[12]_i_2_n_0 ;
  wire \rst_cnt[12]_i_3_n_0 ;
  wire \rst_cnt[12]_i_4_n_0 ;
  wire \rst_cnt[12]_i_5_n_0 ;
  wire \rst_cnt[4]_i_2_n_0 ;
  wire \rst_cnt[4]_i_3_n_0 ;
  wire \rst_cnt[4]_i_4_n_0 ;
  wire \rst_cnt[4]_i_5_n_0 ;
  wire \rst_cnt[8]_i_2_n_0 ;
  wire \rst_cnt[8]_i_3_n_0 ;
  wire \rst_cnt[8]_i_4_n_0 ;
  wire \rst_cnt[8]_i_5_n_0 ;
  wire [15:0]rst_cnt_reg;
  wire \rst_cnt_reg[0]_i_1_n_0 ;
  wire \rst_cnt_reg[0]_i_1_n_4 ;
  wire \rst_cnt_reg[0]_i_1_n_5 ;
  wire \rst_cnt_reg[0]_i_1_n_6 ;
  wire \rst_cnt_reg[0]_i_1_n_7 ;
  wire \rst_cnt_reg[12]_i_1_n_4 ;
  wire \rst_cnt_reg[12]_i_1_n_5 ;
  wire \rst_cnt_reg[12]_i_1_n_6 ;
  wire \rst_cnt_reg[12]_i_1_n_7 ;
  wire \rst_cnt_reg[4]_i_1_n_0 ;
  wire \rst_cnt_reg[4]_i_1_n_4 ;
  wire \rst_cnt_reg[4]_i_1_n_5 ;
  wire \rst_cnt_reg[4]_i_1_n_6 ;
  wire \rst_cnt_reg[4]_i_1_n_7 ;
  wire \rst_cnt_reg[8]_i_1_n_0 ;
  wire \rst_cnt_reg[8]_i_1_n_4 ;
  wire \rst_cnt_reg[8]_i_1_n_5 ;
  wire \rst_cnt_reg[8]_i_1_n_6 ;
  wire \rst_cnt_reg[8]_i_1_n_7 ;
  wire sys_rst_int;
  wire sys_rst_int_i_1_n_0;
  wire sys_rst_int_i_2_n_0;
  wire sys_rst_int_i_3_n_0;
  wire system_n_1;
  wire uart_rxd;
  wire uart_rxd_IBUF;
  wire uart_txd;
  wire uart_txd_OBUF;
  wire [3:0]\NLW_rst_cnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rst_cnt_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rst_cnt_reg[8]_i_1_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SPLIT_LOADS_ON_BUFG *) 
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  BUFG \mem_rdata_word_reg[31]_i_2 
       (.I(system_n_1),
        .O(\cpu/picorv32_core/mem_rdata_word__0 ));
  IBUF reset_IBUF_inst
       (.I(reset),
        .O(reset_IBUF));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[0]_i_2 
       (.I0(rst_cnt_reg[3]),
        .O(\rst_cnt[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[0]_i_3 
       (.I0(rst_cnt_reg[2]),
        .O(\rst_cnt[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[0]_i_4 
       (.I0(rst_cnt_reg[1]),
        .O(\rst_cnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[0]_i_5 
       (.I0(rst_cnt_reg[0]),
        .O(\rst_cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[12]_i_2 
       (.I0(rst_cnt_reg[15]),
        .O(\rst_cnt[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[12]_i_3 
       (.I0(rst_cnt_reg[14]),
        .O(\rst_cnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[12]_i_4 
       (.I0(rst_cnt_reg[13]),
        .O(\rst_cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[12]_i_5 
       (.I0(rst_cnt_reg[12]),
        .O(\rst_cnt[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[4]_i_2 
       (.I0(rst_cnt_reg[7]),
        .O(\rst_cnt[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[4]_i_3 
       (.I0(rst_cnt_reg[6]),
        .O(\rst_cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[4]_i_4 
       (.I0(rst_cnt_reg[5]),
        .O(\rst_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[4]_i_5 
       (.I0(rst_cnt_reg[4]),
        .O(\rst_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[8]_i_2 
       (.I0(rst_cnt_reg[11]),
        .O(\rst_cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[8]_i_3 
       (.I0(rst_cnt_reg[10]),
        .O(\rst_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[8]_i_4 
       (.I0(rst_cnt_reg[9]),
        .O(\rst_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[8]_i_5 
       (.I0(rst_cnt_reg[8]),
        .O(\rst_cnt[8]_i_5_n_0 ));
  FDPE \rst_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[0]_i_1_n_7 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rst_cnt_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\rst_cnt_reg[0]_i_1_n_0 ,\NLW_rst_cnt_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O({\rst_cnt_reg[0]_i_1_n_4 ,\rst_cnt_reg[0]_i_1_n_5 ,\rst_cnt_reg[0]_i_1_n_6 ,\rst_cnt_reg[0]_i_1_n_7 }),
        .S({\rst_cnt[0]_i_2_n_0 ,\rst_cnt[0]_i_3_n_0 ,\rst_cnt[0]_i_4_n_0 ,\rst_cnt[0]_i_5_n_0 }));
  FDPE \rst_cnt_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[8]_i_1_n_5 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[10]));
  FDPE \rst_cnt_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[8]_i_1_n_4 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[11]));
  FDPE \rst_cnt_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[12]_i_1_n_7 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rst_cnt_reg[12]_i_1 
       (.CI(\rst_cnt_reg[8]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const1> ,\<const1> ,\<const1> }),
        .O({\rst_cnt_reg[12]_i_1_n_4 ,\rst_cnt_reg[12]_i_1_n_5 ,\rst_cnt_reg[12]_i_1_n_6 ,\rst_cnt_reg[12]_i_1_n_7 }),
        .S({\rst_cnt[12]_i_2_n_0 ,\rst_cnt[12]_i_3_n_0 ,\rst_cnt[12]_i_4_n_0 ,\rst_cnt[12]_i_5_n_0 }));
  FDPE \rst_cnt_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[12]_i_1_n_6 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[13]));
  FDPE \rst_cnt_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[12]_i_1_n_5 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[14]));
  FDPE \rst_cnt_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[12]_i_1_n_4 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[15]));
  FDPE \rst_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[0]_i_1_n_6 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[1]));
  FDPE \rst_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[0]_i_1_n_5 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[2]));
  FDPE \rst_cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[0]_i_1_n_4 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[3]));
  FDPE \rst_cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[4]_i_1_n_7 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rst_cnt_reg[4]_i_1 
       (.CI(\rst_cnt_reg[0]_i_1_n_0 ),
        .CO({\rst_cnt_reg[4]_i_1_n_0 ,\NLW_rst_cnt_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O({\rst_cnt_reg[4]_i_1_n_4 ,\rst_cnt_reg[4]_i_1_n_5 ,\rst_cnt_reg[4]_i_1_n_6 ,\rst_cnt_reg[4]_i_1_n_7 }),
        .S({\rst_cnt[4]_i_2_n_0 ,\rst_cnt[4]_i_3_n_0 ,\rst_cnt[4]_i_4_n_0 ,\rst_cnt[4]_i_5_n_0 }));
  FDPE \rst_cnt_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[4]_i_1_n_6 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[5]));
  FDPE \rst_cnt_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[4]_i_1_n_5 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[6]));
  FDPE \rst_cnt_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[4]_i_1_n_4 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[7]));
  FDPE \rst_cnt_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[8]_i_1_n_7 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rst_cnt_reg[8]_i_1 
       (.CI(\rst_cnt_reg[4]_i_1_n_0 ),
        .CO({\rst_cnt_reg[8]_i_1_n_0 ,\NLW_rst_cnt_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O({\rst_cnt_reg[8]_i_1_n_4 ,\rst_cnt_reg[8]_i_1_n_5 ,\rst_cnt_reg[8]_i_1_n_6 ,\rst_cnt_reg[8]_i_1_n_7 }),
        .S({\rst_cnt[8]_i_2_n_0 ,\rst_cnt[8]_i_3_n_0 ,\rst_cnt[8]_i_4_n_0 ,\rst_cnt[8]_i_5_n_0 }));
  FDPE \rst_cnt_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sys_rst_int_i_1_n_0),
        .D(\rst_cnt_reg[8]_i_1_n_6 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sys_rst_int_i_1
       (.I0(rst_cnt_reg[2]),
        .I1(rst_cnt_reg[3]),
        .I2(rst_cnt_reg[0]),
        .I3(rst_cnt_reg[1]),
        .I4(sys_rst_int_i_2_n_0),
        .I5(sys_rst_int_i_3_n_0),
        .O(sys_rst_int_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sys_rst_int_i_2
       (.I0(rst_cnt_reg[14]),
        .I1(rst_cnt_reg[15]),
        .I2(rst_cnt_reg[12]),
        .I3(rst_cnt_reg[13]),
        .I4(rst_cnt_reg[11]),
        .I5(rst_cnt_reg[10]),
        .O(sys_rst_int_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sys_rst_int_i_3
       (.I0(rst_cnt_reg[8]),
        .I1(rst_cnt_reg[9]),
        .I2(rst_cnt_reg[6]),
        .I3(rst_cnt_reg[7]),
        .I4(rst_cnt_reg[5]),
        .I5(rst_cnt_reg[4]),
        .O(sys_rst_int_i_3_n_0));
  FDCE sys_rst_int_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(sys_rst_int_i_1_n_0),
        .Q(sys_rst_int));
  system system
       (.D(uart_rxd_IBUF),
        .E(\cpu/picorv32_core/mem_rdata_word__0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\mem_wordsize_reg[1] (system_n_1),
        .sys_rst_int(sys_rst_int),
        .uart_txd_OBUF(uart_txd_OBUF));
  IBUF uart_rxd_IBUF_inst
       (.I(uart_rxd),
        .O(uart_rxd_IBUF));
  OBUF uart_txd_OBUF_inst
       (.I(uart_txd_OBUF),
        .O(uart_txd));
endmodule
