//SystemVerilog RNM HDL for "RFDV_scratch_sim", "simple_uvm_testcase_stim_bias_adrive" "svrnm"

// auto generated bias top
module simple_uvm_testcase_stim_bias_adrive ( 
);
// var declarations for DE signal ports
//real rxadc_ldo_avdd$Vobs, rxadc_ldo_avdd$Iobs, rxadc_ldo_avdd$Vdrv, rxadc_ldo_avdd$Rdrv;


// UDN instantiation for DE signal ports

// variables for the digital context
// declarations for supply voltage variables. (assuming all are currents) //this is the variable set when the biase current changes

// declarations for supply enable variables. (assuming all are voltages)// when set to 1 the resistance is changed from roff to ron (logarithmically)

// declarations for supply rout variables. (assuming all are voltages) - dont use array variable for easier plotting 






endmodule