// Seed: 2249964403
module module_0 (
    input id_0,
    input id_1
);
  always
    if (1) id_2 <= 1;
    else
      @(posedge id_1) begin
        id_2 = id_2;
        id_2 = (id_1);
        id_2 = id_0;
      end
  assign id_2 = id_0 + 1 - 1;
  type_7 id_3 (
      .id_0(1),
      .id_1(),
      .id_2(1),
      .id_3(id_0)
  );
  logic id_4, id_5, id_6;
  assign id_2 = id_2;
endmodule
