[{"DBLP title": "Invited: Software Defined Accelerators From Learning Tools Environment.", "DBLP authors": ["Antonino Tumeo", "Marco Minutoli", "Vito Giovanni Castellana", "Joseph B. Manzano", "Vinay Amatya", "David Brooks", "Gu-Yeon Wei"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218489", "OA papers": [{"PaperId": "https://openalex.org/W3092542069", "PaperTitle": "Invited: Software Defined Accelerators From Learning Tools Environment", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pacific Northwest National Laboratory": 5.0, "Harvard University Press": 2.0}, "Authors": ["Antonino Tumeo", "Marco Minutoli", "Vito Giovanni Castellana", "Joseph Manzano", "Vinay Amatya", "David J. Brooks", "Gu-Yeon Wei"]}]}, {"DBLP title": "INVITED: AI Utopia or Dystopia - On Securing AI Platforms.", "DBLP authors": ["Ghada Dessouky", "Patrick Jauernig", "Nele Mentens", "Ahmad-Reza Sadeghi", "Emmanuel Stapf"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218490", "OA papers": [{"PaperId": "https://openalex.org/W3046680558", "PaperTitle": "INVITED: AI Utopia or Dystopia - On Securing AI Platforms", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Darmstadt": 4.0, "KU Leuven": 1.0}, "Authors": ["Ghada Dessouky", "Patrick Jauernig", "Nele Mentens", "Ahmad-Reza Sadeghi", "Emmanuel Stapf"]}]}, {"DBLP title": "On the Security of Strong Memristor-based Physically Unclonable Functions.", "DBLP authors": ["Shaza Zeitouni", "Emmanuel Stapf", "Hossein Fereidooni", "Ahmad-Reza Sadeghi"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218491", "OA papers": [{"PaperId": "https://openalex.org/W3033566779", "PaperTitle": "On the Security of Strong Memristor-based Physically Unclonable Functions", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Darmstadt": 4.0}, "Authors": ["Shaza Zeitouni", "Emmanuel Stapf", "Hossein Fereidooni", "Ahmad-Reza Sadeghi"]}]}, {"DBLP title": "Multiplicative Complexity of Autosymmetric Functions: Theory and Applications to Security.", "DBLP authors": ["Anna Bernasconi", "Stelvio Cimato", "Valentina Ciriani", "Maria Chiara Molteni"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218492", "OA papers": [{"PaperId": "https://openalex.org/W3092070466", "PaperTitle": "Multiplicative Complexity of Autosymmetric Functions: Theory and Applications to Security", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Pisa": 1.0, "University of Milan": 3.0}, "Authors": ["Anna Bernasconi", "Stelvio Cimato", "Anna Bernasconi", "Maria Chiara Molteni"]}]}, {"DBLP title": "Prive-HD: Privacy-Preserved Hyperdimensional Computing.", "DBLP authors": ["Behnam Khaleghi", "Mohsen Imani", "Tajana Rosing"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218493", "OA papers": [{"PaperId": "https://openalex.org/W3092127391", "PaperTitle": "Prive-HD: Privacy-Preserved Hyperdimensional Computing", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Behnam Khaleghi", "Mohsen Imani", "Tajana Rosing"]}]}, {"DBLP title": "Dynamic Information Flow Tracking for Embedded Binaries using SystemC-based Virtual Prototypes.", "DBLP authors": ["Pascal Pieper", "Vladimir Herdt", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218494", "OA papers": [{"PaperId": "https://openalex.org/W3091832709", "PaperTitle": "Dynamic Information Flow Tracking for Embedded Binaries using SystemC-based Virtual Prototypes", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"German Research Centre for Artificial Intelligence": 3.0, "University of Bremen": 1.0}, "Authors": ["Pascal Pieper", "Vladimir Herdt", "Grose, Daniel, ca.", "Rolf Drechsler"]}]}, {"DBLP title": "MLParest: Machine Learning based Parasitic Estimation for Custom Circuit Design.", "DBLP authors": ["Brett Shook", "Prateek Bhansali", "Chandramouli V. Kashyap", "Chirayu Amin", "Siddhartha Joshi"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218495", "OA papers": [{"PaperId": "https://openalex.org/W3092098889", "PaperTitle": "MLParest: Machine Learning based Parasitic Estimation for Custom Circuit Design", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Brett Shook", "Prateek Bhansali", "Chandramouli Kashyap", "Chirayu Amin", "Siddhartha Joshi"]}]}, {"DBLP title": "Extending the RISC-V ISA for Efficient RNN-based 5G Radio Resource Management.", "DBLP authors": ["Renzo Andri", "Tomas Henriksson", "Luca Benini"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218496", "OA papers": [{"PaperId": "https://openalex.org/W3092319144", "PaperTitle": "Extending the RISC-V ISA for Efficient RNN-based 5G Radio Resource Management", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ETH Zurich": 1.5, "Huawei Technologies (Sweden)": 1.0, "University of Bologna": 0.5}, "Authors": ["Renzo Andri", "Tomas Henriksson", "Luca Benini"]}]}, {"DBLP title": "R2D3: A Reliability Engine for 3D Parallel Systems.", "DBLP authors": ["Javad Bagherzadeh", "Aporva Amarnath", "Jielun Tan", "Subhankar Pal", "Ronald G. Dreslinski"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218497", "OA papers": [{"PaperId": "https://openalex.org/W3092521522", "PaperTitle": "R2D3: A Reliability Engine for 3D Parallel Systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Michigan\u2013Ann Arbor": 5.0}, "Authors": ["Javad Bagherzadeh", "Aporva Amarnath", "Jielun Tan", "Subhankar Pal", "Ronald G. Dreslinski"]}]}, {"DBLP title": "PCNN: Pattern-based Fine-Grained Regular Pruning Towards Optimizing CNN Accelerators.", "DBLP authors": ["Zhanhong Tan", "Jiebo Song", "Xiaolong Ma", "Sia Huat Tan", "Hongyang Chen", "Yuanqing Miao", "Yifu Wu", "Shaokai Ye", "Yanzhi Wang", "Dehui Li", "Kaisheng Ma"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218498", "OA papers": [{"PaperId": "https://openalex.org/W3091920657", "PaperTitle": "PCNN: Pattern-based Fine-Grained Regular Pruning Towards Optimizing CNN Accelerators", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 3.0, "Institute for Interdisciplinary Information Core Technology": 5.0, "Universidad del Noreste": 2.0, "Xi'an Jiaotong University": 1.0}, "Authors": ["Zhanhong Tan", "Jiebo Song", "Xiaolong Ma", "Sia Huat Tan", "Hongyang Chen", "Yuanqing Miao", "Yi-Fu Wu", "Shaokai Ye", "Yanzhi Wang", "Dehui Li", "Kaisheng Ma"]}]}, {"DBLP title": "RTMobile: Beyond Real-Time Mobile Acceleration of RNNs for Speech Recognition.", "DBLP authors": ["Peiyan Dong", "Siyue Wang", "Wei Niu", "Chengming Zhang", "Sheng Lin", "Zhengang Li", "Yifan Gong", "Bin Ren", "Xue Lin", "Dingwen Tao"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218499", "OA papers": [{"PaperId": "https://openalex.org/W3091900426", "PaperTitle": "RTMobile: Beyond Real-Time Mobile Acceleration of RNNs for Speech Recognition", "Year": 2020, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Universidad del Noreste": 6.0, "William & Mary": 2.0, "University of Alabama": 2.0}, "Authors": ["Peiyan Dong", "Siyue Wang", "Wei Niu", "Chengming Zhang", "Sheng Hsien Lin", "Zhengang Li", "Yifan Gong", "Bin Ren", "Xue Lin", "Dingwen Tao"]}]}, {"DBLP title": "SFO: A Scalable Approach to Fanout-Bounded Logic Synthesis for Emerging Technologies.", "DBLP authors": ["He-Teng Zhang", "Jie-Hong R. Jiang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218500", "OA papers": [{"PaperId": "https://openalex.org/W3092289469", "PaperTitle": "SFO: A Scalable Approach to Fanout-Bounded Logic Synthesis for Emerging Technologies", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Graduate Institute of Electronics Engineering,Taipei,Taiwan": 2.0}, "Authors": ["Heteng Zhang", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "ALF: Autoencoder-based Low-rank Filter-sharing for Efficient Convolutional Neural Networks.", "DBLP authors": ["Alexander Frickenstein", "Manoj Rohit Vemparala", "Nael Fasfous", "Laura Hauenschild", "Naveen Shankar Nagaraja", "Christian Unger", "Walter Stechele"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218501", "OA papers": [{"PaperId": "https://openalex.org/W3092479081", "PaperTitle": "ALF: Autoencoder-based Low-rank Filter-sharing for Efficient Convolutional Neural Networks", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"BMW (Germany)": 2.0, "BMW Group (Germany)": 2.0, "Technical University of Munich": 3.0}, "Authors": ["Alexander Frickenstein", "Manoj Rohit Vemparala", "Nael Fasfous", "Laura Hauenschild", "Naveen Shankar Nagaraja", "Christian Unger", "Walter Stechele"]}]}, {"DBLP title": "WarningNet: A Deep Learning Platform for Early Warning of Task Failures under Input Perturbation for Reliable Autonomous Platforms.", "DBLP authors": ["Minah Lee", "Burhan Ahmad Mudassar", "Taesik Na", "Saibal Mukhopadhyay"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218502", "OA papers": [{"PaperId": "https://openalex.org/W3091974862", "PaperTitle": "WarningNet: A Deep Learning Platform for Early Warning of Task Failures under Input Perturbation for Reliable Autonomous Platforms", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Minah Lee", "Burhan Ahmad Mudassar", "Taesik Na", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Towards Memory-Efficient Streaming Processing with Counter-Cascading Sketching on FPGA.", "DBLP authors": ["Minjin Tang", "Mei Wen", "Junzhong Shen", "Xiaolei Zhao", "Chunyuan Zhang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218503", "OA papers": [{"PaperId": "https://openalex.org/W3092015403", "PaperTitle": "Towards Memory-Efficient Streaming Processing with Counter-Cascading Sketching on FPGA", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Defense Technology": 5.0}, "Authors": ["Minjin Tang", "Mei Wen", "Junzhong Shen", "Xiao-Lei Zhao", "Chunyuan Zhang"]}]}, {"DBLP title": "An Efficient EPIST Algorithm for Global Placement with Non-Integer Multiple-Height Cells *.", "DBLP authors": ["Jianli Chen", "Zhipeng Huang", "Ye Huang", "Wenxing Zhu", "Jun Yu", "Yao-Wen Chang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218504", "OA papers": [{"PaperId": "https://openalex.org/W3091902684", "PaperTitle": "An Efficient EPIST Algorithm for Global Placement with Non-Integer Multiple-Height Cells *", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fuzhou University": 3.5, "Fudan University": 1.5, "National Taiwan University": 1.0}, "Authors": ["Jianli Chen", "Zhipeng Huang", "Ye Huang", "Wenxing Zhu", "Jun Yu", "Yao-Wen Chang"]}]}, {"DBLP title": "In-Memory Computing in Emerging Memory Technologies for Machine Learning: An Overview.", "DBLP authors": ["Kaushik Roy", "Indranil Chakraborty", "Mustafa Fayez Ali", "Aayush Ankit", "Amogh Agrawal"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218505", "OA papers": [{"PaperId": "https://openalex.org/W3092601938", "PaperTitle": "In-Memory Computing in Emerging Memory Technologies for Machine Learning: An Overview", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Purdue University West Lafayette": 5.0}, "Authors": ["Kaushik Roy", "Indranil Chakraborty", "Mustafa Ali", "Aayush Ankit", "Amogh Agrawal"]}]}, {"DBLP title": "Don't-Care-Based Node Minimization for Threshold Logic Networks.", "DBLP authors": ["Yung-Chih Chen", "Hao-Ju Chang", "Li-Cheng Zheng"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218506", "OA papers": [{"PaperId": "https://openalex.org/W3092511182", "PaperTitle": "Don\u2019t-Care-Based Node Minimization for Threshold Logic Networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yuan Ze University": 2.0, "National Central University": 1.0}, "Authors": ["Yung-Chih Chen", "Hao-Ju Chang", "Li-cheng Zheng"]}]}, {"DBLP title": "A Pragmatic Approach to On-device Incremental Learning System with Selective Weight Updates.", "DBLP authors": ["Jaekang Shin", "Seungkyu Choi", "Yeongjae Choi", "Lee-Sup Kim"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218507", "OA papers": [{"PaperId": "https://openalex.org/W3092581319", "PaperTitle": "A Pragmatic Approach to On-device Incremental Learning System with Selective Weight Updates", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Jaekang Shin", "Seungkyu Choi", "Yeongjae Choi", "Lee-Sup Kim"]}]}, {"DBLP title": "AHEC: End-to-end Compiler Framework for Privacy-preserving Machine Learning Acceleration.", "DBLP authors": ["Huili Chen", "Rosario Cammarota", "Felipe Valencia", "Francesco Regazzoni", "Farinaz Koushanfar"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218508", "OA papers": [{"PaperId": "https://openalex.org/W3091977288", "PaperTitle": "AHEC: End-to-end Compiler Framework for Privacy-preserving Machine Learning Acceleration", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"UC San Diego Health System": 2.0, "Intel (United States)": 1.0, "Idiap Research Institute": 2.0}, "Authors": ["Huili Chen", "Rosario Cammarota", "Felipe Valencia", "Francesco Regazzoni", "Farinaz Koushanfar"]}]}, {"DBLP title": "Autonomous Warehouse-Scale Computers.", "DBLP authors": ["Sundar Dev", "David Lo", "Liqun Cheng", "Parthasarathy Ranganathan"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218509", "OA papers": [{"PaperId": "https://openalex.org/W3091945742", "PaperTitle": "Autonomous Warehouse-Scale Computers", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Google (United States)": 4.0}, "Authors": ["Sundar Dev", "David Lo", "Liqun Cheng", "Parthasarathy Ranganathan"]}]}, {"DBLP title": "Circuit Learning for Logic Regression on High Dimensional Boolean Space.", "DBLP authors": ["Pei-Wei Chen", "Yu-Ching Huang", "Cheng-Lin Lee", "Jie-Hong Roland Jiang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218510", "OA papers": [{"PaperId": "https://openalex.org/W3092631336", "PaperTitle": "Circuit Learning for Logic Regression on High Dimensional Boolean Space", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Peiwei Chen", "Yu-Ching Huang", "Cheng-Lin Lee", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "BPU: A Blockchain Processing Unit for Accelerated Smart Contract Execution.", "DBLP authors": ["Tao Lu", "Lu Peng"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218512", "OA papers": [{"PaperId": "https://openalex.org/W3092250236", "PaperTitle": "BPU: A Blockchain Processing Unit for Accelerated Smart Contract Execution", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Louisiana State University": 2.0}, "Authors": ["Tao Lu", "Lu Peng"]}]}, {"DBLP title": "Hamiltonian Path Based Mixed-Cell-Height Legalization for Neighbor Diffusion Effect Mitigation.", "DBLP authors": ["Jianli Chen", "Ziran Zhu", "Qinghai Liu", "Yimin Zhang", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218513", "OA papers": [{"PaperId": "https://openalex.org/W3092101054", "PaperTitle": "Hamiltonian Path Based Mixed-Cell-Height Legalization for Neighbor Diffusion Effect Mitigation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fudan University": 1.0, "Fuzhou University,Center for Discrete Mathematics and Theoretical Computer Science,Fuzhou,China,350108": 4.0, "National Taiwan University": 1.0}, "Authors": ["Jianli Chen", "Ziran Zhu", "Qinghai Liu", "Yimin D. Zhang", "Wenxing Zhu", "Yao-Wen Chang"]}]}, {"DBLP title": "Runtime Trust Evaluation and Hardware Trojan Detection Using On-Chip EM Sensors.", "DBLP authors": ["Jiaji He", "Xiaolong Guo", "Haocheng Ma", "Yanjiang Liu", "Yiqiang Zhao", "Yier Jin"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218514", "OA papers": [{"PaperId": "https://openalex.org/W3092361744", "PaperTitle": "Runtime Trust Evaluation and Hardware Trojan Detection Using On-Chip EM Sensors", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tsinghua University": 1.0, "Kansas State University": 1.0, "Tianjin University": 3.0, "University of Florida": 1.0}, "Authors": ["Jiaji He", "Xiaolong Guo", "Haocheng Ma", "Yanjiang Liu", "Yiqiang Q. Zhao", "Yier Jin"]}]}, {"DBLP title": "ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Networks.", "DBLP authors": ["Haoxing Ren", "George F. Kokai", "Walker J. Turner", "Ting-Sheng Ku"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218515", "OA papers": [{"PaperId": "https://openalex.org/W3091933103", "PaperTitle": "ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Networks", "Year": 2020, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Nvidia (United States)": 4.0}, "Authors": ["Haoxing Ren", "George Kokai", "Walker J. Turner", "Ting-Sheng Ku"]}]}, {"DBLP title": "Algorithm-Hardware Co-Design of Adaptive Floating-Point Encodings for Resilient Deep Learning Inference.", "DBLP authors": ["Thierry Tambe", "En-Yu Yang", "Zishen Wan", "Yuntian Deng", "Vijay Janapa Reddi", "Alexander M. Rush", "David Brooks", "Gu-Yeon Wei"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218516", "OA papers": [{"PaperId": "https://openalex.org/W3092209569", "PaperTitle": "Algorithm-Hardware Co-Design of Adaptive Floating-Point Encodings for Resilient Deep Learning Inference", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Harvard University Press": 7.0, "Cornell University": 1.0}, "Authors": ["Thierry Tambe", "En-Yu Yang", "Zishen Wan", "Yuntian Deng", "Vijay Janapa Reddi", "Alexander M. Rush", "David J. Brooks", "Gu-Yeon Wei"]}]}, {"DBLP title": "ReTriple: Reduction of Redundant Rendering on Android Devices for Performance and Energy Optimizations.", "DBLP authors": ["Xianfeng Li", "Gengchao Li", "Xiaole Cui"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218517", "OA papers": [{"PaperId": "https://openalex.org/W3092464776", "PaperTitle": "ReTriple: Reduction of Redundant Rendering on Android Devices for Performance and Energy Optimizations", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Peking University": 1.8333333333333333, "Macau University of Science and Technology": 0.3333333333333333, "Peng Cheng Laboratory": 0.8333333333333333}, "Authors": ["Xianfeng Li", "Gengchao Li", "Xiaoxin Cui"]}]}, {"DBLP title": "Convergence-Aware Neural Network Training.", "DBLP authors": ["Hyungjun Oh", "Yongseung Yu", "Giha Ryu", "Gunjoo Ahn", "Yuri Jeong", "Yongjun Park", "Jiwon Seo"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218518", "OA papers": [{"PaperId": "https://openalex.org/W3091941622", "PaperTitle": "Convergence-Aware Neural Network Training", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Hanyang University": 6.0, "Samsung (South Korea)": 1.0}, "Authors": ["Hyungjun Oh", "Yongseung Yu", "Giha Ryu", "Gunjoo Ahn", "Yuri Jeong", "Yongjun Park", "Jiwon Seo"]}]}, {"DBLP title": "DECOY: DEflection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual PropertY.", "DBLP authors": ["Jianqi Chen", "Monir Zaman", "Yiorgos Makris", "R. D. Shawn Blanton", "Subhasish Mitra", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218519", "OA papers": [{"PaperId": "https://openalex.org/W3092254747", "PaperTitle": "DECOY: DEflection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual PropertY", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Dallas": 4.0, "Carnegie Mellon University": 1.0, "Stanford University": 1.0}, "Authors": ["Jianqi Chen", "Monir Zaman", "Yiorgos Makris", "Ronald E. Blanton", "Subhasish Mitra", "Benjamin W. Schafer"]}]}, {"DBLP title": "Learning From A Big Brother - Mimicking Neural Networks in Profiled Side-channel Analysis.", "DBLP authors": ["Daan van der Valk", "Marina Krcek", "Stjepan Picek", "Shivam Bhasin"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218520", "OA papers": [{"PaperId": "https://openalex.org/W3092431380", "PaperTitle": "Learning From A Big Brother - Mimicking Neural Networks in Profiled Side-channel Analysis", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Delft University of Technology": 3.0, "NTU Singapore,Temasek Laboratories": 1.0}, "Authors": ["Daan van der Valk", "Marina Krcek", "Stjepan Picek", "Shivam Bhasin"]}]}, {"DBLP title": "Flashmark: Watermarking of NOR Flash Memories for Counterfeit Detection.", "DBLP authors": ["Prawar Poudel", "Biswajit Ray", "Aleksandar Milenkovic"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218521", "OA papers": [{"PaperId": "https://openalex.org/W3092320038", "PaperTitle": "Flashmark: Watermarking of NOR Flash Memories for Counterfeit Detection", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Alabama in Huntsville": 3.0}, "Authors": ["Prawar Poudel", "Biswajit Ray", "Aleksandar Milenkovic"]}]}, {"DBLP title": "STC: Significance-aware Transform-based Codec Framework for External Memory Access Reduction.", "DBLP authors": ["Feng Xiong", "Fengbin Tu", "Man Shi", "Yang Wang", "Leibo Liu", "Shaojun Wei", "Shouyi Yin"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218522", "OA papers": [{"PaperId": "https://openalex.org/W3092502001", "PaperTitle": "STC: Significance-aware Transform-based Codec Framework for External Memory Access Reduction", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tsinghua University,Institute of Microelectronics,Beijing,CHINA,100084": 6.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Feng Xiong", "Fengbin Tu", "Man Shi", "Yang Wang", "Leibo Liu", "Shaojun Wei", "Shouyi Yin"]}]}, {"DBLP title": "PIM-Prune: Fine-Grain DCNN Pruning for Crossbar-Based Process-In-Memory Architecture.", "DBLP authors": ["Chaoqun Chu", "Yanzhi Wang", "Yilong Zhao", "Xiaolong Ma", "Shaokai Ye", "Yunyan Hong", "Xiaoyao Liang", "Yinhe Han", "Li Jiang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218523", "OA papers": [{"PaperId": "https://openalex.org/W3091922395", "PaperTitle": "PIM-Prune: Fine-Grain DCNN Pruning for Crossbar-Based Process-In-Memory Architecture", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"School of Electronic Information and Electrical Engineering": 5.0, "Universidad del Noreste": 2.0, "Tsinghua University": 1.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Chaoqun Chu", "Yanzhi Wang", "Yilong Zhao", "Xiaolong Ma", "Shaokai Ye", "Yunyan Hong", "Xiaoyao Liang", "Yinhe Han", "Li Jun Jiang"]}]}, {"DBLP title": "A Two-way SRAM Array based Accelerator for Deep Neural Network On-chip Training.", "DBLP authors": ["Hongwu Jiang", "Shanshi Huang", "Xiaochen Peng", "Jian-Wei Su", "Yen-Chi Chou", "Wei-Hsing Huang", "Ta-Wei Liu", "Ruhui Liu", "Meng-Fan Chang", "Shimeng Yu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218524", "OA papers": [{"PaperId": "https://openalex.org/W3092083602", "PaperTitle": "A Two-way SRAM Array based Accelerator for Deep Neural Network On-chip Training", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Georgia Institute of Technology": 4.0, "National Tsing Hua University": 6.0}, "Authors": ["Hongwu Jiang", "Shanshi Huang", "Xiaochen Peng", "Jianwei Su", "Yen-Chi Chou", "Wei-Hsing Huang", "Ta-Wei Liu", "Ruhui Liu", "Meng-Fan Chang", "Shimeng Yu"]}]}, {"DBLP title": "PETNet: Polycount and Energy Trade-off Deep Networks for Producing 3D Objects from Images.", "DBLP authors": ["Nitthilan Kanappan Jayakodi", "Janardhan Rao Doppa", "Partha Pratim Pande"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218525", "OA papers": [{"PaperId": "https://openalex.org/W3092349220", "PaperTitle": "PETNet: Polycount and Energy Trade-off Deep Networks for Producing 3D Objects from Images", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Washington State University": 3.0}, "Authors": ["Nitthilan Kannappan Jayakodi", "Janardhan Rao Doppa", "Partha Pratim Pande"]}]}, {"DBLP title": "Intermittent Inference with Nonuniformly Compressed Multi-Exit Neural Network for Energy Harvesting Powered Devices.", "DBLP authors": ["Yawen Wu", "Zhepeng Wang", "Zhenge Jia", "Yiyu Shi", "Jingtong Hu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218526", "OA papers": [{"PaperId": "https://openalex.org/W3092581393", "PaperTitle": "Intermittent Inference with Nonuniformly Compressed Multi-Exit Neural Network for Energy Harvesting Powered Devices", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Pittsburgh": 4.0, "University of Notre Dame": 1.0}, "Authors": ["Yawen Wu", "Zhepeng Wang", "Zhenge Jia", "Yiyu Shi", "Jingtong Hu"]}]}, {"DBLP title": "TDP-ADMM: A Timing Driven Placement Approach for Superconductive Electronic Circuits Using Alternating Direction Method of Multipliers.", "DBLP authors": ["Soheil Nazar Shahsavani", "Massoud Pedram"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218527", "OA papers": [{"PaperId": "https://openalex.org/W3091843774", "PaperTitle": "TDP-ADMM: A Timing Driven Placement Approach for Superconductive Electronic Circuits Using Alternating Direction Method of Multipliers", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Soheil Nazar Shahsavani", "Massoud Pedram"]}]}, {"DBLP title": "Scalable Multi-FPGA Acceleration for Large RNNs with Full Parallelism Levels.", "DBLP authors": ["Dongup Kwon", "Suyeon Hur", "Hamin Jang", "Eriko Nurvitadhi", "Jangwoo Kim"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218528", "OA papers": [{"PaperId": "https://openalex.org/W3092379737", "PaperTitle": "Scalable Multi-FPGA Acceleration for Large RNNs with Full Parallelism Levels", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Seoul National University": 4.0, "Intel (United Kingdom)": 1.0}, "Authors": ["Dongup Kwon", "Suyeon Hur", "Hamin Jang", "Eriko Nurvitadhi", "Jangwoo Kim"]}]}, {"DBLP title": "INVITED: Efficient Synthesis of Compact Deep Neural Networks.", "DBLP authors": ["Wenhan Xia", "Hongxu Yin", "Niraj K. Jha"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218529", "OA papers": [{"PaperId": "https://openalex.org/W3092249339", "PaperTitle": "INVITED: Efficient Synthesis of Compact Deep Neural Networks", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Wenhan Xia", "Hongxu Yin", "Niraj K. Jha"]}]}, {"DBLP title": "Deep Learning-Driven Simultaneous Layout Decomposition and Mask Optimization.", "DBLP authors": ["Wei Zhong", "Shuxiang Hu", "Yuzhe Ma", "Haoyu Yang", "Xiuyuan Ma", "Bei Yu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218530", "OA papers": [{"PaperId": "https://openalex.org/W3091844009", "PaperTitle": "Deep Learning-Driven Simultaneous Layout Decomposition and Mask Optimization", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Key Laboratory for Ubiquitous Network and Service Software of Liaoning Province, China": 1.5, "Dalian University of Technology": 1.5, "Chinese University of Hong Kong": 3.0}, "Authors": ["Wei Zhong", "Shuxiang Hu", "Yuzhe Ma", "Haoyu Yang", "Xiuyuan Ma", "Bei Yu"]}]}, {"DBLP title": "The Best of Both Worlds: Combining CUDA Graph with an Image Processing DSL.", "DBLP authors": ["Bo Qiao", "M. Akif \u00d6zkan", "J\u00fcrgen Teich", "Frank Hannig"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218531", "OA papers": [{"PaperId": "https://openalex.org/W3092288363", "PaperTitle": "The Best of Both Worlds: Combining CUDA Graph with an Image Processing DSL", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Erlangen-Nuremberg": 4.0}, "Authors": ["Bo Qiao", "M. Akif Ozkan", "J\u00fcrgen Teich", "Frank Hannig"]}]}, {"DBLP title": "The Tao of PAO: Anatomy of a Pin Access Oracle for Detailed Routing.", "DBLP authors": ["Andrew B. Kahng", "Lutong Wang", "Bangqi Xu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218532", "OA papers": [{"PaperId": "https://openalex.org/W3092390201", "PaperTitle": "The Tao of PAO: Anatomy of a Pin Access Oracle for Detailed Routing", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Andrew B. Kahng", "Lutong Wang", "Bangqi Xu"]}]}, {"DBLP title": "ApproxFPGAs: Embracing ASIC-Based Approximate Arithmetic Components for FPGA-Based Systems.", "DBLP authors": ["Bharath Srinivas Prabakaran", "Vojtech Mrazek", "Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina", "Muhammad Shafique"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218533", "OA papers": [{"PaperId": "https://openalex.org/W3092362650", "PaperTitle": "ApproxFPGAs: Embracing ASIC-Based Approximate Arithmetic Components for FPGA-Based Systems", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"TU Wien": 2.0, "Brno University of Technology": 3.0}, "Authors": ["Bharath Srinivas Prabakaran", "Vojtech Mrazek", "Zdenek Vasicek", "Lukas Sekanina", "Muhammad Shafique"]}]}, {"DBLP title": "BitPruner: Network Pruning for Bit-serial Accelerators.", "DBLP authors": ["Xiandong Zhao", "Ying Wang", "Cheng Liu", "Cong Shi", "Kaijie Tu", "Lei Zhang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218534", "OA papers": [{"PaperId": "https://openalex.org/W3092182048", "PaperTitle": "BitPruner: Network Pruning for Bit-serial Accelerators", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Institute of Computing Technology": 2.083333333333333, "Chinese Academy of Sciences": 2.083333333333333, "University of Chinese Academy of Sciences": 0.5833333333333333, "State Key Laboratory of Computer Architecture": 0.25, "Chongqing University": 1.0}, "Authors": ["Xiandong Zhao", "Ying Wang", "Cheng Liu", "Cong Shi", "Kaijie Tu", "Lei Zhang"]}]}, {"DBLP title": "Camouflage: Hardware-assisted CFI for the ARM Linux kernel.", "DBLP authors": ["R\u00e9mi Denis-Courmont", "Hans Liljestrand", "Carlos Chinea Perez", "Jan-Erik Ekberg"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218535", "OA papers": [{"PaperId": "https://openalex.org/W3092191573", "PaperTitle": "Camouflage: Hardware-assisted CFI for the ARM Linux kernel", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Huawei Technologies, Finland": 2.0, "Aalto University": 2.0}, "Authors": ["Remi Denis-Courmont", "Hans Liljestrand", "Carlos Chinea", "Jan-Erik Ekberg"]}]}, {"DBLP title": "Probabilistic Error Propagation through Approximated Boolean Networks.", "DBLP authors": ["Jorge Echavarria", "Stefan Wildermann", "Oliver Kesz\u00f6cze", "J\u00fcrgen Teich"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218536", "OA papers": [{"PaperId": "https://openalex.org/W3091917448", "PaperTitle": "Probabilistic Error Propagation through Approximated Boolean Networks", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Erlangen-Nuremberg": 4.0}, "Authors": ["Jorge Echavarria", "Stefan Wildermann", "Oliver Keszocze", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Scenario-Based Soft Real-Time Hybrid Application Mapping for MPSoCs.", "DBLP authors": ["Jan Spieck", "Stefan Wildermann", "J\u00fcrgen Teich"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218537", "OA papers": [{"PaperId": "https://openalex.org/W3092539651", "PaperTitle": "Scenario-Based Soft Real-Time Hybrid Application Mapping for MPSoCs", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Jan Spieck", "Stefan Wildermann", "J\u00fcrgen Teich"]}]}, {"DBLP title": "FlexReduce: Flexible All-reduce for Distributed Deep Learning on Asymmetric Network Topology.", "DBLP authors": ["Jinho Lee", "Inseok Hwang", "Soham Shah", "Minsik Cho"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218538", "OA papers": [{"PaperId": "https://openalex.org/W3092260380", "PaperTitle": "FlexReduce: Flexible All-reduce for Distributed Deep Learning on Asymmetric Network Topology", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yonsei University": 1.0, "IBM Research - Austin": 2.0, "Brain Technologies Inc.,San Mateo,CA,USA": 1.0}, "Authors": ["Jinho Lee", "Inseok Hwang", "Soham Shah", "Minsik Cho"]}]}, {"DBLP title": "Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect Modeling.", "DBLP authors": ["Srikant Bharadwaj", "Jieming Yin", "Bradford M. Beckmann", "Tushar Krishna"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218539", "OA papers": [{"PaperId": "https://openalex.org/W3092226368", "PaperTitle": "Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect Modeling", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Advanced Micro Devices (Canada)": 3.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Srikant Bharadwaj", "Jieming Yin", "Bradford M. Beckmann", "Tushar Krishna"]}]}, {"DBLP title": "Access Characteristic Guided Partition for Read Performance Improvement on Solid State Drives.", "DBLP authors": ["Yina Lv", "Liang Shi", "Qiao Li", "Chun Jason Xue", "Edwin H.-M. Sha"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218540", "OA papers": [{"PaperId": "https://openalex.org/W3091850104", "PaperTitle": "Access Characteristic Guided Partition for Read Performance Improvement on Solid State Drives", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"East China Normal University": 3.0, "City University of Hong Kong": 2.0}, "Authors": ["Yina Lv", "Liang Shi", "Qiao Li", "Chun Jason Xue", "Edwin H.-M. Sha"]}]}, {"DBLP title": "BrezeFlow: Unified Debugger for Android CPU Power Governors and Schedulers on Edge Devices.", "DBLP authors": ["Alexander Hoffman", "Anuj Pathania", "Philipp H. Kindt", "Samarjit Chakraborty", "Tulika Mitra"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218542", "OA papers": [{"PaperId": "https://openalex.org/W3091956719", "PaperTitle": "BrezeFlow: Unified Debugger for Android CPU Power Governors and Schedulers on Edge Devices", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Real-Time Innovations (United States)": 1.0, "Technical University of Munich": 1.0, "National University of Singapore": 2.0, "University of North Carolina at Chapel Hill": 1.0}, "Authors": ["Alexander Hoffman", "Anuj Pathania", "Philipp H. Kindt", "Samarjit Chakraborty", "Tulika Mitra"]}]}, {"DBLP title": "A Machine Learning Approach for Reliability-Aware Application Mapping for Heterogeneous Multicores.", "DBLP authors": ["Rafael Billig Tonetto", "Hiago Mayk G. de A. Rocha", "Gabriel L. Nazar", "Antonio Carlos Schneider Beck"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218543", "OA papers": [{"PaperId": "https://openalex.org/W3091888809", "PaperTitle": "A Machine Learning Approach for Reliability-Aware Application Mapping for Heterogeneous Multicores", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Rio Grande and Rio Grande Community College": 2.0, "Federal University of Rio Grande do Sul": 2.0}, "Authors": ["Rafael Billig Tonetto", "Hiago Mayk G. de A. Rocha", "Gabriel L. Nazar", "Antonio Carlos Schneider Beck"]}]}, {"DBLP title": "A Device Non-Ideality Resilient Approach for Mapping Neural Networks to Crossbar Arrays.", "DBLP authors": ["Arman Kazemi", "Cristobal Alessandri", "Alan C. Seabaugh", "Xiaobo Sharon Hu", "Michael T. Niemier", "Siddharth Joshi"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218544", "OA papers": [{"PaperId": "https://openalex.org/W3091799157", "PaperTitle": "A Device Non-Ideality Resilient Approach for Mapping Neural Networks to Crossbar Arrays", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Notre Dame": 6.0}, "Authors": ["Arman Kazemi", "Cristobal Alessandri", "Alan Seabaugh", "Xiaobo Sharon Hu", "Michael Niemier", "Siddharth Joshi"]}]}, {"DBLP title": "BPNet: Branch-pruned Conditional Neural Network for Systematic Time-accuracy Tradeoff.", "DBLP authors": ["Kyungchul Park", "Chanyoung Oh", "Youngmin Yi"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218545", "OA papers": [{"PaperId": "https://openalex.org/W3092082681", "PaperTitle": "BPNet: Branch-pruned Conditional Neural Network for Systematic Time-accuracy Tradeoff", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Samsung (South Korea)": 1.0, "University of Seoul": 2.0}, "Authors": ["Kyungchul Park", "Chanyoung Oh", "Youngmin Yi"]}]}, {"DBLP title": "ROPAD: A Fully Digital Highly Predictive Ring Oscillator Probing Attempt Detector.", "DBLP authors": ["Seyed Hamidreza Moghadas", "Michael Pehl"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218546", "OA papers": [{"PaperId": "https://openalex.org/W3092070814", "PaperTitle": "ROPAD: A Fully Digital Highly Predictive Ring Oscillator Probing Attempt Detector", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Infineon Technologies.": 1.0, "Technical University of Munich": 1.0}, "Authors": ["Seyed Hamidreza Moghadas", "Michael Pehl"]}]}, {"DBLP title": "Exploiting Zero Data to Reduce Register File and Execution Unit Dynamic Power Consumption in GPGPUs.", "DBLP authors": ["Ahmad M. Radaideh", "Paul V. Gratz"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218547", "OA papers": [{"PaperId": "https://openalex.org/W3092106071", "PaperTitle": "Exploiting Zero Data to Reduce Register File and Execution Unit Dynamic Power Consumption in GPGPUs", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Qualcomm Technologies Inc.,Austin,TX,USA": 1.0, "Texas A&M University": 1.0}, "Authors": ["Ahmad Radaideh", "Paul V. Gratz"]}]}, {"DBLP title": "NACU: A Non-Linear Arithmetic Unit for Neural Networks.", "DBLP authors": ["Guido Baccelli", "Dimitrios Stathis", "Ahmed Hemani", "Maurizio Martina"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218549", "OA papers": [{"PaperId": "https://openalex.org/W3091789326", "PaperTitle": "NACU: A Non-Linear Arithmetic Unit for Neural Networks", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 2.0, "Tekniska H\u00f6gskolans Studentk\u00e5r": 2.0}, "Authors": ["Guido Baccelli", "Dimitrios Stathis", "Ahmed Hemani", "Maurizio Martina"]}]}, {"DBLP title": "PISCES: Power-Aware Implementation of SLAM by Customizing Efficient Sparse Algebra.", "DBLP authors": ["Bahar Asgari", "Ramyad Hadidi", "Nima Shoghi Ghaleshahi", "Hyesoon Kim"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218550", "OA papers": [{"PaperId": "https://openalex.org/W3092087782", "PaperTitle": "PISCES: Power-Aware Implementation of SLAM by Customizing Efficient Sparse Algebra", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Bahar Asgari", "Ramyad Hadidi", "Nima Shoghi Ghaleshahi", "Hyesoon Kim"]}]}, {"DBLP title": "Tier-Scrubbing: An Adaptive and Tiered Disk Scrubbing Scheme with Improved MTTD and Reduced Cost.", "DBLP authors": ["Ji Zhang", "Yuanzhang Wang", "Yangtao Wang", "Ke Zhou", "Sebastian Schelter", "Ping Huang", "Bin Cheng", "Yongguang Ji"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218551", "OA papers": [{"PaperId": "https://openalex.org/W3091892115", "PaperTitle": "Tier-Scrubbing: An Adaptive and Tiered Disk Scrubbing Scheme with Improved MTTD and Reduced Cost", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Huazhong University of Science and Technology": 5.0, "New York University": 1.0, "TENCENT": 2.0}, "Authors": ["Ji Zhang", "Yuanzhang Wang", "Yangtao Wang", "Ke Zhou", "Schelter Sebastian", "Ping Huang", "Bin Cheng", "Yongguang Ji"]}]}, {"DBLP title": "Time Multiplexing via Circuit Folding.", "DBLP authors": ["Po-Chun Chien", "Jie-Hong R. Jiang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218552", "OA papers": [{"PaperId": "https://openalex.org/W3091856741", "PaperTitle": "Time Multiplexing via Circuit Folding", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Graduate Institute of Electronics Engineering,Taipei,Taiwan": 2.0}, "Authors": ["Po-Chun Chien", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Creating an Agile Hardware Design Flow.", "DBLP authors": ["Rick Bahr", "Clark W. Barrett", "Nikhil Bhagdikar", "Alex Carsello", "Ross Daly", "Caleb Donovick", "David Durst", "Kayvon Fatahalian", "Kathleen Feng", "Pat Hanrahan", "Teguh Hofstee", "Mark Horowitz", "Dillon Huff", "Fredrik Kjolstad", "Taeyoung Kong", "Qiaoyi Liu", "Makai Mann", "Jackson Melchert", "Ankita Nayak", "Aina Niemetz", "Gedeon Nyengele", "Priyanka Raina", "Stephen Richardson", "Rajsekhar Setaluri", "Jeff Setter", "Kavya Sreedhar", "Maxwell Strange", "James Thomas", "Christopher Torng", "Leonard Truong", "Nestan Tsiskaridze", "Keyi Zhang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218553", "OA papers": [{"PaperId": "https://openalex.org/W3092300766", "PaperTitle": "Creating an Agile Hardware Design Flow", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Stanford University": 32.0}, "Authors": ["Rick Bahr", "Clark Barrett", "Nikhil Bhagdikar", "Alex Carsello", "Ross Daly", "Caleb Donovick", "David Durst", "Kayvon Fatahalian", "Kathleen Feng", "Pat Hanrahan", "Teguh Hofstee", "Mark Horowitz", "Dillon Huff", "Fredrik Kjolstad", "Taeyoung Kong", "Qiaoyi Liu", "Makai Mann", "Jackson Melchert", "Ankita Nayak", "Aina Niemetz", "Gedeon Nyengele", "Priyanka Raina", "Stephen M. Richardson", "Raj Setaluri", "Jeff Setter", "K. Sreedhar", "Maxwell Strange", "James D. Thomas", "Christopher Torng", "Leonard Truong", "Nestan Tsiskaridze", "Keyi Zhang"]}]}, {"DBLP title": "Improving the Concurrency Performance of Persistent Memory Transactions on Multicores.", "DBLP authors": ["Qing Wang", "Youyou Lu", "Zhongjie Wu", "Fan Yang", "Jiwu Shu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218554", "OA papers": [{"PaperId": "https://openalex.org/W3092516016", "PaperTitle": "Improving the Concurrency Performance of Persistent Memory Transactions on Multicores", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 4.0, "Alibaba Group (United States)": 1.0}, "Authors": ["Qing Wang", "Youyou Lu", "Zhongjie Wu", "Fan Yang", "Jiwu Shu"]}]}, {"DBLP title": "Just Like the Real Thing: Fast Weak Simulation of Quantum Computation.", "DBLP authors": ["Stefan Hillmich", "Igor L. Markov", "Robert Wille"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218555", "OA papers": [{"PaperId": "https://openalex.org/W3091995180", "PaperTitle": "Just Like the Real Thing: Fast Weak Simulation of Quantum Computation", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Johannes Kepler University of Linz": 2.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Stefan Hillmich", "Igor L. Markov", "Robert Wille"]}]}, {"DBLP title": "A Robust Exponential Integrator Method for Generic Nonlinear Circuit Simulation.", "DBLP authors": ["Quan Chen"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218556", "OA papers": [{"PaperId": "https://openalex.org/W3092368861", "PaperTitle": "A Robust Exponential Integrator Method for Generic Nonlinear Circuit Simulation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southern University of Science and Technology": 1.0}, "Authors": ["Quan Chen"]}]}, {"DBLP title": "Exploring Inherent Sensor Redundancy for Automotive Anomaly Detection.", "DBLP authors": ["Tianjia He", "Lin Zhang", "Fanxin Kong", "Asif Salekin"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218557", "OA papers": [{"PaperId": "https://openalex.org/W3092255243", "PaperTitle": "Exploring Inherent Sensor Redundancy for Automotive Anomaly Detection", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Syracuse University": 4.0}, "Authors": ["Tianjia He", "Lin Zhang", "Fanxin Kong", "Asif Salekin"]}]}, {"DBLP title": "An Efficient Circuit Compilation Flow for Quantum Approximate Optimization Algorithm.", "DBLP authors": ["Mahabubul Alam", "Abdullah Ash-Saki", "Swaroop Ghosh"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218558", "OA papers": [{"PaperId": "https://openalex.org/W3092255708", "PaperTitle": "An Efficient Circuit Compilation Flow for Quantum Approximate Optimization Algorithm", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Mahabubul Alam", "Abdullah Ash-Saki", "Swaroop Ghosh"]}]}, {"DBLP title": "Hawkware: Network Intrusion Detection based on Behavior Analysis with ANNs on an IoT Device.", "DBLP authors": ["Sunwoo Ahn", "Hayoon Yi", "Younghan Lee", "Whoi Ree Ha", "Giyeol Kim", "Yunheung Paek"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218559", "OA papers": [{"PaperId": "https://openalex.org/W3091920654", "PaperTitle": "Hawkware: Network Intrusion Detection based on Behavior Analysis with ANNs on an IoT Device", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Seoul National University": 6.0}, "Authors": ["Sunwoo Ahn", "Hayoon Yi", "Young-Han Lee", "Whoi Ree Ha", "Giyeol Kim", "Yunheung Paek"]}]}, {"DBLP title": "Codar: A Contextual Duration-Aware Qubit Mapping for Various NISQ Devices.", "DBLP authors": ["Haowei Deng", "Yu Zhang", "Quanxi Li"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218561", "OA papers": [{"PaperId": "https://openalex.org/W3091781918", "PaperTitle": "Codar: A Contextual Duration-Aware Qubit Mapping for Various NISQ Devices", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Science and Technology of China": 3.0}, "Authors": ["Haowei Deng", "Yu Zhang", "Quanxi Li"]}]}, {"DBLP title": "The Power of Simulation for Equivalence Checking in Quantum Computing.", "DBLP authors": ["Lukas Burgholzer", "Robert Wille"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218563", "OA papers": [{"PaperId": "https://openalex.org/W3092110422", "PaperTitle": "The Power of Simulation for Equivalence Checking in Quantum Computing", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Johannes Kepler University of Linz": 2.0}, "Authors": ["Lukas Burgholzer", "Robert Wille"]}]}, {"DBLP title": "Building End-to-End IoT Applications with QoS Guarantees.", "DBLP authors": ["Arne Hamann", "Selma Saidi", "David Ginthoer", "Christian Wietfeld", "Dirk Ziegenbein"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218564", "OA papers": [{"PaperId": "https://openalex.org/W3092068259", "PaperTitle": "Building End-to-End IoT Applications with QoS Guarantees", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Robert Bosch (Germany)": 3.0, "TU Dortmund University": 2.0}, "Authors": ["Arne Hamann", "Selma Saidi", "David Ginthoer", "Christian Wietfeld", "Dirk Ziegenbein"]}]}, {"DBLP title": "GPNPU: Enabling Efficient Hardware-Based Direct Convolution with Multi-Precision Support in GPU Tensor Cores.", "DBLP authors": ["Zhuoran Song", "Jianfei Wang", "Tianjian Li", "Li Jiang", "Jing Ke", "Xiaoyao Liang", "Naifeng Jing"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218566", "OA papers": [{"PaperId": "https://openalex.org/W3091804697", "PaperTitle": "GPNPU: Enabling Efficient Hardware-Based Direct Convolution with Multi-Precision Support in GPU Tensor Cores", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shanghai Jiao Tong University": 7.0}, "Authors": ["Zhuoran Song", "Jianfei Wang", "Tianjian Li", "Li Jun Jiang", "Jing Ke", "Xiaoyao Liang", "Naifeng Jing"]}]}, {"DBLP title": "Bit Parallel 6T SRAM In-memory Computing with Reconfigurable Bit-Precision.", "DBLP authors": ["Kyeongho Lee", "Jinho Jeong", "Sungsoo Cheon", "Woong Choi", "Jongsun Park"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218567", "OA papers": [{"PaperId": "https://openalex.org/W3091826466", "PaperTitle": "Bit Parallel 6T SRAM In-memory Computing with Reconfigurable Bit-Precision", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Korea University": 4.0, "Sookmyung Women's University": 1.0}, "Authors": ["Kyeongho Lee", "Jinho Jeong", "Sungsoo Cheon", "Woong Choi", "Jongsun Park"]}]}, {"DBLP title": "AdaSense: Adaptive Low-Power Sensing and Activity Recognition for Wearable Devices.", "DBLP authors": ["Marina Neseem", "Jon Nelson", "Sherief Reda"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218568", "OA papers": [{"PaperId": "https://openalex.org/W3091911037", "PaperTitle": "AdaSense: Adaptive Low-Power Sensing and Activity Recognition for Wearable Devices", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brown University": 1.5, "Providence College": 1.5}, "Authors": ["Marina Neseem", "Jon P. Nelson", "Sherief Reda"]}]}, {"DBLP title": "Time-Division Multiplexing Based System-Level FPGA Routing for Logic Verification.", "DBLP authors": ["Peng Zou", "Zhifeng Lin", "Xiao Shi", "Yingjie Wu", "Jianli Chen", "Jun Yu", "Yao-Wen Chang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218569", "OA papers": [{"PaperId": "https://openalex.org/W3092302326", "PaperTitle": "Time-Division Multiplexing Based System-Level FPGA Routing for Logic Verification", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Fudan University": 2.0, "Fuzhou University": 3.0, "University of California, Los Angeles": 1.0, "National Taiwan University": 1.0}, "Authors": ["Peng Zou", "Zhifeng Lin", "Xiaowei Shi", "Yingjie Wu", "Jianli Chen", "Jun Yu", "Yao-Wen Chang"]}]}, {"DBLP title": "Robust Design of Large Area Flexible Electronics via Compressed Sensing.", "DBLP authors": ["Leilai Shao", "Ting Lei", "Tsung-Ching Huang", "Zhenan Bao", "Kwang-Ting Cheng"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218570", "OA papers": [{"PaperId": "https://openalex.org/W3092265015", "PaperTitle": "Robust Design of Large Area Flexible Electronics via Compressed Sensing", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Santa Barbara": 1.0, "Peking University": 1.0, "Stanford University": 1.0, "Hewlett-Packard (United States)": 1.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Leilai Shao", "Ting Lei", "Tsung-Ching Huang", "Zhenan Bao", "Kwang-Ting Cheng"]}]}, {"DBLP title": "3D CNN Acceleration on FPGA using Hardware-Aware Pruning.", "DBLP authors": ["Mengshu Sun", "Pu Zhao", "Mehmet G\u00fcng\u00f6r", "Massoud Pedram", "Miriam Leeser", "Xue Lin"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218571", "OA papers": [{"PaperId": "https://openalex.org/W3092564588", "PaperTitle": "3D CNN Acceleration on FPGA using Hardware-Aware Pruning", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Northeastern University": 5.0, "University of Southearn California,Dept. of Electrical and Computer Engineering,LA,United States": 1.0}, "Authors": ["Mengshu Sun", "Pu Zhao", "Mehmet Gungor", "Massoud Pedram", "Miriam Leeser", "Xue Lin"]}]}, {"DBLP title": "A Formal Approach for Detecting Vulnerabilities to Transient Execution Attacks in Out-of-Order Processors.", "DBLP authors": ["Mohammad Rahmani Fadiheh", "Johannes M\u00fcller", "Raik Brinkmann", "Subhasish Mitra", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218572", "OA papers": [{"PaperId": "https://openalex.org/W3092493782", "PaperTitle": "A Formal Approach for Detecting Vulnerabilities to Transient Execution Attacks in Out-of-Order Processors", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Kaiserslautern": 4.0, "OneSpin Solutions GmbH,Germany": 1.0, "Stanford University": 1.0}, "Authors": ["Mohammad Rahmani Fadiheh", "Johannes M\u00fcller", "R.P. Brinkmann", "Subhasish Mitra", "Dominik Stoffel", "Wolfgang G. Kunz"]}]}, {"DBLP title": "Realistic Fault Models and Fault Simulation for Quantum Dot Quantum Circuits.", "DBLP authors": ["Cheng-Yun Hsieh", "Chen-Hung Wu", "Chia-Hsien Huang", "His-Sheng Goan", "James Chien-Mo Li"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218573", "OA papers": [{"PaperId": "https://openalex.org/W3092570461", "PaperTitle": "Realistic Fault Models and Fault Simulation for Quantum Dot Quantum Circuits", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 4.0, "National Center for Theoretical Sciences": 1.0}, "Authors": ["Cheng-Yun Hsieh", "Chen-Hung Wu", "Chia-Hsien Huang", "His-Sheng Goan", "James T. Li"]}]}, {"DBLP title": "DVFS-Based Scrubbing Scheduling for Reliability Maximization on Parallel Tasks in SRAM-based FPGAs.", "DBLP authors": ["Rui Li", "Heng Yu", "Weixiong Jiang", "Yajun Ha"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218574", "OA papers": [{"PaperId": "https://openalex.org/W3091774643", "PaperTitle": "DVFS-Based Scrubbing Scheduling for Reliability Maximization on Parallel Tasks in SRAM-based FPGAs", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ShanghaiTech University": 3.0, "University of Nottingham Ningbo China": 1.0}, "Authors": ["Rui Li", "Heng Yu", "Weixiong Jiang", "Yajun Ha"]}]}, {"DBLP title": "Unified Architectural Support for Secure and Robust Deep Learning.", "DBLP authors": ["Mojan Javaheripi", "Huili Chen", "Farinaz Koushanfar"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218575", "OA papers": [{"PaperId": "https://openalex.org/W3091829162", "PaperTitle": "Unified Architectural Support for Secure and Robust Deep Learning", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Mojan Javaheripi", "Huili Chen", "Farinaz Koushanfar"]}]}, {"DBLP title": "Learning to Quantize Deep Neural Networks: A Competitive-Collaborative Approach.", "DBLP authors": ["Md Fahim Faysal Khan", "Mohammad Mahdi Kamani", "Mehrdad Mahdavi", "Vijaykrishnan Narayanan"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218576", "OA papers": [{"PaperId": "https://openalex.org/W3092611426", "PaperTitle": "Learning to Quantize Deep Neural Networks: A Competitive-Collaborative Approach", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Fahim Faysal Khan", "Mohammad Mahdi Kamani", "Mehrdad Mahdavi", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Imperceptible Misclassification Attack on Deep Learning Accelerator by Glitch Injection.", "DBLP authors": ["Wenye Liu", "Chip-Hong Chang", "Fan Zhang", "Xiaoxuan Lou"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218577", "OA papers": [{"PaperId": "https://openalex.org/W3092516112", "PaperTitle": "Imperceptible Misclassification Attack on Deep Learning Accelerator by Glitch Injection", "Year": 2020, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Nanyang Technological University": 2.0, "Zhejiang University of Science and Technology": 2.0}, "Authors": ["Wenye Liu", "Chip-Hong Chang", "Fan Zhang", "Xiaoxuan Lou"]}]}, {"DBLP title": "ReSiPE: ReRAM-based Single-Spiking Processing-In-Memory Engine.", "DBLP authors": ["Ziru Li", "Bonan Yan", "Hai Helen Li"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218578", "OA papers": [{"PaperId": "https://openalex.org/W3092108775", "PaperTitle": "ReSiPE: ReRAM-based Single-Spiking Processing-In-Memory Engine", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Duke University": 3.0}, "Authors": ["Ziru Li", "Bonan Yan", "Hai Li"]}]}, {"DBLP title": "Romeo: Conversion and Evaluation of HDL Designs in the Encrypted Domain.", "DBLP authors": ["Charles Gouert", "Nektarios Georgios Tsoutsos"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218579", "OA papers": [{"PaperId": "https://openalex.org/W3092027738", "PaperTitle": "Romeo: Conversion and Evaluation of HDL Designs in the Encrypted Domain", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Delaware": 2.0}, "Authors": ["Charles Gouert", "Nektarios Georgios Tsoutsos"]}]}, {"DBLP title": "Wafer Map Defect Patterns Classification using Deep Selective Learning.", "DBLP authors": ["Mohamed Baker Alawieh", "Duane S. Boning", "David Z. Pan"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218580", "OA papers": [{"PaperId": "https://openalex.org/W3092166587", "PaperTitle": "Wafer Map Defect Patterns Classification using Deep Selective Learning", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"The University of Texas at Austin": 2.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Mohamed Baker Alawieh", "Duane S. Boning", "David Z. Pan"]}]}, {"DBLP title": "FTDL: A Tailored FPGA-Overlay for Deep Learning with High Scalability.", "DBLP authors": ["Runbin Shi", "Yuhao Ding", "Xuechao Wei", "He Li", "Hang Liu", "Hayden Kwok-Hay So", "Caiwen Ding"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218581", "OA papers": [{"PaperId": "https://openalex.org/W3092611151", "PaperTitle": "FTDL: A Tailored FPGA-Overlay for Deep Learning with High Scalability", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Chinese University of Hong Kong": 3.0, "King University": 0.5, "Peking University": 0.5, "University of Cambridge": 1.0, "Stevens Institute of Technology": 1.0, "University of Connecticut": 1.0}, "Authors": ["Runbin Shi", "Yuhao Ding", "Xuechao Wei", "He Li", "Hang Liu", "Hayden K.-H. So", "Caiwen Ding"]}]}, {"DBLP title": "TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICs.", "DBLP authors": ["Yi-Chen Lu", "Sai Surya Kiran Pentapati", "Lingjun Zhu", "Kambiz Samadi", "Sung Kyu Lim"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218582", "OA papers": [{"PaperId": "https://openalex.org/W3092072718", "PaperTitle": "TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICs", "Year": 2020, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Georgia Institute of Technology": 4.0, "Qualcomm (United States)": 1.0}, "Authors": ["Yichen Lu", "Sai Pentapati", "Lingjun Zhu", "Kambiz Samadi", "Sung Kyu Lim"]}]}, {"DBLP title": "Exploration of Design Space and Runtime Optimization for Affective Computing in Machine Learning Empowered Ultra-Low Power SoC.", "DBLP authors": ["Yijie Wei", "Kofi Otseidu", "Jie Gu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218583", "OA papers": [{"PaperId": "https://openalex.org/W3092306016", "PaperTitle": "Exploration of Design Space and Runtime Optimization for Affective Computing in Machine Learning Empowered Ultra-Low Power SoC", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Northwestern University": 3.0}, "Authors": ["Yijie Wei", "Kofi Otseidu", "Jie Gu"]}]}, {"DBLP title": "DPCP-p: A Distributed Locking Protocol for Parallel Real-Time Tasks.", "DBLP authors": ["Maolin Yang", "Ze-Wei Chen", "Xu Jiang", "Nan Guan", "Hang Lei"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218584", "OA papers": [{"PaperId": "https://openalex.org/W3092089658", "PaperTitle": "DPCP-p: A Distributed Locking Protocol for Parallel Real-Time Tasks", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Electronic Science and Technology of China": 4.0, "Hong Kong Polytechnic University": 1.0}, "Authors": ["Maolin Yang", "Zewei Chen", "Xu Jiang", "Nan Guan", "Hang Lei"]}]}, {"DBLP title": "Factored Radix-8 Systolic Array for Tensor Processing.", "DBLP authors": ["Inayat Ullah", "Kashif Inayat", "Joon-Sung Yang", "Jaeyong Chung"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218585", "OA papers": [{"PaperId": "https://openalex.org/W3092521759", "PaperTitle": "Factored Radix-8 Systolic Array for Tensor Processing", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Incheon National University": 3.0, "Yonsei University": 1.0}, "Authors": ["Inayat Ullah", "Kashif Inayat", "Joon-Sung Yang", "Jaeyong Chung"]}]}, {"DBLP title": "Proactive Aging Mitigation in CGRAs through Utilization-Aware Allocation.", "DBLP authors": ["Marcelo Brandalero", "Bernardo Neuhaus Lignati", "Antonio Carlos Schneider Beck", "Muhammad Shafique", "Michael H\u00fcbner"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218586", "OA papers": [{"PaperId": "https://openalex.org/W3017551736", "PaperTitle": "Proactive Aging Mitigation in CGRAs through Utilization-Aware Allocation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 2.0, "Federal University of Rio Grande do Sul": 2.0, "TU Wien": 1.0}, "Authors": ["Marcelo Brandalero", "Bernardo Neuhaus Lignati", "Antonio Carlos Schneider Beck", "Muhammad Shafique", "Michael H\u00fcbner"]}]}, {"DBLP title": "Tail: An Automated and Lightweight Gradient Compression Framework for Distributed Deep Learning.", "DBLP authors": ["Jinrong Guo", "Songlin Hu", "Wang Wang", "Chunrong Yao", "Jizhong Han", "Ruixuan Li", "Yijun Lu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218587", "OA papers": [{"PaperId": "https://openalex.org/W3091803058", "PaperTitle": "Tail: An Automated and Lightweight Gradient Compression Framework for Distributed Deep Learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Information Engineering": 2.0, "Chinese Academy of Sciences": 2.0, "University of Chinese Academy of Sciences": 1.0, "Nanjing University of Science and Technology": 1.0, "Alibaba Group (China)": 1.0}, "Authors": ["Jin-rong Guo", "Songlin Hu", "Wang Wang", "Chunrong Yao", "Jizhong Han", "Ruixuan Li", "Yijun Lu"]}]}, {"DBLP title": "TEVoT: Timing Error Modeling of Functional Units under Dynamic Voltage and Temperature Variations.", "DBLP authors": ["Xun Jiao", "Dongning Ma", "Wanli Chang", "Yu Jiang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218588", "OA papers": [{"PaperId": "https://openalex.org/W3092621962", "PaperTitle": "TEVoT: Timing Error Modeling of Functional Units under Dynamic Voltage and Temperature Variations", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Villanova University": 2.0, "University of York": 1.0, "Tsinghua University": 1.0}, "Authors": ["Xun Jiao", "Dongning Ma", "Wanli Chang", "Yu Jiang"]}]}, {"DBLP title": "Remote Atomic Extension (RAE) for Scalable High Performance Computing.", "DBLP authors": ["Xi Wang", "Brody Williams", "John D. Leidel", "Alan Ehret", "Michel A. Kinsy", "Yong Chen"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218589", "OA papers": [{"PaperId": "https://openalex.org/W3091986965", "PaperTitle": "Remote Atomic Extension (RAE) for Scalable High Performance Computing", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas Tech University": 3.0, "Glycemic Index Laboratories": 1.0, "Boston University": 2.0}, "Authors": ["Xi Wang", "Brody Williams", "John D. Leidel", "Alan Ehret", "Michel A. Kinsy", "Yong Chen"]}]}, {"DBLP title": "Lattice: An ADC/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks.", "DBLP authors": ["Qilin Zheng", "Zongwei Wang", "Zishun Feng", "Bonan Yan", "Yimao Cai", "Ru Huang", "Yiran Chen", "Chia-Lin Yang", "Hai Helen Li"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218590", "OA papers": [{"PaperId": "https://openalex.org/W3092368495", "PaperTitle": "Lattice: An ADC/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Institute of Microelectronics": 4.0, "University of North Carolina Health Care": 1.0, "Duke University": 3.0, "National Taiwan University": 1.0}, "Authors": ["Qilin Zheng", "Zongwei Wang", "Zishun Feng", "Bonan Yan", "Yimao Cai", "Ru Huang", "Yi Chen", "Chia-Lin Yang", "Hai Li"]}]}, {"DBLP title": "Massively Parallel Approximate Simulation of Hard Quantum Circuits.", "DBLP authors": ["Igor L. Markov", "Aneeqa Fatima", "Sergei V. Isakov", "Sergio Boixo"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218591", "OA papers": [{"PaperId": "https://openalex.org/W3091868011", "PaperTitle": "Massively Parallel Approximate Simulation of Hard Quantum Circuits", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Google (Switzerland)": 1.0, "Google (United States)": 1.0}, "Authors": ["Igor L. Markov", "Aneeqa Fatima", "Sergei V. Isakov", "Sergio Boixo"]}]}, {"DBLP title": "An Efficient Asynchronous Batch Bayesian Optimization Approach for Analog Circuit Synthesis.", "DBLP authors": ["Shuhan Zhang", "Fan Yang", "Dian Zhou", "Xuan Zeng"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218592", "OA papers": [{"PaperId": "https://openalex.org/W3092488979", "PaperTitle": "An Efficient Asynchronous Batch Bayesian Optimization Approach for Analog Circuit Synthesis", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 1.5, "Fudan University": 1.5, "The University of Texas at Dallas": 1.0}, "Authors": ["Shuhan Zhang", "Fan Yang", "Dian Zhou", "Xuan Zeng"]}]}, {"DBLP title": "FLOPS: EFficient On-Chip Learning for OPtical Neural Networks Through Stochastic Zeroth-Order Optimization.", "DBLP authors": ["Jiaqi Gu", "Zheng Zhao", "Chenghao Feng", "Wuxi Li", "Ray T. Chen", "David Z. Pan"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218593", "OA papers": [{"PaperId": "https://openalex.org/W3092599113", "PaperTitle": "FLOPS: EFficient On-Chip Learning for OPtical Neural Networks Through Stochastic Zeroth-Order Optimization", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"The University of Texas at Austin": 5.0, "Xilinx (United States)": 1.0}, "Authors": ["Jiaqi Gu", "Zheng Zhao", "Chenghao Feng", "Wuxi Li", "Ray T. Chen", "David Z. Pan"]}]}, {"DBLP title": "O-2A: Low Overhead DNN Compression with Outlier-Aware Approximation.", "DBLP authors": ["Nguyen-Dong Ho", "Minh-Son Le", "Ik-Joon Chang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218594", "OA papers": [{"PaperId": "https://openalex.org/W3092054174", "PaperTitle": "O-2A: Low Overhead DNN Compression with Outlier-Aware Approximation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kyung Hee University": 3.0}, "Authors": ["Nguyen-Dong Ho", "Minh Duc Le", "Ik Joon Chang"]}]}, {"DBLP title": "Input-Dependent Edge-Cloud Mapping of Recurrent Neural Networks Inference.", "DBLP authors": ["Daniele Jahier Pagliari", "Roberta Chiaro", "Yukai Chen", "Sara Vinco", "Enrico Macii", "Massimo Poncino"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218595", "OA papers": [{"PaperId": "https://openalex.org/W3091802551", "PaperTitle": "Input-Dependent Edge-Cloud Mapping of Recurrent Neural Networks Inference", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Polytechnic University of Turin": 6.0}, "Authors": ["Daniele Jahier Pagliari", "Roberta Chiaro", "Yukai Chen", "Sara Vinco", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Best of Both Worlds: AutoML Codesign of a CNN and its Hardware Accelerator.", "DBLP authors": ["Mohamed S. Abdelfattah", "Lukasz Dudziak", "Thomas Chau", "Royson Lee", "Hyeji Kim", "Nicholas D. Lane"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218596", "OA papers": [{"PaperId": "https://openalex.org/W3092216346", "PaperTitle": "Best of Both Worlds: AutoML Codesign of a CNN and its Hardware Accelerator", "Year": 2020, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Samsung (United States)": 5.5, "University of Oxford": 0.5}, "Authors": ["Mansour El-Matbouli", "Lukasz Dudziak", "Thomas C. P. Chau", "Royson Lee", "Hyeji Kim", "Nicholas D. Lane"]}]}, {"DBLP title": "DRAMDig: A Knowledge-assisted Tool to Uncover DRAM Address Mapping.", "DBLP authors": ["Minghua Wang", "Zhi Zhang", "Yueqiang Cheng", "Surya Nepal"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218599", "OA papers": [{"PaperId": "https://openalex.org/W3092001024", "PaperTitle": "DRAMDig: A Knowledge-assisted Tool to Uncover DRAM Address Mapping", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Baidu (China)": 2.0, "UNSW Sydney": 1.0, "Data61": 0.5, "Commonwealth Scientific and Industrial Research Organisation": 0.5}, "Authors": ["Minghua Wang", "Zhi Zhang", "Yueqiang Cheng", "Surya Nepal"]}]}, {"DBLP title": "LoPher: SAT-Hardened Logic Embedding on Block Ciphers.", "DBLP authors": ["Akashdeep Saha", "Sayandeep Saha", "Siddhartha Chowdhury", "Debdeep Mukhopadhyay", "Bhargab B. Bhattacharya"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218600", "OA papers": [{"PaperId": "https://openalex.org/W3092142741", "PaperTitle": "LoPher: SAT-Hardened Logic Embedding on Block Ciphers", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Indian Institute of Technology Kharagpur": 5.0}, "Authors": ["Akashdeep Saha", "Sayandeep Saha", "Siddhartha Roy Chowdhury", "Debdeep Mukhopadhyay", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "Statistical Timing Analysis considering Multiple-Input Switching.", "DBLP authors": ["Debjit Sinha", "Vasant Rao", "Chaitanya Peddawad", "Michael H. Wood", "Jeffrey G. Hemmett", "Suriya Skariah", "Patrick Williams"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218601", "OA papers": [{"PaperId": "https://openalex.org/W3092375653", "PaperTitle": "Statistical Timing Analysis considering Multiple-Input Switching", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM Systems,EDA,Poughkeepsie,USA": 5.0, "IBM Systems,EDA,Bangalore,India": 2.0}, "Authors": ["Debjit Sinha", "Vasant Rao", "Peddawad Chaitanya Ravindra", "Michael Wood", "Jeffrey G. Hemmett", "Suriya T. Skariah", "Patrick M. Williams"]}]}, {"DBLP title": "Adjoint Transient Sensitivity Analysis for Objective Functions Associated to Many Time Points.", "DBLP authors": ["Wenfei Hu", "Zuochang Ye", "Yan Wang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218602", "OA papers": [{"PaperId": "https://openalex.org/W3092045500", "PaperTitle": "Adjoint Transient Sensitivity Analysis for Objective Functions Associated to Many Time Points", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 3.0}, "Authors": ["Wenfei Hu", "Zuochang Ye", "Yan Wang"]}]}, {"DBLP title": "ICS Protocol Fuzzing: Coverage Guided Packet Crack and Generation.", "DBLP authors": ["Zhengxiong Luo", "Feilong Zuo", "Yuheng Shen", "Xun Jiao", "Wanli Chang", "Yu Jiang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218603", "OA papers": [{"PaperId": "https://openalex.org/W3091889505", "PaperTitle": "ICS Protocol Fuzzing: Coverage Guided Packet Crack and Generation", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Tsinghua University": 2.0, "Software (Spain)": 3.0, "Villanova University": 0.5, "University of York": 0.5}, "Authors": ["Zhengxiong Luo", "Feilong Zuo", "Yuheng Shen", "Xun Jiao", "Wanli Chang", "Yu Jiang"]}]}, {"DBLP title": "Online Adaptive Learning for Runtime Resource Management of Heterogeneous SoCs.", "DBLP authors": ["Sumit K. Mandal", "\u00dcmit Y. Ogras", "Janardhan Rao Doppa", "Raid Zuhair Ayoub", "Michael Kishinevsky", "Partha Pratim Pande"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218604", "OA papers": [{"PaperId": "https://openalex.org/W3092490886", "PaperTitle": "Online Adaptive Learning for Runtime Resource Management of Heterogeneous SoCs", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Arizona State University": 2.0, "Washington State University": 2.0, "Intel (United States)": 2.0}, "Authors": ["Sumit Mandal", "Umit Y. Ogras", "Janardhan Rao Doppa", "Raid Ayoub", "Michael Kishinevsky", "Partha Pratim Pande"]}]}, {"DBLP title": "Accurate Inference with Inaccurate RRAM Devices: Statistical Data, Model Transfer, and On-line Adaptation.", "DBLP authors": ["Gouranga Charan", "Jubin Hazra", "Karsten Beckmann", "Xiaocong Du", "Gokul Krishnan", "Rajiv V. Joshi", "Nathaniel C. Cady", "Yu Cao"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218605", "OA papers": [{"PaperId": "https://openalex.org/W3091885635", "PaperTitle": "Accurate Inference with Inaccurate RRAM Devices: Statistical Data, Model Transfer, and On-line Adaptation", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Arizona State University": 4.0, "SUNY Polytechnic Institute": 3.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Gouranga Charan", "Jubin Hazra", "Karsten Beckmann", "Xiaocong Du", "Gokul Krishnan", "Rajiv V. Joshi", "Nathaniel C. Cady", "Yu Cao"]}]}, {"DBLP title": "Characterization and Applications of Spatial Variation Models for Silicon Microring-Based Optical Transceivers.", "DBLP authors": ["Yuyang Wang", "Jared Hulme", "Peng Sun", "Mudit Jain", "M. Ashkan Seyedi", "Marco Fiorentino", "Raymond G. Beausoleil", "Kwang-Ting Cheng"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218608", "OA papers": [{"PaperId": "https://openalex.org/W3091866246", "PaperTitle": "Characterization and Applications of Spatial Variation Models for Silicon Microring-Based Optical Transceivers", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Santa Barbara": 1.0, "Hewlett Packard Enterprise,Hewlett Packard Labs,Palo Alto,California,U.S.A": 6.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Yuyang Wang", "Jared Hulme", "Peng Sun", "Mudit Jain", "M. Ashkan Seyedi", "Marco Fiorentino", "Raymond G. Beausoleil", "Kwang-Ting Cheng"]}]}, {"DBLP title": "How to Cut Out Expired Data with Nearly Zero Overhead for Solid-State Drives.", "DBLP authors": ["Wei-Lin Wang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218610", "OA papers": [{"PaperId": "https://openalex.org/W3091939362", "PaperTitle": "How to Cut Out Expired Data with Nearly Zero Overhead for Solid-State Drives", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 2.0, "National Central University": 1.0, "Institute of Information Science, Academia Sinica": 1.0, "Tamkang University": 1.0}, "Authors": ["Weilin Wang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"]}]}, {"DBLP title": "An Efficient and Robust Yield Optimization Method for High-dimensional SRAM Circuits.", "DBLP authors": ["Xiaodong Wang", "Tianchen Gu", "Changhao Yan", "Xiulong Wu", "Fan Yang", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218611", "OA papers": [{"PaperId": "https://openalex.org/W3092014264", "PaperTitle": "An Efficient and Robust Yield Optimization Method for High-dimensional SRAM Circuits", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Fudan University": 5.0, "Anhui University": 1.0, "University of North Carolina at Charlotte": 1.0, "[University of Texas at Dallas, Dallas, USA]": 1.0}, "Authors": ["Xiaodong Wang", "Tianchen Gu", "Changhao Yan", "Xiulong Wu", "Fan Yang", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"]}]}, {"DBLP title": "WET: Write Efficient Loop Tiling for Non-Volatile Main Memory.", "DBLP authors": ["Mohammad A. Alshboul", "James Tuck", "Yan Solihin"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218612", "OA papers": [{"PaperId": "https://openalex.org/W3091791413", "PaperTitle": "WET: Write Efficient Loop Tiling for Non-Volatile Main Memory", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"North Carolina State University": 2.0, "University of Central Florida": 1.0}, "Authors": ["Mohammad Alshboul", "James Tuck", "Yan Solihin"]}]}, {"DBLP title": "Learning Concise Models from Long Execution Traces.", "DBLP authors": ["Natasha Yogananda Jeppu", "Thomas F. Melham", "Daniel Kroening", "John O'Leary"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218613", "OA papers": [{"PaperId": "https://openalex.org/W3092301589", "PaperTitle": "Learning Concise Models from Long Execution Traces", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Oxford": 3.0, "Intel (United States)": 1.0}, "Authors": ["Natasha Yogananda Jeppu", "Tom Melham", "Daniel Kroening", "John J. O'Leary"]}]}, {"DBLP title": "Enhancing Thread-Level Parallelism in Asymmetric Multicores using Transparent Instruction Offloading.", "DBLP authors": ["Jeckson Dellagostin Souza", "Madhavan Manivannan", "Miquel Peric\u00e0s", "Antonio Carlos Schneider Beck"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218614", "OA papers": [{"PaperId": "https://openalex.org/W3092250248", "PaperTitle": "Enhancing Thread-Level Parallelism in Asymmetric Multicores using Transparent Instruction Offloading", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Federal University of Rio Grande do Sul": 2.0, "Chalmers University of Technology": 2.0}, "Authors": ["Jeckson Dellagostin Souza", "Madhavan Manivannan", "Miquel A. Peric\u00e0s", "Antonio Carlos Schneider Beck"]}]}, {"DBLP title": "Impeccable Circuits II.", "DBLP authors": ["Aein Rezaei Shahmirzadi", "Shahram Rasoolzadeh", "Amir Moradi"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218615", "OA papers": [{"PaperId": "https://openalex.org/W3092373052", "PaperTitle": "Impeccable Circuits II", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Ruhr University Bochum": 3.0}, "Authors": ["Aein Rezaei Shahmirzadi", "Shahram Rasoolzadeh", "Amir Moradi"]}]}, {"DBLP title": "RELIC-FUN: Logic Identification through Functional Signal Comparisons.", "DBLP authors": ["James Geist", "Travis Meade", "Shaojie Zhang", "Yier Jin"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218616", "OA papers": [{"PaperId": "https://openalex.org/W3091843862", "PaperTitle": "RELIC-FUN: Logic Identification through Functional Signal Comparisons", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Central Florida": 3.0, "University of Florida": 1.0}, "Authors": ["James R. Geist", "Travis Meade", "Shaojie Zhang", "Yier Jin"]}]}, {"DBLP title": "Latch Clustering for Timing-Power Co-Optimization.", "DBLP authors": ["Chau-Chin Huang", "Gustavo E. T\u00e9llez", "Gi-Joon Nam", "Yao-Wen Chang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218617", "OA papers": [{"PaperId": "https://openalex.org/W3092167204", "PaperTitle": "Latch Clustering for Timing-Power Co-Optimization", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys, Inc.,Hsinchu,Taiwan,300": 1.0, "IBM Research - Thomas J. Watson Research Center": 2.0, "National Taiwan University": 1.0}, "Authors": ["Chau-Chin Huang", "Gustavo E. Tellez", "Gi-Joon Nam", "Yao-Wen Chang"]}]}, {"DBLP title": "Vehicular and Edge Computing for Emerging Connected and Autonomous Vehicle Applications.", "DBLP authors": ["Sabur Baidya", "Yu-Jen Ku", "Hengyu Zhao", "Jishen Zhao", "Sujit Dey"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218618", "OA papers": [{"PaperId": "https://openalex.org/W3091953123", "PaperTitle": "Vehicular and Edge Computing for Emerging Connected and Autonomous Vehicle Applications", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, San Diego": 5.0}, "Authors": ["Sabur Baidya", "Yu-Jen Ku", "Hengyu Zhao", "Jishen Zhao", "Sujit Dey"]}]}, {"DBLP title": "Via-based Redistribution Layer Routing for InFO Packages with Irregular Pad Structures.", "DBLP authors": ["Hsiang-Ting Wen", "Yu-Jie Cai", "Yang Hsu", "Yao-Wen Chang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218619", "OA papers": [{"PaperId": "https://openalex.org/W3092574066", "PaperTitle": "Via-based Redistribution Layer Routing for InFO Packages with Irregular Pad Structures", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Hsiang-Ting Wen", "Yujie Cai", "Yang Hsu", "Yao-Wen Chang"]}]}, {"DBLP title": "ZENCO: Zero-bytes based ENCOding for Non-Volatile Buffers in On-Chip Interconnects.", "DBLP authors": ["Khushboo Rani", "Hemangee K. Kapoor"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218620", "OA papers": [{"PaperId": "https://openalex.org/W3092276012", "PaperTitle": "ZENCO: Zero-bytes based ENCOding for Non-Volatile Buffers in On-Chip Interconnects", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Guwahati": 2.0}, "Authors": ["Khushboo Rani", "Hemangee K. Kapoor"]}]}, {"DBLP title": "Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis.", "DBLP authors": ["Mingjie Liu", "Keren Zhu", "Xiyuan Tang", "Biying Xu", "Wei Shi", "Nan Sun", "David Z. Pan"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218621", "OA papers": [{"PaperId": "https://openalex.org/W3092122249", "PaperTitle": "Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"The University of Texas at Austin": 7.0}, "Authors": ["Mingjie Liu", "Keren Zhu", "Xiyuan Tang", "Biying Xu", "Wei Shi", "Nan Sun", "David Z. Pan"]}]}, {"DBLP title": "Utilizing Direct Photocurrent Computation and 2D Kernel Scheduling to Improve In-Sensor-Processing Efficiency.", "DBLP authors": ["Han Xu", "Maimaiti Nazhamaiti", "Yidong Liu", "Fei Qiao", "Qi Wei", "Xinjun Liu", "Huazhong Yang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218622", "OA papers": [{"PaperId": "https://openalex.org/W3092048635", "PaperTitle": "Utilizing Direct Photocurrent Computation and 2D Kernel Scheduling to Improve In-Sensor-Processing Efficiency", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 7.0}, "Authors": ["Han Xu", "Maimaiti Nazhamaiti", "Yidong Liu", "Fei Qiao", "Qi Wei", "Xin-Jun Liu", "Huazhong Yang"]}]}, {"DBLP title": "TYMER: A Yield-based Performance Model for Timing-speculation SRAM.", "DBLP authors": ["Shan Shen", "Liang Pang", "Tianxiang Shao", "Ming Ling", "Xiao Shi", "Longxing Shi"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218623", "OA papers": [{"PaperId": "https://openalex.org/W3091858780", "PaperTitle": "TYMER: A Yield-based Performance Model for Timing-speculation SRAM", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Southeast University": 5.0, "University of California, Los Angeles": 1.0}, "Authors": ["Shan Shen", "Liang Pang", "Tianxiang Shao", "Ming Ling", "Xiaowei Shi", "Longxing Shi"]}]}, {"DBLP title": "Centaur: Hybrid Processing in On/Off-chip Memory Architecture for Graph Analytics.", "DBLP authors": ["Abraham Addisie", "Valeria Bertacco"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218624", "OA papers": [{"PaperId": "https://openalex.org/W3092075530", "PaperTitle": "Centaur: Hybrid Processing in On/Off-chip Memory Architecture for Graph Analytics", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Abraham Addisie", "Valeria Bertacco"]}]}, {"DBLP title": "Topological Structure and Physical Layout Codesign for Wavelength-Routed Optical Networks-on-Chip.", "DBLP authors": ["Yu-Sheng Lu", "Sheng-Jung Yu", "Yao-Wen Chang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218625", "OA papers": [{"PaperId": "https://openalex.org/W3092496907", "PaperTitle": "Topological Structure and Physical Layout Codesign for Wavelength-Routed Optical Networks-on-Chip", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Yusheng Lu", "Sheng-Jung Yu", "Yao-Wen Chang"]}]}, {"DBLP title": "Efficient Multi-Grained Wear Leveling for Inodes of Persistent Memory File Systems.", "DBLP authors": ["Chaoshu Yang", "Duo Liu", "Runyu Zhang", "Xianzhang Chen", "Shun Nie", "Fengshun Wang", "Qingfeng Zhuge", "Edwin H.-M. Sha"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218626", "OA papers": [{"PaperId": "https://openalex.org/W3092274160", "PaperTitle": "Efficient Multi-Grained Wear Leveling for Inodes of Persistent Memory File Systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ministry of Education,Key Laboratory of Dependable Service Computing in Cyber Physical Society (Chongqing University),China": 6.0, "East China Normal University": 2.0}, "Authors": ["Chaoshu Yang", "Duo Liu", "Runyu Zhang", "Xianzhang Chen", "Shun Nie", "Fengshun Wang", "Qingfeng Zhuge", "Edwin H.-M. Sha"]}]}, {"DBLP title": "ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set.", "DBLP authors": ["Chang Meng", "Weikang Qian", "Alan Mishchenko"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218627", "OA papers": [{"PaperId": "https://openalex.org/W3092498068", "PaperTitle": "ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Shanghai Jiao Tong University": 1.5, "Fudan University": 0.5, "University of California, Berkeley": 1.0}, "Authors": ["Chang Meng", "Weikang Qian", "Alan Mishchenko"]}]}, {"DBLP title": "INVITED: New Directions in Distributed Deep Learning: Bringing the Network at Forefront of IoT Design.", "DBLP authors": ["Kartikeya Bhardwaj", "Wei Chen", "Radu Marculescu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218628", "OA papers": [{"PaperId": "https://openalex.org/W3092622920", "PaperTitle": "INVITED: New Directions in Distributed Deep Learning: Bringing the Network at Forefront of IoT Design", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"American Rock Mechanics Association": 1.0, "Carnegie Mellon University": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Kartikeya Bhardwaj", "Wei Chen", "Radu Marculescu"]}]}, {"DBLP title": "Closing the RISC-V Compliance Gap: Looking from the Negative Testing Side*.", "DBLP authors": ["Vladimir Herdt", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218629", "OA papers": [{"PaperId": "https://openalex.org/W3092140938", "PaperTitle": "Closing the RISC-V Compliance Gap: Looking from the Negative Testing Side", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"DFKI GmbH,Cyber-Physical Systems,Bremen,Germany,28359": 3.0}, "Authors": ["Vladimir Herdt", "Grose, Daniel, ca.", "Rolf Drechsler"]}]}, {"DBLP title": "High PE Utilization CNN Accelerator with Channel Fusion Supporting Pattern-Compressed Sparse Neural Networks.", "DBLP authors": ["Jingyu Wang", "Songming Yu", "Jinshan Yue", "Zhe Yuan", "Zhuqing Yuan", "Huazhong Yang", "Xueqing Li", "Yongpan Liu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218630", "OA papers": [{"PaperId": "https://openalex.org/W3092513807", "PaperTitle": "High PE Utilization CNN Accelerator with Channel Fusion Supporting Pattern-Compressed Sparse Neural Networks", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 8.0}, "Authors": ["Jingyu Wang", "Songming Yu", "Jinshan Yue", "Zhe Yuan", "Zhuqing Yuan", "Huazhong Yang", "Xueqing Li", "Yongpan Liu"]}]}, {"DBLP title": "Layer RBER Variation Aware Read Performance Optimization for 3D Flash Memories.", "DBLP authors": ["Shiqiang Nie", "Youtao Zhang", "Weiguo Wu", "Jun Yang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218631", "OA papers": [{"PaperId": "https://openalex.org/W3092444028", "PaperTitle": "Layer RBER Variation Aware Read Performance Optimization for 3D Flash Memories", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Xi'an Jiaotong University": 2.0, "University of Pittsburgh": 2.0}, "Authors": ["Shiqiang Nie", "Youtao Zhang", "Weiguo Wu", "Jun Yang"]}]}, {"DBLP title": "Efficiently Exploiting Low Activity Factors to Accelerate RTL Simulation.", "DBLP authors": ["Scott Beamer", "David Donofrio"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218632", "OA papers": [{"PaperId": "https://openalex.org/W3092265192", "PaperTitle": "Efficiently Exploiting Low Activity Factors to Accelerate RTL Simulation", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Santa Cruz": 1.0, "Tactical Computing Laboratories,Hardware Architecture,San Francisco,CA,USA": 1.0}, "Authors": ["Scott Beamer", "David Donofrio"]}]}, {"DBLP title": "Stealing Your Data from Compressed Machine Learning Models.", "DBLP authors": ["Nuo Xu", "Qi Liu", "Tao Liu", "Zihao Liu", "Xiaochen Guo", "Wujie Wen"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218633", "OA papers": [{"PaperId": "https://openalex.org/W3092447531", "PaperTitle": "Stealing Your Data from Compressed Machine Learning Models", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Lehigh University": 6.0}, "Authors": ["Nuo Xu", "Qi Liu", "Tao Liu", "Zihao Liu", "Xiaochen Guo", "Wujie Wen"]}]}, {"DBLP title": "LOFFS: A Low-Overhead File System for Large Flash Memory on Embedded Devices.", "DBLP authors": ["Runyu Zhang", "Duo Liu", "Xianzhang Chen", "Xiongxiong She", "Chaoshu Yang", "Yujuan Tan", "Zhaoyan Shen", "Zili Shao"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218635", "OA papers": [{"PaperId": "https://openalex.org/W3092246965", "PaperTitle": "LOFFS: A Low-Overhead File System for Large Flash Memory on Embedded Devices", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chongqing University": 3.0, "New Technology (Israel)": 3.0, "Shandong University": 1.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Runyu Zhang", "Duo Liu", "Xianzhang Chen", "Xiongxiong She", "Chaoshu Yang", "Yujuan Tan", "Zhaoyan Shen", "Zili Shao"]}]}, {"DBLP title": "KFR: Optimal Cache Management with K-Framed Reclamation for Drive-Managed SMR Disks.", "DBLP authors": ["Chenlin Ma", "Yi Wang", "Zhaoyan Shen", "Zili Shao"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218636", "OA papers": [{"PaperId": "https://openalex.org/W3092517528", "PaperTitle": "KFR: Optimal Cache Management with K-Framed Reclamation for Drive-Managed SMR Disks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shenzhen Technology University": 1.0, "Shenzhen University": 0.5, "Software (Spain)": 0.5, "Shandong University of Science and Technology": 1.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Chenlin Ma", "Yi Wang", "Zhaoyan Shen", "Zili Shao"]}]}, {"DBLP title": "A Provably Good Wavelength-Division-Multiplexing-Aware Clustering Algorithm for On-Chip Optical Routing.", "DBLP authors": ["Yu-Sheng Lu", "Sheng-Jung Yu", "Yao-Wen Chang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218637", "OA papers": [{"PaperId": "https://openalex.org/W3092200740", "PaperTitle": "A Provably Good Wavelength-Division-Multiplexing-Aware Clustering Algorithm for On-Chip Optical Routing", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Yusheng Lu", "Sheng-Jung Yu", "Yao-Wen Chang"]}]}, {"DBLP title": "PattPIM: A Practical ReRAM-Based DNN Accelerator by Reusing Weight Pattern Repetitions.", "DBLP authors": ["Yuhao Zhang", "Zhiping Jia", "Yungang Pan", "Hongchao Du", "Zhaoyan Shen", "Mengying Zhao", "Zili Shao"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218638", "OA papers": [{"PaperId": "https://openalex.org/W3092079231", "PaperTitle": "PattPIM: A Practical ReRAM-Based DNN Accelerator by Reusing Weight Pattern Repetitions", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shandong University of Science and Technology": 6.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Yuhao Zhang", "Zhiping Jia", "Yungang Pan", "Hongchao Du", "Zhaoyan Shen", "Mengying Zhao", "Zili Shao"]}]}, {"DBLP title": "Pythia: Intellectual Property Verification in Zero-Knowledge.", "DBLP authors": ["Dimitris Mouris", "Nektarios Georgios Tsoutsos"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218639", "OA papers": [{"PaperId": "https://openalex.org/W3091772858", "PaperTitle": "Pythia: Intellectual Property Verification in Zero-Knowledge", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Delaware": 2.0}, "Authors": ["Dimitris Mouris", "Nektarios Georgios Tsoutsos"]}]}, {"DBLP title": "Predictable Memory-CPU Co-Scheduling with Support for Latency-Sensitive Tasks.", "DBLP authors": ["Daniel Casini", "Paolo Pazzaglia", "Alessandro Biondi", "Marco Di Natale", "Giorgio C. Buttazzo"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218640", "OA papers": [{"PaperId": "https://openalex.org/W3091877173", "PaperTitle": "Predictable Memory-CPU Co-Scheduling with Support for Latency-Sensitive Tasks", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sant'Anna School of Advanced Studies": 5.0}, "Authors": ["Daniel Casini", "Paolo Pazzaglia", "Alessandro Biondi", "Marco Di Natale", "Giorgio Buttazzo"]}]}, {"DBLP title": "Verification for Field-coupled Nanocomputing Circuits.", "DBLP authors": ["Marcel Walter", "Robert Wille", "Frank Sill Torres", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218641", "OA papers": [{"PaperId": "https://openalex.org/W3092105951", "PaperTitle": "Verification for Field-coupled Nanocomputing Circuits", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Bremen": 3.0, "Johannes Kepler University of Linz": 1.0, "DLR,Department for the Resilience of Maritime Systems,Bremerhaven,Germany": 1.0}, "Authors": ["Marcel Walter", "Robert Wille", "Frank Sill Torres", "Grose, Daniel, ca.", "Rolf Drechsler"]}]}, {"DBLP title": "Permutation-Write: Optimizing Write Performance and Energy for Skyrmion Racetrack Memory.", "DBLP authors": ["Tsun-Yu Yang", "Ming-Chang Yang", "Jiawei Li", "Wang Kang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218642", "OA papers": [{"PaperId": "https://openalex.org/W3092265587", "PaperTitle": "Permutation-Write: Optimizing Write Performance and Energy for Skyrmion Racetrack Memory", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese University of Hong Kong": 3.0, "Beihang University": 1.0}, "Authors": ["Tsun-Yu Yang", "Ming-Chang Yang", "Jiawei Li", "Weisheng Zhao"]}]}, {"DBLP title": "GRANNITE: Graph Neural Network Inference for Transferable Power Estimation.", "DBLP authors": ["Yanqing Zhang", "Haoxing Ren", "Brucek Khailany"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218643", "OA papers": [{"PaperId": "https://openalex.org/W3092027164", "PaperTitle": "GRANNITE: Graph Neural Network Inference for Transferable Power Estimation", "Year": 2020, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Nvidia (United States)": 3.0}, "Authors": ["Yan-Qing Zhang", "Haoxing Ren", "Brucek Khailany"]}]}, {"DBLP title": "Taming Unstructured Sparsity on GPUs via Latency-Aware Optimization.", "DBLP authors": ["Maohua Zhu", "Yuan Xie"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218644", "OA papers": [{"PaperId": "https://openalex.org/W3092640258", "PaperTitle": "Taming Unstructured Sparsity on GPUs via Latency-Aware Optimization", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Maohua Zhu", "Yuan Xie"]}]}, {"DBLP title": "INVITED: Computation on Sparse Neural Networks and its Implications for Future Hardware.", "DBLP authors": ["Fei Sun", "Minghai Qin", "Tianyun Zhang", "Liu Liu", "Yen-Kuang Chen", "Yuan Xie"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218645", "OA papers": [{"PaperId": "https://openalex.org/W3092348244", "PaperTitle": "INVITED: Computation on Sparse Neural Networks and its Implications for Future Hardware", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Alibaba Group (Cayman Islands)": 6.0}, "Authors": ["Fei Sun", "Minghai Qin", "Tianyun Zhang", "Liu Liu", "Yen-Kuang Chen", "Yuan Xie"]}]}, {"DBLP title": "CUGR: Detailed-Routability-Driven 3D Global Routing with Probabilistic Resource Model.", "DBLP authors": ["Jinwei Liu", "Chak-Wa Pui", "Fangzhou Wang", "Evangeline F. Y. Young"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218646", "OA papers": [{"PaperId": "https://openalex.org/W3092633010", "PaperTitle": "CUGR: Detailed-Routability-Driven 3D Global Routing with Probabilistic Resource Model", "Year": 2020, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Chinese University of Hong Kong": 4.0}, "Authors": ["Jiangwen Liu", "Chak-Wa Pui", "Fangzhou Wang", "Evangeline F. Y. Young"]}]}, {"DBLP title": "CDRing: Reconfigurable Ring Architecture by Exploiting Cycle Decomposition of Torus Topology.", "DBLP authors": ["Liang Wang", "Leibo Liu", "Xiaohang Wang", "Jie Han", "Chenchen Deng", "Shaojun Wei"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218647", "OA papers": [{"PaperId": "https://openalex.org/W3092340087", "PaperTitle": "CDRing: Reconfigurable Ring Architecture by Exploiting Cycle Decomposition of Torus Topology", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 1.8333333333333333, "Institute of Microelectronics": 1.8333333333333333, "Beihang University": 0.3333333333333333, "South China University of Technology": 1.0, "University of Alberta": 1.0}, "Authors": ["Liang Wang", "Leibo Liu", "Xiaohang Wang", "Jie Han", "Chenchen Deng", "Shaojun Wei"]}]}, {"DBLP title": "On Countermeasures Against the Thermal Covert Channel Attacks Targeting Many-core Systems.", "DBLP authors": ["Hengli Huang", "Xiaohang Wang", "Yingtao Jiang", "Amit Kumar Singh", "Mei Yang", "Letian Huang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218648", "OA papers": [{"PaperId": "https://openalex.org/W3092581235", "PaperTitle": "On Countermeasures Against the Thermal Covert Channel Attacks Targeting Many-core Systems", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"South China University of Technology": 2.0, "University of Nevada, Las Vegas": 2.0, "University of Essex": 1.0, "University of Electronic Science and Technology of China": 1.0}, "Authors": ["Heng-Li Huang", "Xiaohang Wang", "Yingtao Jiang", "Amit Singh", "Mei Yang", "Letian Huang"]}]}, {"DBLP title": "Towards Purposeful Design Space Exploration of Heterogeneous CGRAs: Clock Frequency Estimation.", "DBLP authors": ["Dennis Leander Wolf", "Christoph Spang", "Christian Hochberger"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218649", "OA papers": [{"PaperId": "https://openalex.org/W3092330900", "PaperTitle": "Towards Purposeful Design Space Exploration of Heterogeneous CGRAs: Clock Frequency Estimation", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Darmstadt": 3.0}, "Authors": ["Dennis Wolf", "Christoph Spang", "Christian Hochberger"]}]}, {"DBLP title": "Prediction Confidence based Low Complexity Gradient Computation for Accelerating DNN Training.", "DBLP authors": ["Dongyeob Shin", "Geonho Kim", "Joongho Jo", "Jongsun Park"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218650", "OA papers": [{"PaperId": "https://openalex.org/W3092345941", "PaperTitle": "Prediction Confidence based Low Complexity Gradient Computation for Accelerating DNN Training", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Korea University": 4.0}, "Authors": ["Dongyeob Shin", "Geon-Ho Kim", "Joongho Jo", "Jongsun Park"]}]}, {"DBLP title": "Hardware-Assisted Intellectual Property Protection of Deep Learning Models.", "DBLP authors": ["Abhishek Chakraborty", "Ankit Mondal", "Ankur Srivastava"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218651", "OA papers": [{"PaperId": "https://openalex.org/W3092557510", "PaperTitle": "Hardware-Assisted Intellectual Property Protection of Deep Learning Models", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Abhishek Chakraborty", "Ankit Mondai", "Ankur Srivastava"]}]}, {"DBLP title": "AXI HyperConnect: A Predictable, Hypervisor-level Interconnect for Hardware Accelerators in FPGA SoC.", "DBLP authors": ["Francesco Restuccia", "Alessandro Biondi", "Mauro Marinoni", "Giorgiomaria Cicero", "Giorgio C. Buttazzo"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218652", "OA papers": [{"PaperId": "https://openalex.org/W3092347650", "PaperTitle": "AXI HyperConnect: A Predictable, Hypervisor-level Interconnect for Hardware Accelerators in FPGA SoC", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Sant'Anna School of Advanced Studies": 5.0}, "Authors": ["Francesco Restuccia", "Alessandro Biondi", "Mauro Marinoni", "Giorgiomaria Cicero", "Giorgio Buttazzo"]}]}, {"DBLP title": "PIM-Assembler: A Processing-in-Memory Platform for Genome Assembly.", "DBLP authors": ["Shaahin Angizi", "Naima Ahmed Fahmi", "Wei Zhang", "Deliang Fan"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218653", "OA papers": [{"PaperId": "https://openalex.org/W3091803956", "PaperTitle": "PIM-Assembler: A Processing-in-Memory Platform for Genome Assembly", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Arizona State University": 2.0, "University of Central Florida": 2.0}, "Authors": ["Shaahin Angizi", "Naima Ahmed Fahmi", "Wei Zhang", "Deliang Fan"]}]}, {"DBLP title": "A Versatile and Flexible Chiplet-based System Design for Heterogeneous Manycore Architectures.", "DBLP authors": ["Hao Zheng", "Ke Wang", "Ahmed Louri"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218654", "OA papers": [{"PaperId": "https://openalex.org/W3092240006", "PaperTitle": "A Versatile and Flexible Chiplet-based System Design for Heterogeneous Manycore Architectures", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"George Washington University": 3.0}, "Authors": ["Hao Zheng", "Ke Wang", "Ahmed Louri"]}]}, {"DBLP title": "A Model Checking-based Analysis Framework for Systems Biology Models.", "DBLP authors": ["Bing Liu", "Sara Safa"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218655", "OA papers": [{"PaperId": "https://openalex.org/W3091843177", "PaperTitle": "A Model Checking-based Analysis Framework for Systems Biology Models", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Pittsburgh": 1.0, "University of California, San Diego": 1.0}, "Authors": ["Bing Liu", "Sara Safa"]}]}, {"DBLP title": "Bit-Parallel Vector Composability for Neural Acceleration.", "DBLP authors": ["Soroush Ghodrati", "Hardik Sharma", "Cliff Young", "Nam Sung Kim", "Hadi Esmaeilzadeh"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218656", "OA papers": [{"PaperId": "https://openalex.org/W3091813304", "PaperTitle": "Bit-Parallel Vector Composability for Neural Acceleration", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California,Alternative Computing Technologies (ACT) Lab,San Diego": 2.0, "Bigstream, Inc": 1.0, "Google (United States)": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Soroush Ghodrati", "Hardik Sharma", "Cliff Young", "Nam Kim", "Hadi Esmaeilzadeh"]}]}, {"DBLP title": "Algorithm/Hardware Co-Design for In-Memory Neural Network Computing with Minimal Peripheral Circuit Overhead.", "DBLP authors": ["Hyungjun Kim", "Yulhwa Kim", "Sungju Ryu", "Jae-Joon Kim"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218657", "OA papers": [{"PaperId": "https://openalex.org/W3092137903", "PaperTitle": "Algorithm/Hardware Co-Design for In-Memory Neural Network Computing with Minimal Peripheral Circuit Overhead", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Pohang University of Science and Technology": 4.0}, "Authors": ["Hyungjun Kim", "Yulhwa Kim", "Sungju Ryu", "Jae-Joon Kim"]}]}, {"DBLP title": "RedCache: Reduced DRAM Caching.", "DBLP authors": ["Payman Behnam", "Mahdi Nazm Bojnordi"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218658", "OA papers": [{"PaperId": "https://openalex.org/W3092284985", "PaperTitle": "RedCache: Reduced DRAM Caching", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Utah": 2.0}, "Authors": ["Payman Behnam", "Mahdi Nazm Bojnordi"]}]}, {"DBLP title": "TCIM: Triangle Counting Acceleration With Processing-In-MRAM Architecture.", "DBLP authors": ["Xueyan Wang", "Jianlei Yang", "Yinglin Zhao", "Yingjie Qi", "Meichen Liu", "Xingzhou Cheng", "Xiaotao Jia", "Xiaoming Chen", "Gang Qu", "Weisheng Zhao"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218660", "OA papers": [{"PaperId": "https://openalex.org/W3092283663", "PaperTitle": "TCIM: Triangle Counting Acceleration With Processing-In-MRAM Architecture", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Beihang University": 7.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5, "University of Maryland, College Park": 1.0}, "Authors": ["Xue-Yan Wang", "Jianlei Yang", "Weisheng Zhao", "Yingjie Qi", "Meichen Liu", "Xingzhou Cheng", "Xiaotao Jia", "Xiao-Ming Chen", "Gang Qu"]}]}, {"DBLP title": "ATUNs: Modular and Scalable Support for Atomic Operations in a Shared Memory Multiprocessor.", "DBLP authors": ["Andreas Kurth", "Samuel Riedel", "Florian Zaruba", "Torsten Hoefler", "Luca Benini"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218661", "OA papers": [{"PaperId": "https://openalex.org/W3092000444", "PaperTitle": "ATUNs: Modular and Scalable Support for Atomic Operations in a Shared Memory Multiprocessor", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ETH Zurich": 4.5, "University of Bologna": 0.5}, "Authors": ["Andreas Kurth", "Samuel Riedel", "Florian Zaruba", "Torsten Hoefler", "Luca Benini"]}]}, {"DBLP title": "Developing Privacy-preserving AI Systems: The Lessons learned.", "DBLP authors": ["Huili Chen", "Siam Umar Hussain", "Fabian Boemer", "Emmanuel Stapf", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar", "Rosario Cammarota"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218662", "OA papers": [{"PaperId": "https://openalex.org/W3091825276", "PaperTitle": "Developing Privacy-preserving AI Systems: The Lessons learned", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 2.0, "University of California, San Diego": 2.0, "INTEL Corporation#TAB#": 1.0, "Technical University of Darmstadt": 2.0}, "Authors": ["Huili Chen", "Siam U. Hussain", "Fabian Boemer", "Emmanuel Stapf", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar", "Rosario Cammarota"]}]}, {"DBLP title": "TrojDRL: Evaluation of Backdoor Attacks on Deep Reinforcement Learning.", "DBLP authors": ["Panagiota Kiourti", "Kacper Wardega", "Susmit Jha", "Wenchao Li"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218663", "OA papers": [{"PaperId": "https://openalex.org/W3092005433", "PaperTitle": "TrojDRL: Evaluation of Backdoor Attacks on Deep Reinforcement Learning", "Year": 2020, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Boston University": 3.0, "SRI International": 0.5, "Menlo School": 0.5}, "Authors": ["Panagiota Kiourti", "Kacper Wardega", "Susmit Jha", "Wenchao Li"]}]}, {"DBLP title": "A Simple Cache Coherence Scheme for Integrated CPU-GPU Systems.", "DBLP authors": ["Ardhi Wiratama Baskara Yudha", "Reza Pulungan", "Henry Hoffmann", "Yan Solihin"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218664", "OA papers": [{"PaperId": "https://openalex.org/W3092280560", "PaperTitle": "A Simple Cache Coherence Scheme for Integrated CPU-GPU Systems", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Central Florida": 2.0, "Gadjah Mada University": 1.0, "University of Chicago": 1.0}, "Authors": ["Ardhi Wiratama Baskara Yudha", "Reza Pulungan", "Henry Hoffmann", "Yan Solihin"]}]}, {"DBLP title": "Defending Bit-Flip Attack through DNN Weight Reconstruction.", "DBLP authors": ["Jingtao Li", "Adnan Siraj Rakin", "Yan Xiong", "Liangliang Chang", "Zhezhi He", "Deliang Fan", "Chaitali Chakrabarti"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218665", "OA papers": [{"PaperId": "https://openalex.org/W3092411122", "PaperTitle": "Defending Bit-Flip Attack through DNN Weight Reconstruction", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Arizona State University": 7.0}, "Authors": ["Jiyao Li", "Adnan Siraj Rakin", "Yan Q. Xiong", "Liangliang Chang", "Zhezhi He", "Deliang Fan", "Chaitali Chakrabarti"]}]}, {"DBLP title": "Eliminating Redundant Computation in Noisy Quantum Computing Simulation.", "DBLP authors": ["Gushu Li", "Yufei Ding", "Yuan Xie"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218666", "OA papers": [{"PaperId": "https://openalex.org/W3091814729", "PaperTitle": "Eliminating Redundant Computation in Noisy Quantum Computing Simulation", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Gushu Li", "Yufei Ding", "Yuan Xie"]}]}, {"DBLP title": "Routing Topology and Time-Division Multiplexing Co-Optimization for Multi-FPGA Systems.", "DBLP authors": ["Tung-Wei Lin", "Wei-Chen Tai", "Yu-Cheng Lin", "Iris Hui-Ru Jiang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218667", "OA papers": [{"PaperId": "https://openalex.org/W3092111355", "PaperTitle": "Routing Topology and Time-Division Multiplexing Co-Optimization for Multi-FPGA Systems", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Tung-Wei Lin", "Wei-Chen Tai", "Yu-Cheng Lin", "Iris Hui-Ru Jiang"]}]}, {"DBLP title": "TAEM: Fast Transfer-Aware Effective Loop Mapping for Heterogeneous Resources on CGRA.", "DBLP authors": ["Mingyang Kou", "Jiangyuan Gu", "Shaojun Wei", "Hailong Yao", "Shouyi Yin"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218668", "OA papers": [{"PaperId": "https://openalex.org/W3092349672", "PaperTitle": "TAEM: Fast Transfer-Aware Effective Loop Mapping for Heterogeneous Resources on CGRA", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 5.0}, "Authors": ["Mingyang Kou", "Gu Jiangyuan", "Shaojun Wei", "Hailong Yao", "Shouyi Yin"]}]}, {"DBLP title": "Seesaw: End-to-end Dynamic Sensing for IoT using Machine Learning.", "DBLP authors": ["Vidushi Goyal", "Valeria Bertacco", "Reetuparna Das"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218669", "OA papers": [{"PaperId": "https://openalex.org/W3091876460", "PaperTitle": "Seesaw: End-to-end Dynamic Sensing for IoT using Machine Learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Vidushi Goyal", "Valeria Bertacco", "Reetuparna Das"]}]}, {"DBLP title": "EANeM: Energy-Aware Network Stack Management for Mobile Devices.", "DBLP authors": ["Chungseop Lee", "Keonhyuk Lee", "Mingoo Kang", "Hyukjun Lee"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218670", "OA papers": [{"PaperId": "https://openalex.org/W3092488039", "PaperTitle": "EANeM: Energy-Aware Network Stack Management for Mobile Devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sogang University": 4.0}, "Authors": ["Chung-Seop Lee", "Keonhyuk Lee", "Min-Goo Kang", "Hyuk-Jun Lee"]}]}, {"DBLP title": "INVITED: Computational Methods of Biological Exploration.", "DBLP authors": ["Louis K. Scheffer"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218671", "OA papers": [{"PaperId": "https://openalex.org/W3092425543", "PaperTitle": "INVITED: Computational Methods of Biological Exploration", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Janelia Research Campus": 0.5, "Howard Hughes Medical Institute": 0.5}, "Authors": ["Louis K. Scheffer"]}]}, {"DBLP title": "DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks.", "DBLP authors": ["Rachmad Vidya Wicaksana Putra", "Muhammad Abdullah Hanif", "Muhammad Shafique"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218672", "OA papers": [{"PaperId": "https://openalex.org/W3092582417", "PaperTitle": "DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Rachmad Vidya Wicaksana Putra", "Ghulam Abbas", "Muhammad Shafique"]}]}, {"DBLP title": "CRAFFT: High Resolution FFT Accelerator In Spintronic Computational RAM.", "DBLP authors": ["M. H\u00fcsrev Cilasun", "Salonik Resch", "Zamshed Iqbal Chowdhury", "Erin Olson", "Masoud Zabihi", "Zhengyang Zhao", "Thomas Peterson", "Jianping Wang", "Sachin S. Sapatnekar", "Ulya R. Karpuzcu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218673", "OA papers": [{"PaperId": "https://openalex.org/W3092378515", "PaperTitle": "CRAFFT: High Resolution FFT Accelerator In Spintronic Computational RAM", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Twin Cities Orthopedics": 5.0, "University of Minnesota": 5.0}, "Authors": ["M. Husrev Cilasun", "Salonik Resch", "Zamshed I. Chowdhury", "Erin Olson", "S. Karen Khatamifard", "Zhengyang Zhao", "Thomas Peterson", "Jian-Ping Wang", "Sachin S. Sapatnekar", "Ulya R. Karpuzcu"]}]}, {"DBLP title": "Machine Leaming to Set Meta-Heuristic Specific Parameters for High-Level Synthesis Design Space Exploration.", "DBLP authors": ["Zi Wang", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218674", "OA papers": [{"PaperId": "https://openalex.org/W3092309720", "PaperTitle": "Machine Leaming to Set Meta-Heuristic Specific Parameters for High-Level Synthesis Design Space Exploration", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"The University of Texas,Department of Electrical and Computer Engineering,Dallas": 2.0}, "Authors": ["Zi Wang", "Benjamin W. Schafer"]}]}, {"DBLP title": "Monitoring the Health of Emerging Neural Network Accelerators with Cost-effective Concurrent Test.", "DBLP authors": ["Qi Liu", "Tao Liu", "Zihao Liu", "Wujie Wen", "Chengmo Yang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218675", "OA papers": [{"PaperId": "https://openalex.org/W3091984031", "PaperTitle": "Monitoring the Health of Emerging Neural Network Accelerators with Cost-effective Concurrent Test", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Lehigh University": 2.0, "Florida International University": 2.0, "University of Delaware": 1.0}, "Authors": ["Qi Liu", "Tao Liu", "Zihao Liu", "Wujie Wen", "Chengmo Yang"]}]}, {"DBLP title": "Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks.", "DBLP authors": ["Lei Yang", "Zheyu Yan", "Meng Li", "Hyoukjun Kwon", "Liangzhen Lai", "Tushar Krishna", "Vikas Chandra", "Weiwen Jiang", "Yiyu Shi"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218676", "OA papers": [{"PaperId": "https://openalex.org/W3092334294", "PaperTitle": "Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks", "Year": 2020, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"University of Notre Dame": 4.0, "Meta (Israel)": 3.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Lei Yang", "Zheyu Yan", "Lianqing Liu", "Hyoukjun Kwon", "Liangzhen Lai", "Tushar Krishna", "Vikas Chandra", "Weiwen Jiang", "Yiyu Shi"]}]}, {"DBLP title": "Hardware-assisted Service Live Migration in Resource-limited Edge Computing Systems.", "DBLP authors": ["Zhe Zhou", "Xintong Li", "Xiaoyang Wang", "Zheng Liang", "Guangyu Sun", "Guojie Luo"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218677", "OA papers": [{"PaperId": "https://openalex.org/W3092438249", "PaperTitle": "Hardware-assisted Service Live Migration in Resource-limited Edge Computing Systems", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"King University": 3.0, "Peking University": 3.0}, "Authors": ["Zhe Zhou", "Xintong Li", "Xiaoyang Wang", "Zheng Liang", "Guangyu Sun", "Guojie Luo"]}]}, {"DBLP title": "PEMACx: A Probabilistic Error Analysis Methodology for Adders with Cascaded Approximate Units.", "DBLP authors": ["Muhammad Abdullah Hanif", "Rehan Hafiz", "Osman Hasan", "Muhammad Shafique"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218678", "OA papers": [{"PaperId": "https://openalex.org/W3092179518", "PaperTitle": "PEMACx: A Probabilistic Error Analysis Methodology for Adders with Cascaded Approximate Units", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"TU Wien": 2.0, "Information Technology University": 1.0, "National University of Sciences and Technology": 1.0}, "Authors": ["Ghulam Abbas", "Rehan Hafiz", "Osman Hasan", "Muhammad Shafique"]}]}, {"DBLP title": "CoinPurse: A Device-Assisted File System with Dual Interfaces.", "DBLP authors": ["Zhe Yang", "Youyou Lu", "Erci Xu", "Jiwu Shu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218679", "OA papers": [{"PaperId": "https://openalex.org/W3092368746", "PaperTitle": "CoinPurse: A Device-Assisted File System with Dual Interfaces", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Zhe Yang", "Youyou Lu", "Erci Xu", "Jiwu Shu"]}]}, {"DBLP title": "Exploiting Computation Reuse for Stencil Accelerators.", "DBLP authors": ["Yuze Chi", "Jason Cong"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218680", "OA papers": [{"PaperId": "https://openalex.org/W3092315650", "PaperTitle": "Exploiting Computation Reuse for Stencil Accelerators", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Yuze Chi", "Jason Cong"]}]}, {"DBLP title": "A Cross-Layer Power and Timing Evaluation Method for Wide Voltage Scaling.", "DBLP authors": ["Wenjie Fu", "Leilei Jin", "Ming Ling", "Yu Zheng", "Longxing Shi"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218682", "OA papers": [{"PaperId": "https://openalex.org/W3092335441", "PaperTitle": "A Cross-Layer Power and Timing Evaluation Method for Wide Voltage Scaling", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Southeast University": 5.0}, "Authors": ["Wenjie Fu", "Leilei Jin", "Ming Ling", "Yu Zheng", "Longxing Shi"]}]}, {"DBLP title": "Reducing Bit Writes in Non-volatile Main Memory by Similarity-aware Compression.", "DBLP authors": ["Zhangyu Chen", "Yu Hua", "Pengfei Zuo", "Yuanyuan Sun", "Yuncheng Guo"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218683", "OA papers": [{"PaperId": "https://openalex.org/W3092233890", "PaperTitle": "Reducing Bit Writes in Non-volatile Main Memory by Similarity-aware Compression", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Huazhong University of Science and Technology": 5.0}, "Authors": ["Chen Zhangyu", "Yu Hua", "Pengfei Zuo", "Yuanyuan Sun", "Yuncheng Guo"]}]}, {"DBLP title": "HybridDNN: A Framework for High-Performance Hybrid DNN Accelerator Design and Implementation.", "DBLP authors": ["Hanchen Ye", "Xiaofan Zhang", "Zhize Huang", "Gengsheng Chen", "Deming Chen"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218684", "OA papers": [{"PaperId": "https://openalex.org/W3091969046", "PaperTitle": "HybridDNN: A Framework for High-Performance Hybrid DNN Accelerator Design and Implementation", "Year": 2020, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Fudan University": 2.0}, "Authors": ["Hanchen Ye", "Xiaofan Zhang", "Zhize Huang", "Gengsheng Chen", "Deming Chen"]}]}, {"DBLP title": "Timing-Accurate General-Purpose I/O for Multi- and Many-Core Systems: Scheduling and Hardware Support.", "DBLP authors": ["Shuai Zhao", "Zhe Jiang", "Xiaotian Dai", "Iain Bate", "Ibrahim Habli", "Wanli Chang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218686", "OA papers": [{"PaperId": "https://openalex.org/W3092582983", "PaperTitle": "Timing-Accurate General-Purpose I/O for Multi- and Many-Core Systems: Scheduling and Hardware Support", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of York": 6.0}, "Authors": ["Shuai Zhao", "Zuhua Jiang", "Xiaotian Dai", "Iain Bate", "Ibrahim Habli", "Wanli Chang"]}]}, {"DBLP title": "Stannis: Low-Power Acceleration of DNN Training Using Computational Storage Devices.", "DBLP authors": ["Ali Heydari Gorji", "Mahdi Torabzadehkashi", "Siavash Rezaei", "Hossein Bobarshad", "Vladimir Castro Alves", "Pai H. Chou"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218687", "OA papers": [{"PaperId": "https://openalex.org/W3105216878", "PaperTitle": "Stannis: Low-Power Acceleration of DNN Training Using Computational Storage Devices", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"UC Irvine Health": 3.0, "NGD Systems Inc.": 3.0}, "Authors": ["Ali Heydarigorji", "Mahdi Torabzadehkashi", "Siavash Rezaei", "Hossein Bobarshad", "Vladimir Alves", "Pai H. Chou"]}]}, {"DBLP title": "GENIEx: A Generalized Approach to Emulating Non-Ideality in Memristive Xbars using Neural Networks.", "DBLP authors": ["Indranil Chakraborty", "Mustafa Fayez Ali", "Dong Eun Kim", "Aayush Ankit", "Kaushik Roy"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218688", "OA papers": [{"PaperId": "https://openalex.org/W3091835145", "PaperTitle": "GENIEx: A Generalized Approach to Emulating Non-Ideality in Memristive Xbars using Neural Networks", "Year": 2020, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Purdue University West Lafayette": 5.0}, "Authors": ["Indranil Chakraborty", "Mustafa Ali", "Dong-Wook Kim", "Aayush Ankit", "Kaushik Roy"]}]}, {"DBLP title": "T2FSNN: Deep Spiking Neural Networks with Time-to-first-spike Coding.", "DBLP authors": ["Seongsik Park", "Sei Joon Kim", "Byunggook Na", "Sungroh Yoon"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218689", "OA papers": [{"PaperId": "https://openalex.org/W3092055689", "PaperTitle": "T2FSNN: Deep Spiking Neural Networks with Time-to-first-spike Coding", "Year": 2020, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Seoul National University": 4.0}, "Authors": ["Seong-Sik Park", "Seijoon Kim", "Byunggook Na", "Sungroh Yoon"]}]}, {"DBLP title": "A Novel GPU Overdrive Fault Attack.", "DBLP authors": ["Majid Sabbagh", "Yunsi Fei", "David R. Kaeli"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218690", "OA papers": [{"PaperId": "https://openalex.org/W3092454700", "PaperTitle": "A Novel GPU Overdrive Fault Attack", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Northeastern University": 1.5, "Boston University": 1.5}, "Authors": ["Majid Sabbagh", "Yunsi Fei", "David Kaeli"]}]}, {"DBLP title": "SAT-Sweeping Enhanced for Logic Synthesis.", "DBLP authors": ["Luca G. Amar\u00f9", "Felipe S. Marranghello", "Eleonora Testa", "Christopher Casares", "Vinicius N. Possani", "Jiong Luo", "Patrick Vuillod", "Alan Mishchenko", "Giovanni De Micheli"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218691", "OA papers": [{"PaperId": "https://openalex.org/W3092481364", "PaperTitle": "SAT-Sweeping Enhanced for Logic Synthesis", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Synopsys (United States)": 6.0, "[EPFL, Integrated Systems Laboratory, Lausanne, Switzerland]": 2.0, "University of California, Berkeley": 1.0}, "Authors": ["Luca Amaru", "Felipe S. Marranghello", "Eleonora Testa", "Christopher Casares", "Vinicius N. Possani", "Jiong Luo", "Patrick Vuillod", "Alan Mishchenko", "Giovanni De Micheli"]}]}, {"DBLP title": "From Homogeneous to Heterogeneous: Leveraging Deep Learning based Power Analysis across Devices.", "DBLP authors": ["Fan Zhang", "Bin Shao", "Guorui Xu", "Bolin Yang", "Ziqi Yang", "Zhan Qin", "Kui Ren"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218693", "OA papers": [{"PaperId": "https://openalex.org/W3092597387", "PaperTitle": "From Homogeneous to Heterogeneous: Leveraging Deep Learning based Power Analysis across Devices", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Zhejiang University": 4.5, "Alibaba Group (China)": 1.5, "National University of Singapore": 1.0}, "Authors": ["Fan Zhang", "Bin Shao", "Guorui Xu", "Bo-Lin Yang", "Ziqi Yang", "Zhan Qin", "Kui Ren"]}]}, {"DBLP title": "UEFI Firmware Fuzzing with Simics Virtual Platform.", "DBLP authors": ["Zhenkun Yang", "Yuriy Viktorov", "Jin Yang", "Jiewen Yao", "Vincent Zimmer"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218694", "OA papers": [{"PaperId": "https://openalex.org/W3092076559", "PaperTitle": "UEFI Firmware Fuzzing with Simics Virtual Platform", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"INTEL Corporation#TAB#": 5.0}, "Authors": ["Zhen-kun Yang", "Yuriy Viktorov", "Jin Yang", "Jiewen Yao", "Vincent Zimmer"]}]}, {"DBLP title": "Clustering Approach for Solving Traveling Salesman Problems via Ising Model Based Solver.", "DBLP authors": ["Akira Dan", "Riu Shimizu", "Takeshi Nishikawa", "Song Bian", "Takashi Sato"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218695", "OA papers": [{"PaperId": "https://openalex.org/W3092115506", "PaperTitle": "Clustering Approach for Solving Traveling Salesman Problems via Ising Model Based Solver", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Kyoto University": 5.0}, "Authors": ["Akira Dan", "Riu Shimizu", "Takeshi Nishikawa", "Song Bian", "Takashi Sato"]}]}, {"DBLP title": "Exploring a Bayesian Optimization Framework Compatible with Digital Standard Flow for Soft-Error-Tolerant Circuit.", "DBLP authors": ["Yan Li", "Xiaoyoung Zeng", "Zhengqi Gao", "Liyu Lin", "Jun Tao", "Jun Han", "Xu Cheng", "Mehdi B. Tahoori", "Xiaoyang Zeng"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218696", "OA papers": [{"PaperId": "https://openalex.org/W3092276721", "PaperTitle": "Exploring a Bayesian Optimization Framework Compatible with Digital Standard Flow for Soft-Error-Tolerant Circuit", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Karlsruhe Institute of Technology": 1.3333333333333333, "Shanghai Fudan Microelectronics (China)": 3.833333333333333, "Fudan University": 3.833333333333333}, "Authors": ["Yan Li", "Xiaoyoung Zeng", "Zhengqi Gao", "Liyu Lin", "Jun Tao", "Jun Han", "Xu Cheng", "Mehdi B. Tahoori", "Xiaoyang Zeng"]}]}, {"DBLP title": "SHIELDeNN: Online Accelerated Framework for Fault-Tolerant Deep Neural Network Architectures.", "DBLP authors": ["Navid Khoshavi", "Arman Roohi", "Connor Broyles", "Saman Sargolzaei", "Yu Bi", "David Z. Pan"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218697", "OA papers": [{"PaperId": "https://openalex.org/W3091833323", "PaperTitle": "SHIELDeNN: Online Accelerated Framework for Fault-Tolerant Deep Neural Network Architectures", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Florida Polytechnic University": 3.0, "The University of Texas at Austin": 2.0, "University of Rhode Island": 1.0}, "Authors": ["Navid Khoshavi", "Arman Roohi", "Connor Broyles", "Saman Sargolzaei", "Yu Bi", "David Z. Pan"]}]}, {"DBLP title": "SIEVE: Speculative Inference on the Edge with Versatile Exportation.", "DBLP authors": ["Babak Zamirai", "Salar Latifi", "Pedram Zamirai", "Scott A. Mahlke"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218698", "OA papers": [{"PaperId": "https://openalex.org/W3092181318", "PaperTitle": "SIEVE: Speculative Inference on the Edge with Versatile Exportation", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Babak Zamirai", "Salar Latifi", "Pedram Zamirai", "Scott Mahlke"]}]}, {"DBLP title": "A History-Based Auto-Tuning Framework for Fast and High-Performance DNN Design on GPU.", "DBLP authors": ["Jiandong Mu", "Mengdi Wang", "Lanbo Li", "Jun Yang", "Wei Lin", "Wei Zhang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218700", "OA papers": [{"PaperId": "https://openalex.org/W3091795552", "PaperTitle": "A History-Based Auto-Tuning Framework for Fast and High-Performance DNN Design on GPU", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Hong Kong University of Science and Technology": 2.0, "Alibaba Group (China)": 4.0}, "Authors": ["Jiandong Mu", "Mengdi Wang", "Lanbo Li", "Jun Yang", "Wei Lin", "Wei Zhang"]}]}, {"DBLP title": "Tight Compression: Compressing CNN Model Tightly Through Unstructured Pruning and Simulated Annealing Based Permutation.", "DBLP authors": ["Xizi Chen", "Jingyang Zhu", "Jingbo Jiang", "Chi-Ying Tsui"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218701", "OA papers": [{"PaperId": "https://openalex.org/W3091825101", "PaperTitle": "Tight Compression: Compressing CNN Model Tightly Through Unstructured Pruning and Simulated Annealing Based Permutation", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Hong Kong University of Science and Technology": 3.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Xizi Chen", "Jingyang Zhu", "Jingbo Jiang", "Chi-Ying Tsui"]}]}, {"DBLP title": "S-CDA: A Smart Cloud Disk Allocation Approach in Cloud Block Storage System.", "DBLP authors": ["Hua Wang", "Yang Yang", "Ping Huang", "Yu Zhang", "Ke Zhou", "Mengling Tao", "Bin Cheng"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218702", "OA papers": [{"PaperId": "https://openalex.org/W3092052838", "PaperTitle": "S-CDA: A Smart Cloud Disk Allocation Approach in Cloud Block Storage System", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Huazhong University of Science and Technology": 2.5, "Wuhan National Laboratory for Optoelectronics": 2.5, "Temple University": 1.0, "Tencent (China)": 1.0}, "Authors": ["Hua Wang", "Yang Yang", "Ping Huang", "Yu Zhang", "Ke Zhou", "Mengling Tao", "Bin Cheng"]}]}, {"DBLP title": "StatSAT: A Boolean Satisfiability based Attack on Logic-Locked Probabilistic Circuits.", "DBLP authors": ["Ankit Mondal", "Michael Zuzak", "Ankur Srivastava"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218703", "OA papers": [{"PaperId": "https://openalex.org/W3092465521", "PaperTitle": "StatSAT: A Boolean Satisfiability based Attack on Logic-Locked Probabilistic Circuits", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Ankit Mondal", "Michael Zuzak", "Ankur Srivastava"]}]}, {"DBLP title": "HITTSFL: Design of a Cost-Effective HIS-Insensitive TNU-Tolerant and SET-Filterable Latch for Safety-Critical Applications.", "DBLP authors": ["Aibin Yan", "Xiangfeng Feng", "Xiaohu Zhao", "Hang Zhou", "Jie Cui", "Zuobin Ying", "Patrick Girard", "Xiaoqing Wen"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218704", "OA papers": [{"PaperId": "https://openalex.org/W3092063857", "PaperTitle": "HITTSFL: Design of a Cost-Effective HIS-Insensitive TNU-Tolerant and SET-Filterable Latch for Safety-Critical Applications", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Anhui University": 6.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 0.5, "University of Montpellier": 0.5, "Kyushu Institute of Technology": 1.0}, "Authors": ["Aibin Yan", "Xiangfeng Feng", "Xiaohu Zhao", "Hang Zhou", "Jie Cui", "Zuobin Ying", "Patrick Girard", "Xiaoqing Wen"]}]}, {"DBLP title": "Deep Learning Multi-Channel Fusion Attack Against Side-Channel Protected Hardware.", "DBLP authors": ["Benjamin Hettwer", "Daniel Fennes", "Sebastien Leger", "Jan Richter-Brockmann", "Stefan Gehrer", "Tim G\u00fcneysu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218705", "OA papers": [{"PaperId": "https://openalex.org/W3092382228", "PaperTitle": "Deep Learning Multi-Channel Fusion Attack Against Side-Channel Protected Hardware", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Robert Bosch Hospital": 3.0, "Ruhr University Bochum": 3.0}, "Authors": ["Benjamin Hettwer", "Daniel Fennes", "Sebastien Leger", "Jan Richter-Brockmann", "Stefan Gehrer", "Tim G\u00fcneysu"]}]}, {"DBLP title": "Adaptive Layout Decomposition with Graph Embedding Neural Networks.", "DBLP authors": ["Wei Li", "Jialu Xia", "Yuzhe Ma", "Jialu Li", "Yibo Lin", "Bei Yu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218706", "OA papers": [{"PaperId": "https://openalex.org/W3092433476", "PaperTitle": "Adaptive Layout Decomposition with Graph Embedding Neural Networks", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chinese University of Hong Kong": 5.0, " Peking University": 1.0}, "Authors": ["Wei Li", "Jia-lu Xia", "Yuzhe Ma", "Jialu Li", "Yibo Liny", "Bei Yu"]}]}, {"DBLP title": "Reverse-Engineering Deep Neural Networks Using Floating-Point Timing Side-Channels.", "DBLP authors": ["Cheng Gongye", "Yunsi Fei", "Thomas Wahl"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218707", "OA papers": [{"PaperId": "https://openalex.org/W3092411267", "PaperTitle": "Reverse-Engineering Deep Neural Networks Using Floating-Point Timing Side-Channels", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Cheng Gongye", "Yunsi Fei", "Thomas I. Wahl"]}]}, {"DBLP title": "Enabling a B+-tree-based Data Management Scheme for Key-value Store over SMR-based SSHD.", "DBLP authors": ["Yu-Pei Liang", "Tseng-Yi Chen", "Ching-Ho Chi", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218708", "OA papers": [{"PaperId": "https://openalex.org/W3091797257", "PaperTitle": "Enabling a B+-tree-based Data Management Scheme for Key-value Store over SMR-based SSHD", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 3.0, "National Central University": 1.0, "Tamkang University": 1.0}, "Authors": ["Yupei Liang", "Tseng-Yi Chen", "C. Y. Chi", "Hsin-Wen Wei", "Wei-Kuan Shih"]}]}, {"DBLP title": "Dadu-CD: Fast and Efficient Processing-in-Memory Accelerator for Collision Detection.", "DBLP authors": ["Yuxin Yang", "Xiaoming Chen", "Yinhe Han"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218709", "OA papers": [{"PaperId": "https://openalex.org/W3092064086", "PaperTitle": "Dadu-CD: Fast and Efficient Processing-in-Memory Accelerator for Collision Detection", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chinese Academy of Sciences": 0.5, "Institute of Computing Technology": 0.5, "University of Chinese Academy of Sciences": 2.0}, "Authors": ["Yuxin Yang", "Xiao-Ming Chen", "Yinhe Han"]}]}, {"DBLP title": "SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training.", "DBLP authors": ["Pengcheng Dai", "Jianlei Yang", "Xucheng Ye", "Xingzhou Cheng", "Junyu Luo", "Linghao Song", "Yiran Chen", "Weisheng Zhao"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218710", "OA papers": [{"PaperId": "https://openalex.org/W3092357178", "PaperTitle": "SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Beihang University": 8.0}, "Authors": ["Pengcheng Dai", "Jianlei Yang", "Xucheng Ye", "Xingzhou Cheng", "Jun-Yu Luo", "Linghao Song", "Yi Chen", "Weisheng Zhao"]}]}, {"DBLP title": "Navigator: Dynamic Multi-kernel Scheduling to Improve GPU Performance.", "DBLP authors": ["Jiho Kim", "John Kim", "Yongjun Park"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218711", "OA papers": [{"PaperId": "https://openalex.org/W3092533807", "PaperTitle": "Navigator: Dynamic Multi-kernel Scheduling to Improve GPU Performance", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Hanyang University": 1.0}, "Authors": ["Jiho Kim", "John Kim", "Yongjun Park"]}]}, {"DBLP title": "Fast and Accurate Wire Timing Estimation on Tree and Non-Tree Net Structures.", "DBLP authors": ["Hsien-Han Cheng", "Iris Hui-Ru Jiang", "Oscar Ou"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218712", "OA papers": [{"PaperId": "https://openalex.org/W3092337895", "PaperTitle": "Fast and Accurate Wire Timing Estimation on Tree and Non-Tree Net Structures", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0, "National Taiwan University": 1.0, "MediaTek USA Inc.,San Jose,USA,95134": 1.0}, "Authors": ["Hsien-Han Cheng", "Iris Hui-Ru Jiang", "Oscar Ou"]}]}, {"DBLP title": "EMAP: A Cloud-Edge Hybrid Framework for EEG Monitoring and Cross-Correlation Based Real-time Anomaly Prediction.", "DBLP authors": ["Bharath Srinivas Prabakaran", "Alberto Garc\u00eda Jim\u00e9nez", "Germ\u00e1n Molt\u00f3 Mart\u00ednez", "Muhammad Shafique"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218713", "OA papers": [{"PaperId": "https://openalex.org/W3020141870", "PaperTitle": "EMAP: A Cloud-Edge Hybrid Framework for EEG Monitoring and Cross-Correlation Based Real-time Anomaly Prediction", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Wien": 2.5, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 1.5}, "Authors": ["Bharath Srinivas Prabakaran", "Alberto Jim\u00e9nez", "German Martinez", "Muhammad Shafique"]}]}, {"DBLP title": "A 90nm 103.14 TOPS/W Binary-Weight Spiking Neural Network CMOS ASIC for Real-Time Object Classification.", "DBLP authors": ["Po-Yao Chuang", "Pai-Yu Tan", "Cheng-Wen Wu", "Juin-Ming Lu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218714", "OA papers": [{"PaperId": "https://openalex.org/W3092176129", "PaperTitle": "A 90nm 103.14 TOPS/W Binary-Weight Spiking Neural Network CMOS ASIC for Real-Time Object Classification", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Tsing Hua University": 3.0, "National Cheng Kung University": 0.5, "Industrial Technology Research Institute": 0.5}, "Authors": ["Po-Yao Chuang", "Pai-Yu Tan", "Cheng-Wen Wu", "Juin-Ming Lu"]}]}, {"DBLP title": "A-QED Verification of Hardware Accelerators.", "DBLP authors": ["Eshan Singh", "Florian Lonsing", "Saranyu Chattopadhyay", "Maxwell Strange", "Peng Wei", "Xiaofan Zhang", "Yuan Zhou", "Deming Chen", "Jason Cong", "Priyanka Raina", "Zhiru Zhang", "Clark W. Barrett", "Subhasish Mitra"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218715", "OA papers": [{"PaperId": "https://openalex.org/W3092431517", "PaperTitle": "A-QED Verification of Hardware Accelerators", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Stanford University": 7.0, "University of California, Los Angeles": 2.0, "University of Illinois Urbana-Champaign": 2.0, "Cornell University": 2.0}, "Authors": ["S. Mani Sarathy", "Florian Lonsing", "Saranyu Chattopadhyay", "Maxwell Strange", "Peng Wei", "Xiaofan Zhang", "Yuan Zhou", "Deming Chen", "Jason Cong", "Priyanka Raina", "Zhiru Zhang", "Clark Barrett", "Subhasish Mitra"]}]}, {"DBLP title": "INCA: INterruptible CNN Accelerator for Multi-tasking in Embedded Robots.", "DBLP authors": ["Jincheng Yu", "Zhilin Xu", "Shulin Zeng", "Chao Yu", "Jiantao Qiu", "Chaoyang Shen", "Yuanfan Xu", "Guohao Dai", "Yu Wang", "Huazhong Yang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218717", "OA papers": [{"PaperId": "https://openalex.org/W3092467585", "PaperTitle": "INCA: INterruptible CNN Accelerator for Multi-tasking in Embedded Robots", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 10.0}, "Authors": ["Jincheng Yu", "Zhilin Xu", "Shulin Zeng", "Chao Yu", "Jiantao Qiu", "Chaoyang Shen", "Yuanfan Xu", "Guohao Dai", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency.", "DBLP authors": ["Licheng Guo", "Jason Lau", "Yuze Chi", "Jie Wang", "Cody Hao Yu", "Zhe Chen", "Zhiru Zhang", "Jason Cong"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218718", "OA papers": [{"PaperId": "https://openalex.org/W3092394454", "PaperTitle": "Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Los Angeles": 7.0, "Cornell University": 1.0}, "Authors": ["Licheng Guo", "Jason Lau", "Yuze Chi", "Jie Jin Wang", "Cody Hao Yu", "Zhe Chen", "Zhiru Zhang", "Jason Cong"]}]}, {"DBLP title": "Reducing DRAM Access Latency via Helper Rows.", "DBLP authors": ["Xin Xin", "Youtao Zhang", "Jun Yang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218719", "OA papers": [{"PaperId": "https://openalex.org/W3092367582", "PaperTitle": "Reducing DRAM Access Latency via Helper Rows", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Xin Xin", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "Symbolic Computer Algebra and SAT Based Information Forwarding for Fully Automatic Divider Verification.", "DBLP authors": ["Christoph Scholl", "Alexander Konrad"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218721", "OA papers": [{"PaperId": "https://openalex.org/W3092596670", "PaperTitle": "Symbolic Computer Algebra and SAT Based Information Forwarding for Fully Automatic Divider Verification", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Freiburg": 2.0}, "Authors": ["Christoph Scholl", "Alexander Konrad"]}]}, {"DBLP title": "Transfer Learning-Based Microfluidic Design System for Concentration Generation\u2217.", "DBLP authors": ["Weiqing Ji", "Tsung-Yi Ho", "Hailong Yao"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218722", "OA papers": [{"PaperId": "https://openalex.org/W3091963076", "PaperTitle": "Transfer Learning-Based Microfluidic Design System for Concentration Generation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 2.0, "National Tsing Hua University": 1.0}, "Authors": ["Weiqing Ji", "Tsung-Yi Ho", "Hailong Yao"]}]}, {"DBLP title": "GUI-Enhanced Layout Generation of FFE SST TXs for Fast High-Speed Serial Link Design.", "DBLP authors": ["Seungho Han", "Sungyu Jeong", "Chanho Kim", "Hong-June Park", "Byungsub Kim"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218723", "OA papers": [{"PaperId": "https://openalex.org/W3092422274", "PaperTitle": "GUI-Enhanced Layout Generation of FFE SST TXs for Fast High-Speed Serial Link Design", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Pohang University of Science and Technology": 5.0}, "Authors": ["Seung-Ho Han", "Sun-Gyu Jeong", "Chanho Kim", "Hong-June Park", "Byungsub Kim"]}]}, {"DBLP title": "RaQu: An automatic high-utilization CNN quantization and mapping framework for general-purpose RRAM Accelerator.", "DBLP authors": ["Songyun Qu", "Bing Li", "Ying Wang", "Dawen Xu", "Xiandong Zhao", "Lei Zhang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218724", "OA papers": [{"PaperId": "https://openalex.org/W3091895175", "PaperTitle": "RaQu: An automatic high-utilization CNN quantization and mapping framework for general-purpose RRAM Accelerator", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Institute of Computing Technology": 1.4166666666666665, "Chinese Academy of Sciences": 1.4166666666666665, "University of Chinese Academy of Sciences": 0.9166666666666665, "Capital Normal University": 1.0, "State Key Laboratory of Computer Architecture": 0.25, "Hefei University of Technology": 1.0}, "Authors": ["Songyun Qu", "Bing Li", "Ying Wang", "Dawen Xu", "Xiandong Zhao", "Lei Zhang"]}]}, {"DBLP title": "Reuse-trap: Re-purposing Cache Reuse Distance to Defend against Side Channel Leakage.", "DBLP authors": ["Hongyu Fang", "Milos Doroslovacki", "Guru Venkataramani"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218725", "OA papers": [{"PaperId": "https://openalex.org/W3092271037", "PaperTitle": "Reuse-trap: Re-purposing Cache Reuse Distance to Defend against Side Channel Leakage", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"George Washington University": 3.0}, "Authors": ["Hongyu Fang", "Milos Doroslovacki", "Guru Venkataramani"]}]}, {"DBLP title": "Tensor Virtualization Technique to Support Efficient Data Reorganization for CNN Accelerators.", "DBLP authors": ["Donghyun Kang", "Soonhoi Ha"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218726", "OA papers": [{"PaperId": "https://openalex.org/W3092317602", "PaperTitle": "Tensor Virtualization Technique to Support Efficient Data Reorganization for CNN Accelerators", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Dong-Hyun Kang", "Soonhoi Ha"]}]}, {"DBLP title": "Compact domain-specific co-processor for accelerating module lattice-based KEM.", "DBLP authors": ["Jose Maria Bermudo Mera", "Furkan Turan", "Angshuman Karmakar", "Sujoy Sinha Roy", "Ingrid Verbauwhede"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218727", "OA papers": [{"PaperId": "https://openalex.org/W3092489368", "PaperTitle": "Compact domain-specific co-processor for accelerating module lattice-based KEM", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"KU Leuven,imec-COSIC,Belgium": 4.0, "University of Birmingham": 1.0}, "Authors": ["Jose Maria Bermudo Mera", "Furkan Turan", "Angshuman Karmakar", "Sujoy Sinha Roy", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Towards State-Aware Computation in ReRAM Neural Networks.", "DBLP authors": ["Yintao He", "Ying Wang", "Xiandong Zhao", "Huawei Li", "Xiaowei Li"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218729", "OA papers": [{"PaperId": "https://openalex.org/W3092506270", "PaperTitle": "Towards State-Aware Computation in ReRAM Neural Networks", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute of Computing Technology": 5.0}, "Authors": ["Yintao He", "Ying Wang", "Xiandong Zhao", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "CryptoPIM: In-memory Acceleration for Lattice-based Cryptographic Hardware.", "DBLP authors": ["Hamid Nejatollahi", "Saransh Gupta", "Mohsen Imani", "Tajana Simunic Rosing", "Rosario Cammarota", "Nikil D. Dutt"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218730", "OA papers": [{"PaperId": "https://openalex.org/W3091786965", "PaperTitle": "CryptoPIM: In-memory Acceleration for Lattice-based Cryptographic Hardware", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Irvine": 3.0, "University of California, San Diego": 2.0, "Intel (United States)": 1.0}, "Authors": ["Hamid Nejatollahi", "Saransh Gupta", "Mohsen Imani", "Tajana Rosing", "Rosario Cammarota", "Nikil Dutt"]}]}, {"DBLP title": "Balancing Efficiency and Flexibility for DNN Acceleration via Temporal GPU-Systolic Array Integration.", "DBLP authors": ["Cong Guo", "Yangjie Zhou", "Jingwen Leng", "Yuhao Zhu", "Zidong Du", "Quan Chen", "Chao Li", "Bin Yao", "Minyi Guo"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218732", "OA papers": [{"PaperId": "https://openalex.org/W3092319711", "PaperTitle": "Balancing Efficiency and Flexibility for DNN Acceleration via Temporal GPU-Systolic Array Integration", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Shanghai Jiao Tong University": 7.0, "University of Rochester": 1.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Cong Guo", "Yafang Zhou", "Jingwen Leng", "Yuhao Zhu", "Zidong Du", "Quan Chen", "Chao Li", "Bin Yao", "Minyi Guo"]}]}, {"DBLP title": "DDOT: Data Driven Online Tuning for energy efficient acceleration.", "DBLP authors": ["Sotirios Xydis", "Eleftherios-Iordanis Christoforidis", "Dimitrios Soudris"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218734", "OA papers": [{"PaperId": "https://openalex.org/W3091776573", "PaperTitle": "DDOT: Data Driven Online Tuning for energy efficient acceleration", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Harokopio University of Athens": 1.0, "National Technical University of Athens": 2.0}, "Authors": ["Sotirios Xydis", "E. Christoforidis", "Dimitrios Soudris"]}]}, {"DBLP title": "Learning to Predict IR Drop with Effective Training for ReRAM-based Neural Network Hardware.", "DBLP authors": ["Sugil Lee", "Giju Jung", "Mohammed E. Fouda", "Jongeun Lee", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218735", "OA papers": [{"PaperId": "https://openalex.org/W3092585568", "PaperTitle": "Learning to Predict IR Drop with Effective Training for ReRAM-based Neural Network Hardware", "Year": 2020, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Seoul National University": 1.5, "Ulsan National Institute of Science and Technology": 1.5, "University of California, Irvine": 3.0}, "Authors": ["Su-Gil Lee", "Giju Jung", "Mohammed E. Fouda", "Jongeun Lee", "Ahmed M. Eltawil", "Fadi J. Kurdahi"]}]}, {"DBLP title": "Non-uniform DNN Structured Subnets Sampling for Dynamic Inference.", "DBLP authors": ["Li Yang", "Zhezhi He", "Yu Cao", "Deliang Fan"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218736", "OA papers": [{"PaperId": "https://openalex.org/W3092216062", "PaperTitle": "Non-uniform DNN Structured Subnets Sampling for Dynamic Inference", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Arizona State University": 4.0}, "Authors": ["Li Yang", "Zhezhi He", "Yu Cao", "Deliang Fan"]}]}, {"DBLP title": "Q-PIM: A Genetic Algorithm based Flexible DNN Quantization Method and Application to Processing-In-Memory Platform.", "DBLP authors": ["Yun Long", "Edward Lee", "Daehyun Kim", "Saibal Mukhopadhyay"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218737", "OA papers": [{"PaperId": "https://openalex.org/W3092032880", "PaperTitle": "Q-PIM: A Genetic Algorithm based Flexible DNN Quantization Method and Application to Processing-In-Memory Platform", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Georgia Institute of Technology": 3.0, "University of California, Berkeley": 1.0}, "Authors": ["Yun Long", "Edward A. Lee", "Dae-Hyun Kim", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Content Sifting Storage: Achieving Fast Read for Large-scale Image Dataset Analysis.", "DBLP authors": ["Yu Liu", "Hong Jiang", "Yangtao Wang", "Ke Zhou", "Yifei Liu", "Li Liu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218738", "OA papers": [{"PaperId": "https://openalex.org/W3092346218", "PaperTitle": "Content Sifting Storage: Achieving Fast Read for Large-scale Image Dataset Analysis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Huazhong University of Science and Technology": 4.0, "The University of Texas at Arlington": 1.0, "Stony Brook University": 1.0}, "Authors": ["Yu Liu", "Hong Jiang", "Yangtao Wang", "Ke Zhou", "Yifei Liu", "Li Liu"]}]}, {"DBLP title": "CoExe: An Efficient Co-execution Architecture for Real-Time Neural Network Services.", "DBLP authors": ["Chubo Liu", "Kenli Li", "Mingcong Song", "Jiechen Zhao", "Keqin Li", "Tao Li", "Zihao Zeng"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218740", "OA papers": [{"PaperId": "https://openalex.org/W3092410072", "PaperTitle": "CoExe: An Efficient Co-execution Architecture for Real-Time Neural Network Services", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hunan University": 3.0, "University of Florida": 3.0, "State University of New York": 1.0}, "Authors": ["Chubo Liu", "Keqin Li", "Mingcong Song", "Jiechen Zhao", "Keqin Li", "Tao Li", "Zihao Zeng"]}]}, {"DBLP title": "CAP'NN: Class-Aware Personalized Neural Network Inference.", "DBLP authors": ["Maedeh Hemmat", "Joshua San Miguel", "Azadeh Davoodi"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218741", "OA papers": [{"PaperId": "https://openalex.org/W3091783394", "PaperTitle": "CAP\u2019NN: Class-Aware Personalized Neural Network Inference", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Maedeh Hemmat", "Joshua San Miguel", "Azadeh Davoodi"]}]}, {"DBLP title": "Opportunistic Intermittent Control with Safety Guarantees for Autonomous Systems.", "DBLP authors": ["Chao Huang", "Shichao Xu", "Zhilu Wang", "Shuyue Lan", "Wenchao Li", "Qi Zhu"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218742", "OA papers": [{"PaperId": "https://openalex.org/W3091969306", "PaperTitle": "Opportunistic Intermittent Control with Safety Guarantees for Autonomous Systems", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Northwestern University": 5.0, "Boston University": 1.0}, "Authors": ["Chao Ching Huang", "Shichao Xu", "Zhilu Wang", "Shuyue Lan", "Wenchao Li", "Qi Zhu"]}]}, {"DBLP title": "An Efficient Deep Learning Accelerator for Compressed Video Analysis.", "DBLP authors": ["Yongchen Wang", "Ying Wang", "Huawei Li", "Yinhe Han", "Xiaowei Li"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218743", "OA papers": [{"PaperId": "https://openalex.org/W3092056297", "PaperTitle": "An Efficient Deep Learning Accelerator for Compressed Video Analysis", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute of Computing Technology": 2.5, "University of Chinese Academy of Sciences": 2.5}, "Authors": ["Yongchen Wang", "Ying Wang", "Huawei Li", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "On Computing Exact WCRT for DAG Tasks\u2020.", "DBLP authors": ["Jinghao Sun", "Feng Li", "Nan Guan", "Wentao Zhu", "Minjie Xiang", "Zhishan Guo", "Wang Yi"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218744", "OA papers": [{"PaperId": "https://openalex.org/W3092400727", "PaperTitle": "On Computing Exact WCRT for DAG Tasks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Dalian University of Technology": 0.5, "Northeastern University": 3.5, "Hong Kong Polytechnic University": 1.0, "University of Central Florida": 1.0, "Uppsala University": 1.0}, "Authors": ["Jinghao Sun", "Feng Li", "Nan Guan", "Wentao Zhu", "Minjie Xiang", "Zhishan Guo", "Wang Yi"]}]}, {"DBLP title": "PAIR: Pin-aligned In-DRAM ECC architecture using expandability of Reed-Solomon code.", "DBLP authors": ["Sangmok Jeong", "SeungYup Kang", "Joon-Sung Yang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218745", "OA papers": [{"PaperId": "https://openalex.org/W3092614054", "PaperTitle": "PAIR: Pin-aligned In-DRAM ECC architecture using expandability of Reed-Solomon code", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sungkyunkwan University": 2.0, "Yonsei University": 1.0}, "Authors": ["Sang-Mok Jeong", "Seung-Yup Kang", "Joon-Sung Yang"]}]}, {"DBLP title": "Q-CapsNets: A Specialized Framework for Quantizing Capsule Networks.", "DBLP authors": ["Alberto Marchisio", "Beatrice Bussolino", "Alessio Colucci", "Maurizio Martina", "Guido Masera", "Muhammad Shafique"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218746", "OA papers": [{"PaperId": "https://openalex.org/W3017183295", "PaperTitle": "Q-CapsNets: A Specialized Framework for Quantizing Capsule Networks", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"TU Wien": 3.0, "Polytechnic University of Turin": 3.0}, "Authors": ["Alberto Marchisio", "Beatrice Bussolino", "Alessio Colucci", "Maurizio Martina", "Guido Masera", "Muhammad Shafique"]}]}, {"DBLP title": "CL(R)Early: An Early-stage DSE Methodology for Cross-Layer Reliability-aware Heterogeneous Embedded Systems.", "DBLP authors": ["Siva Satyendra Sahoo", "Bharadwaj Veeravalli", "Akash Kumar"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218747", "OA papers": [{"PaperId": "https://openalex.org/W3092410459", "PaperTitle": "CL(R)Early: An Early-stage DSE Methodology for Cross-Layer Reliability-aware Heterogeneous Embedded Systems", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"TU Dresden": 2.0, "National University of Singapore": 1.0}, "Authors": ["Siva Satyendra Sahoo", "Bharadwaj Veeravalli", "Akash Kumar"]}]}, {"DBLP title": "FCNNLib: An Efficient and Flexible Convolution Algorithm Library on FPGAs.", "DBLP authors": ["Qingcheng Xiao", "Liqiang Lu", "Jiaming Xie", "Yun Liang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218748", "OA papers": [{"PaperId": "https://openalex.org/W3092007829", "PaperTitle": "FCNNLib: An Efficient and Flexible Convolution Algorithm Library on FPGAs", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Peking University": 4.0}, "Authors": ["Qingcheng Xiao", "Xi Gao", "Jiaming Xie", "Yun Liang"]}]}, {"DBLP title": "EDD: Efficient Differentiable DNN Architecture and Implementation Co-search for Embedded AI Solutions.", "DBLP authors": ["Yuhong Li", "Cong Hao", "Xiaofan Zhang", "Xinheng Liu", "Yao Chen", "Jinjun Xiong", "Wen-mei W. Hwu", "Deming Chen"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218749", "OA papers": [{"PaperId": "https://openalex.org/W3092020069", "PaperTitle": "EDD: Efficient Differentiable DNN Architecture and Implementation Co-search for Embedded AI Solutions", "Year": 2020, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of Illinois Urbana-Champaign": 6.0, "Advanced Digital Sciences Center": 1.0, "IBM T. J. Watson Research Center": 1.0}, "Authors": ["Yu Hong Li", "Cong Hao", "Xiaofan Zhang", "Xinheng Liu", "Yao Shen Chen", "Jinjun Xiong", "Wen-mei W. Hwu", "Deming Chen"]}]}, {"DBLP title": "An Efficient Critical Path Generation Algorithm Considering Extensive Path Constraints.", "DBLP authors": ["Guannan Guo", "Tsung-Wei Huang", "Chun-Xun Lin", "Martin D. F. Wong"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218750", "OA papers": [{"PaperId": "https://openalex.org/W3091980371", "PaperTitle": "An Efficient Critical Path Generation Algorithm Considering Extensive Path Constraints", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "University of Utah": 1.0}, "Authors": ["Guannan Guo", "Tsung-Wei Huang", "Chun-Xun Lin", "Martin C.S. Wong"]}]}, {"DBLP title": "Hardware Acceleration of Graph Neural Networks.", "DBLP authors": ["Adam Auten", "Matthew Tomei", "Rakesh Kumar"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218751", "OA papers": [{"PaperId": "https://openalex.org/W3091862797", "PaperTitle": "Hardware Acceleration of Graph Neural Networks", "Year": 2020, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Adam Auten", "Matthew Tomei", "Rakesh Kumar"]}]}, {"DBLP title": "SCA: A Secure CNN Accelerator for Both Training and Inference.", "DBLP authors": ["Lei Zhao", "Youtao Zhang", "Jun Yang"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218752", "OA papers": [{"PaperId": "https://openalex.org/W3092424844", "PaperTitle": "SCA: A Secure CNN Accelerator for Both Training and Inference", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Lei Zhao", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "TSN-Builder: Enabling Rapid Customization of Resource-Efficient Switches for Time-Sensitive Networking.", "DBLP authors": ["Jinli Yan", "Wei Quan", "Xiangrui Yang", "Wenwen Fu", "Yue Jiang", "Hui Yang", "Zhigang Sun"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218753", "OA papers": [{"PaperId": "https://openalex.org/W3092495135", "PaperTitle": "TSN-Builder: Enabling Rapid Customization of Resource-Efficient Switches for Time-Sensitive Networking", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National University of Defense Technology": 7.0}, "Authors": ["Jinli Yan", "Wei Quan", "Xiangrui Yang", "Wenwen Fu", "Yue Jiang", "Hui Yang", "Zhigang Sun"]}]}, {"DBLP title": "VarSim: A Fast and Accurate Variability and Leakage Aware Thermal Simulator.", "DBLP authors": ["Hameedah Sultan", "Smruti R. Sarangi"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218754", "OA papers": [{"PaperId": "https://openalex.org/W3091961957", "PaperTitle": "VarSim: A Fast and Accurate Variability and Leakage Aware Thermal Simulator", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Delhi": 2.0}, "Authors": ["Hameedah Sultan", "Smruti R. Sarangi"]}]}, {"DBLP title": "Invited: Chipyard - An Integrated SoC Research and Implementation Environment.", "DBLP authors": ["Alon Amid", "David Biancolin", "Abraham Gonzalez", "Daniel Grubb", "Sagar Karandikar", "Harrison Liew", "Albert Magyar", "Howard Mao", "Albert J. Ou", "Nathan Pemberton", "Paul Rigge", "Colin Schmidt", "John Charles Wright", "Jerry Zhao", "Jonathan Bachrach", "Yakun Sophia Shao", "Borivoje Nikolic", "Krste Asanovic"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218756", "OA papers": [{"PaperId": "https://openalex.org/W3091993771", "PaperTitle": "Invited: Chipyard - An Integrated SoC Research and Implementation Environment", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Berkeley": 18.0}, "Authors": ["Alon Amid", "David Biancolin", "Abraham Gonzalez", "Daniel Grubb", "Sagar Karandikar", "Harrison Liew", "Albert Magyar", "Howard Mao", "Albert Ou", "Nathan Pemberton", "Paul Rigge", "Colin Schmidt", "John Wright", "Jerry Zhao", "Jonathan Bachrach", "Sophia Shao", "Borivoje Nikolic", "Krste Asanovic"]}]}, {"DBLP title": "GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning.", "DBLP authors": ["Hanrui Wang", "Kuan Wang", "Jiacheng Yang", "Linxiao Shen", "Nan Sun", "Hae-Seung Lee", "Song Han"], "year": 2020, "doi": "https://doi.org/10.1109/DAC18072.2020.9218757", "OA papers": [{"PaperId": "https://openalex.org/W3092618035", "PaperTitle": "GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning", "Year": 2020, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"Massachusetts Institute of Technology": 5.0, "The University of Texas at Austin": 2.0}, "Authors": ["Hanrui Wang", "Kuan Wen Wang", "Jiacheng Yang", "Linxiao Shen", "Nan Sun", "Hae-Seung Lee", "Song Han"]}]}]