# RISC-V_MYTH_Workshop
"Microprocessor for You in Thirty Hours" Workshop, offered by for [VLSI System Design (VSD)](https://www.vlsisystemdesign.com/) and [Redwood EDA](https://www.redwoodeda.com/).
Submitted by [Sudeep Joshi](https://www.lindedin.com/in/sudeep-joshi-569951207/).

### Overview of the Days
**1. Day 1 - Introduction to [RISC-V ISA](https://riscv.org/technical/specifications/) and [RISCV-GNU-TOOLCHAIN](https://github.com/riscv-collab/riscv-gnu-toolchain) and [SPIKE simulator](https://github.com/riscv-software-src/riscv-isa-sim).
**2. Day 2 - Application Binary Interface(ABI) and Verification flow
**3. Day 3 - Digital Logic with [TL-Verilog](https://github.com/TL-X-org/tlv_flow_lib) and [Makerchip](https://www.makerchip.com/)
**4. Day 4 - Basic RISC-V CPU Microarchitecture
**5. Day 5 - Pipelined RISC-V CPU Microarchitecture


