
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.25

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: a_to_b_mem[10][0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: a_to_b_mem[10][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ a_to_b_mem[10][0]$_DFFE_PP_/CK (DFF_X1)
     2    1.89    0.01    0.09    0.09 ^ a_to_b_mem[10][0]$_DFFE_PP_/Q (DFF_X1)
                                         a_to_b_mem[10][0] (net)
                  0.01    0.00    0.09 ^ _1351_/B (MUX2_X1)
     1    1.14    0.01    0.03    0.12 ^ _1351_/Z (MUX2_X1)
                                         _0029_ (net)
                  0.01    0.00    0.12 ^ a_to_b_mem[10][0]$_DFFE_PP_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_to_b_mem[10][0]$_DFFE_PP_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b_rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     3    7.61    0.02    0.10    0.10 ^ b_rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         b_rd_ptr[0] (net)
                  0.02    0.00    0.10 ^ _2218_/B (HA_X1)
     1    1.70    0.01    0.03    0.13 ^ _2218_/CO (HA_X1)
                                         _1253_ (net)
                  0.01    0.00    0.13 ^ _1259_/A (INV_X1)
     2    5.65    0.01    0.01    0.14 v _1259_/ZN (INV_X1)
                                         _1214_ (net)
                  0.01    0.00    0.14 v _2200_/CI (FA_X1)
     2    7.30    0.02    0.08    0.22 v _2200_/CO (FA_X1)
                                         _1215_ (net)
                  0.02    0.00    0.22 v _1271_/B (XNOR2_X2)
     3    5.86    0.02    0.04    0.27 ^ _1271_/ZN (XNOR2_X2)
                                         _0797_ (net)
                  0.02    0.00    0.27 ^ _1272_/A (INV_X2)
     5    7.16    0.01    0.01    0.28 v _1272_/ZN (INV_X2)
                                         a_to_b_count[2] (net)
                  0.01    0.00    0.28 v _1294_/A4 (OR4_X1)
     1    1.48    0.02    0.11    0.40 v _1294_/ZN (OR4_X1)
                                         _0814_ (net)
                  0.02    0.00    0.40 v _1295_/B (MUX2_X2)
     1    5.81    0.01    0.06    0.46 v _1295_/Z (MUX2_X2)
                                         _0815_ (net)
                  0.01    0.00    0.46 v _1296_/A (BUF_X8)
    10   49.35    0.01    0.03    0.49 v _1296_/Z (BUF_X8)
                                         _0816_ (net)
                  0.01    0.00    0.49 v _1297_/A (BUF_X2)
    10   14.62    0.01    0.03    0.53 v _1297_/Z (BUF_X2)
                                         _0817_ (net)
                  0.01    0.00    0.53 v _1310_/A2 (NOR2_X1)
     1    0.00    0.01    0.02    0.55 ^ _1310_/ZN (NOR2_X1)
                                         b_empty (net)
                  0.01    0.00    0.55 ^ b_empty (out)
                                  0.55   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b_rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     3    7.61    0.02    0.10    0.10 ^ b_rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         b_rd_ptr[0] (net)
                  0.02    0.00    0.10 ^ _2218_/B (HA_X1)
     1    1.70    0.01    0.03    0.13 ^ _2218_/CO (HA_X1)
                                         _1253_ (net)
                  0.01    0.00    0.13 ^ _1259_/A (INV_X1)
     2    5.65    0.01    0.01    0.14 v _1259_/ZN (INV_X1)
                                         _1214_ (net)
                  0.01    0.00    0.14 v _2200_/CI (FA_X1)
     2    7.30    0.02    0.08    0.22 v _2200_/CO (FA_X1)
                                         _1215_ (net)
                  0.02    0.00    0.22 v _1271_/B (XNOR2_X2)
     3    5.86    0.02    0.04    0.27 ^ _1271_/ZN (XNOR2_X2)
                                         _0797_ (net)
                  0.02    0.00    0.27 ^ _1272_/A (INV_X2)
     5    7.16    0.01    0.01    0.28 v _1272_/ZN (INV_X2)
                                         a_to_b_count[2] (net)
                  0.01    0.00    0.28 v _1294_/A4 (OR4_X1)
     1    1.48    0.02    0.11    0.40 v _1294_/ZN (OR4_X1)
                                         _0814_ (net)
                  0.02    0.00    0.40 v _1295_/B (MUX2_X2)
     1    5.81    0.01    0.06    0.46 v _1295_/Z (MUX2_X2)
                                         _0815_ (net)
                  0.01    0.00    0.46 v _1296_/A (BUF_X8)
    10   49.35    0.01    0.03    0.49 v _1296_/Z (BUF_X8)
                                         _0816_ (net)
                  0.01    0.00    0.49 v _1297_/A (BUF_X2)
    10   14.62    0.01    0.03    0.53 v _1297_/Z (BUF_X2)
                                         _0817_ (net)
                  0.01    0.00    0.53 v _1310_/A2 (NOR2_X1)
     1    0.00    0.01    0.02    0.55 ^ _1310_/ZN (NOR2_X1)
                                         b_empty (net)
                  0.01    0.00    0.55 ^ b_empty (out)
                                  0.55   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.88e-03   1.96e-04   2.25e-05   3.10e-03  45.1%
Combinational          1.90e-03   1.84e-03   2.95e-05   3.76e-03  54.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.78e-03   2.03e-03   5.20e-05   6.86e-03 100.0%
                          69.6%      29.6%       0.8%
