
*** Running vivado
    with args -log DATA_PATH.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DATA_PATH.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DATA_PATH.tcl -notrace
Command: synth_design -top DATA_PATH -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7245 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.270 ; gain = 83.812 ; free physical = 7416 ; free virtual = 19149
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DATA_PATH' [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/DATA_PATH.vhd:36]
INFO: [Synth 8-3491] module 'IM' declared at '/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/IM.vhd:27' bound to instance 'U1' of component 'IM' [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/DATA_PATH.vhd:123]
INFO: [Synth 8-638] synthesizing module 'IM' [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/IM.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'IM' (1#1) [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/IM.vhd:33]
INFO: [Synth 8-3491] module 'REG' declared at '/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/REG.vhd:26' bound to instance 'U2' of component 'REG' [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/DATA_PATH.vhd:124]
INFO: [Synth 8-638] synthesizing module 'REG' [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/REG.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'REG' (2#1) [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/REG.vhd:38]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/ALU.vhd:28' bound to instance 'U3' of component 'ALU' [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/DATA_PATH.vhd:125]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/ALU.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/ALU.vhd:39]
INFO: [Synth 8-3491] module 'DM' declared at '/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/DM.vhd:26' bound to instance 'U4' of component 'DM' [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/DATA_PATH.vhd:126]
INFO: [Synth 8-638] synthesizing module 'DM' [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/DM.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'DM' (4#1) [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/DM.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element incINS_reg was removed.  [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/DATA_PATH.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element mem_re_op_out_reg was removed.  [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/DATA_PATH.vhd:181]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_re_a_out_reg' and it is trimmed from '8' to '4' bits. [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/DATA_PATH.vhd:124]
WARNING: [Synth 8-3936] Found unconnected internal register 'li_di_c_out_reg' and it is trimmed from '8' to '4' bits. [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/DATA_PATH.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'DATA_PATH' (5#1) [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/sources_1/new/DATA_PATH.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1308.895 ; gain = 137.438 ; free physical = 7410 ; free virtual = 19143
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1308.895 ; gain = 137.438 ; free physical = 7417 ; free virtual = 19151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1308.895 ; gain = 137.438 ; free physical = 7417 ; free virtual = 19151
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/constrs_1/new/testFig5.xdc]
Finished Parsing XDC File [/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.srcs/constrs_1/new/testFig5.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1662.293 ; gain = 1.000 ; free physical = 7166 ; free virtual = 18900
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7233 ; free virtual = 18967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7233 ; free virtual = 18967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7233 ; free virtual = 18967
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reg_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7172 ; free virtual = 18906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 286   
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	 256 Input     27 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 275   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DATA_PATH 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 13    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module IM 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---Muxes : 
	 256 Input     27 Bit        Muxes := 1     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module DM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 257   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[0][7]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[0][6]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[0][5]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[0][4]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[0][3]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[0][2]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[0][1]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[0][0]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[1][7]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[1][6]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[1][5]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[1][4]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[1][3]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[1][2]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[1][1]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[1][0]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[2][7]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[2][6]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[2][5]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[2][4]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[2][3]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[2][2]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[2][1]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[2][0]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[3][7]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[3][6]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[3][5]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[3][4]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[3][3]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[3][2]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[3][1]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[3][0]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[4][7]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[4][6]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[4][5]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[4][4]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[4][3]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[4][2]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[4][1]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[4][0]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[5][7]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[5][6]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[5][5]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[5][4]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[5][3]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[5][2]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[5][1]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[5][0]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[6][7]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[6][6]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[6][5]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[6][4]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[6][3]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[6][2]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[6][1]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[6][0]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[7][7]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[7][6]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[7][5]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[7][4]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[7][3]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[7][2]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[7][1]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[7][0]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[8][7]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[8][6]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[8][5]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[8][4]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[8][3]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[8][2]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[8][1]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[8][0]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[9][7]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[9][6]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[9][5]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[9][4]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[9][3]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[9][2]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[9][1]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[9][0]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[10][7]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[10][6]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[10][5]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[10][4]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[10][3]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[10][2]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[10][1]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[10][0]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[11][7]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[11][6]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[11][5]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[11][4]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[11][3]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[11][2]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[11][1]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[11][0]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[12][7]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[12][6]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[12][5]) is unused and will be removed from module DATA_PATH.
WARNING: [Synth 8-3332] Sequential element (U4/data_reg[12][4]) is unused and will be removed from module DATA_PATH.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7197 ; free virtual = 18935
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7730 ; free virtual = 19468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7730 ; free virtual = 19468
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7730 ; free virtual = 19468
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7730 ; free virtual = 19468
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7730 ; free virtual = 19468
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7730 ; free virtual = 19468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7730 ; free virtual = 19468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7730 ; free virtual = 19468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7730 ; free virtual = 19468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7730 ; free virtual = 19468
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2302 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1662.293 ; gain = 137.438 ; free physical = 7779 ; free virtual = 19517
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.293 ; gain = 490.836 ; free physical = 7795 ; free virtual = 19533
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
141 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.293 ; gain = 502.477 ; free physical = 7777 ; free virtual = 19515
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/vguittar/Bureau/4A/PSI/SystemeInformatique/PSI/PSI.runs/synth_1/DATA_PATH.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DATA_PATH_utilization_synth.rpt -pb DATA_PATH_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1662.293 ; gain = 0.000 ; free physical = 7773 ; free virtual = 19511
INFO: [Common 17-206] Exiting Vivado at Wed May 31 11:02:51 2023...
