
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003558                       # Number of seconds simulated
sim_ticks                                  3558418209                       # Number of ticks simulated
final_tick                               533129762463                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 337475                       # Simulator instruction rate (inst/s)
host_op_rate                                   426896                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 296171                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919908                       # Number of bytes of host memory used
host_seconds                                 12014.73                       # Real time elapsed on the host
sim_insts                                  4054665562                       # Number of instructions simulated
sim_ops                                    5129044656                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       215936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       225792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        76928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       132608                       # Number of bytes read from this memory
system.physmem.bytes_read::total               672384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       291200                       # Number of bytes written to this memory
system.physmem.bytes_written::total            291200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1687                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1764                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          601                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1036                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5253                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2275                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2275                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1618697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     60683143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1402871                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63452913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1474813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21618594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1438842                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     37265996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               188955868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1618697                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1402871                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1474813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1438842                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5935221                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          81834114                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               81834114                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          81834114                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1618697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     60683143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1402871                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63452913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1474813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21618594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1438842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     37265996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              270789981                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8533378                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3082225                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2529691                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205826                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1251235                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192744                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299135                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8784                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3312065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16777396                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3082225                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1491879                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3593646                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1034965                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        694995                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1630312                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92547                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8426682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.443209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4833036     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354250      4.20%     61.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336246      3.99%     65.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315714      3.75%     69.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260205      3.09%     72.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188850      2.24%     74.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134403      1.59%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209054      2.48%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794924     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8426682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361196                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.966091                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3468407                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       660893                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3433384                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41875                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        822120                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496487                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3873                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19944105                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10474                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        822120                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3651295                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         307528                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        72156                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3285735                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287845                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19345043                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156463                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80902                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26828995                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90112707                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90112707                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10033849                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3543                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1839                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           703768                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1895618                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1013282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23515                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412664                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18031319                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3455                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14597795                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23366                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5701264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17425980                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          204                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8426682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.732330                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842042                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2951183     35.02%     35.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711481     20.31%     55.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1351659     16.04%     71.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815808      9.68%     81.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835670      9.92%     90.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379628      4.51%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244008      2.90%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67256      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69989      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8426682                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63948     58.01%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21704     19.69%     77.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24591     22.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12007490     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200610      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1540871     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847230      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14597795                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710670                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110243                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007552                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37755880                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23736255                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14226403                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14708038                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45754                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       663258                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          419                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231314                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        822120                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         221614                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14025                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18034775                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83441                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1895618                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1013282                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1834                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9644                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1374                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121750                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116032                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237782                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14356456                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1463774                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241338                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2297647                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017869                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            833873                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.682388                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14236945                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14226403                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9198282                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24889738                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.667148                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369561                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5796340                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204983                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7604562                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609454                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.118737                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3016062     39.66%     39.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048405     26.94%     66.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849652     11.17%     77.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430433      5.66%     83.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450317      5.92%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226481      2.98%     92.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154926      2.04%     94.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89333      1.17%     95.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338953      4.46%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7604562                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338953                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25300985                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36893754                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4031                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 106696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853338                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853338                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171869                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171869                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64892088                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19467821                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18711815                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8533378                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3140017                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2545272                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213624                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1292132                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1230775                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          333953                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9254                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3281279                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17288500                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3140017                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1564728                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3648609                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1124125                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        564328                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1615190                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        98555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8399877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.538743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.329418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4751268     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          228304      2.72%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          258582      3.08%     62.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          472153      5.62%     67.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          215567      2.57%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          327434      3.90%     74.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178164      2.12%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152459      1.82%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1815946     21.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8399877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367969                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.025985                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3463125                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       516485                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3481550                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35153                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        903561                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       535153                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3319                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20584959                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4789                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        903561                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3652549                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         136091                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       121693                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3322997                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       262979                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19773642                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3912                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141457                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76823                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1118                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27680692                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92108518                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92108518                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17016273                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10664388                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4168                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2514                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           676431                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1847579                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       942827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13417                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       228474                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18571238                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14950395                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29949                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6278583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18804561                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          806                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8399877                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779835                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.929148                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2938884     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1798584     21.41%     56.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1180857     14.06%     70.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       838915      9.99%     80.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       721074      8.58%     89.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       379305      4.52%     93.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       378372      4.50%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88789      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75097      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8399877                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108311     75.70%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15696     10.97%     86.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19073     13.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12459948     83.34%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211352      1.41%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1646      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1487885      9.95%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       789564      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14950395                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.751990                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             143082                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009570                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38473697                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24854139                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14513201                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15093477                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        28861                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       725130                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          214                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239417                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        903561                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          55999                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8854                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18575412                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65566                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1847579                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       942827                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2492                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125090                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248885                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14663445                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1388384                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       286949                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2143348                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2077016                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            754964                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718363                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14524787                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14513201                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9499340                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26661729                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.700757                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356291                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9973718                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12249717                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6325727                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3365                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216308                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7496316                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634098                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.165889                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2949920     39.35%     39.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2047020     27.31%     66.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       841151     11.22%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       418193      5.58%     83.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       426149      5.68%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       164310      2.19%     91.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181287      2.42%     93.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94340      1.26%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       373946      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7496316                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9973718                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12249717                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1825856                       # Number of memory references committed
system.switch_cpus1.commit.loads              1122446                       # Number of loads committed
system.switch_cpus1.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1761145                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11036002                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249243                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       373946                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25697645                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38055292                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 133501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9973718                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12249717                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9973718                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855586                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855586                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.168789                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.168789                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65914765                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20057251                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19041645                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3360                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8533378                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3172584                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2583465                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214689                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1297793                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1238309                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          335609                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9603                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3327191                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17305315                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3172584                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1573918                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3838430                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1103451                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        445847                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1630133                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87345                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8498284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.519469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.326834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4659854     54.83%     54.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          397311      4.68%     59.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          395986      4.66%     64.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          495046      5.83%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          152985      1.80%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          193538      2.28%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          161167      1.90%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149070      1.75%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1893327     22.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8498284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371785                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.027956                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3489369                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       418478                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3669445                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34480                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        886505                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       538050                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          299                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20637376                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1782                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        886505                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3647067                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51807                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       183814                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3544085                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       184999                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19929563                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        115150                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49819                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27974068                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92859263                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92859263                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17388208                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10585735                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3690                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1959                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           506839                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1847799                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       957445                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8890                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       337083                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18737935                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15094808                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31050                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6238751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18841942                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          176                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8498284                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.776218                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.907801                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2993923     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1761407     20.73%     55.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1206681     14.20%     70.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       826184      9.72%     79.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       811911      9.55%     89.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       395710      4.66%     94.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       372301      4.38%     98.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        59849      0.70%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        70318      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8498284                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          95804     75.85%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15912     12.60%     88.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14594     11.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12619603     83.60%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       188891      1.25%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1724      0.01%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1493270      9.89%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       791320      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15094808                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.768914                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126310                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008368                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38845259                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24980521                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14675041                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15221118                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18830                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       712787                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       236897                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        886505                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          28522                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4597                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18741643                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40731                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1847799                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       957445                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1945                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3568                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129369                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121683                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251052                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14835790                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1395141                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       259017                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2160884                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2119898                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            765743                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738560                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14692057                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14675041                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9529266                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26888679                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.719722                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354397                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10114451                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12468112                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6273517                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216277                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7611779                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.638002                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163010                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2976777     39.11%     39.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2087638     27.43%     66.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       847303     11.13%     77.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       461291      6.06%     83.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       406391      5.34%     89.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166097      2.18%     91.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187400      2.46%     93.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109510      1.44%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       369372      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7611779                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10114451                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12468112                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1855560                       # Number of memory references committed
system.switch_cpus2.commit.loads              1135012                       # Number of loads committed
system.switch_cpus2.commit.membars               1754                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1809383                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11223745                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257693                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       369372                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25983854                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38370644                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2095                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  35094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10114451                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12468112                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10114451                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843682                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843682                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.185281                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.185281                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66590595                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20395526                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19057829                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3520                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8533378                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3118584                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2539895                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       208861                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1266535                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1206934                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          328922                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9251                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3109307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17215805                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3118584                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1535856                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3790005                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1124210                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        612067                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1522196                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88215                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8422830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.529933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.310815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4632825     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          330976      3.93%     58.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          269386      3.20%     62.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          651447      7.73%     69.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          175085      2.08%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          233934      2.78%     74.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161917      1.92%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94482      1.12%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1872778     22.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8422830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365457                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.017467                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3245464                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       598173                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3644495                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23556                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        911140                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       529999                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          318                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20632220                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1641                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        911140                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3483235                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         103672                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       150847                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3425486                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       348445                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19903572                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          172                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        138888                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113562                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27824418                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92918664                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92918664                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17081609                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10742754                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4195                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2520                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           978305                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1875108                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       971475                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19582                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       400510                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18798978                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14901627                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29749                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6472123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19960028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          797                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8422830                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.769195                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892092                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2918858     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1791185     21.27%     55.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1214120     14.41%     70.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       875750     10.40%     80.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       748625      8.89%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       399099      4.74%     94.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       334644      3.97%     98.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67299      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73250      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8422830                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88504     69.57%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19992     15.72%     85.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18718     14.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12390663     83.15%     83.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       207976      1.40%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1665      0.01%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1486769      9.98%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       814554      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14901627                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.746275                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127215                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008537                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38383047                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25275486                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14523289                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15028842                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57663                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       743525                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          384                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       245918                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        911140                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          56719                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7890                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18803177                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        41627                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1875108                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       971475                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2503                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6374                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          192                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       125307                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120684                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245991                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14669378                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1394802                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       232248                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2190336                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2068017                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            795534                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.719059                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14533313                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14523289                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9449885                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26849057                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.701939                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351963                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10010056                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12303553                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6499705                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3400                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212319                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7511690                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.637921                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146199                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2896167     38.56%     38.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2088249     27.80%     66.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       840726     11.19%     77.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       484694      6.45%     84.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       389178      5.18%     89.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       164174      2.19%     91.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       195535      2.60%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94758      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       358209      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7511690                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10010056                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12303553                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1857137                       # Number of memory references committed
system.switch_cpus3.commit.loads              1131580                       # Number of loads committed
system.switch_cpus3.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1764897                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11089321                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       250864                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       358209                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25956570                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38518307                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 110548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10010056                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12303553                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10010056                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.852481                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.852481                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.173047                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.173047                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65989474                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20057841                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19015500                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3394                       # number of misc regfile writes
system.l2.replacements                           5252                       # number of replacements
system.l2.tagsinuse                      32762.286757                       # Cycle average of tags in use
system.l2.total_refs                          2061881                       # Total number of references to valid blocks.
system.l2.sampled_refs                          38011                       # Sample count of references to valid blocks.
system.l2.avg_refs                          54.244324                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           677.384565                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     39.375276                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    836.417558                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     35.642007                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    887.093676                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     38.182909                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    316.727540                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     37.017402                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    542.148275                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9590.507331                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8119.599369                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4312.117443                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           7330.073407                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.020672                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001202                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.025525                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001088                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.027072                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001165                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.009666                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001130                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.016545                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.292679                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.247791                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.131595                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.223696                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999826                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8667                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5757                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3341                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4501                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   22273                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7837                       # number of Writeback hits
system.l2.Writeback_hits::total                  7837                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   201                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8715                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5818                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3381                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4553                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22474                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8715                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5818                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3381                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4553                       # number of overall hits
system.l2.overall_hits::total                   22474                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1687                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1764                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          601                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1036                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5253                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1687                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1764                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          601                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1036                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5253                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1687                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1764                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          601                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1036                       # number of overall misses
system.l2.overall_misses::total                  5253                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2025343                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     80407483                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1695103                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     79640984                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1998399                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     27832233                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1849053                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     47066752                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       242515350                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2025343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     80407483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1695103                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     79640984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1998399                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     27832233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1849053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     47066752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        242515350                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2025343                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     80407483                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1695103                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     79640984                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1998399                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     27832233                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1849053                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     47066752                       # number of overall miss cycles
system.l2.overall_miss_latency::total       242515350                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10354                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7521                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3942                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5537                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               27526                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7837                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7837                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               201                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10402                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7582                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3982                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5589                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27727                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10402                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7582                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3982                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5589                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27727                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.162932                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.234543                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.152461                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.187105                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.190838                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.162180                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.232656                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.150929                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.185364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.189454                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.162180                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.232656                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.150929                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.185364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.189454                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45007.622222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47663.001186                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43464.179487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45147.950113                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48741.439024                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46309.871880                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 46226.325000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45431.227799                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46167.018846                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45007.622222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47663.001186                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43464.179487                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45147.950113                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48741.439024                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46309.871880                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 46226.325000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45431.227799                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46167.018846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45007.622222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47663.001186                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43464.179487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45147.950113                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48741.439024                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46309.871880                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 46226.325000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45431.227799                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46167.018846                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2275                       # number of writebacks
system.l2.writebacks::total                      2275                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1687                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1764                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          601                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1036                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5253                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5253                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5253                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1770384                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     70747966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1468922                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     69438579                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1764897                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     24360225                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1621007                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     41054733                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    212226713                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1770384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     70747966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1468922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     69438579                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1764897                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     24360225                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1621007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     41054733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    212226713                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1770384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     70747966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1468922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     69438579                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1764897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     24360225                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1621007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     41054733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    212226713                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.162932                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.234543                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152461                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.187105                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.190838                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.162180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.232656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.150929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.185364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.189454                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.162180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.232656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.150929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.185364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.189454                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39341.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41937.146414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37664.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39364.273810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43046.268293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40532.820300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40525.175000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39628.120656                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40401.049496                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39341.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41937.146414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37664.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39364.273810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43046.268293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40532.820300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 40525.175000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39628.120656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40401.049496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39341.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41937.146414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37664.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39364.273810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43046.268293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40532.820300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 40525.175000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39628.120656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40401.049496                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.738771                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001638946                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706369.584327                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.855821                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.882950                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065474                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861992                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927466                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1630252                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1630252                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1630252                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1630252                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1630252                       # number of overall hits
system.cpu0.icache.overall_hits::total        1630252                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3197235                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3197235                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3197235                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3197235                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3197235                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3197235                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1630312                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1630312                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1630312                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1630312                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1630312                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1630312                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53287.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53287.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53287.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53287.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53287.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53287.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2442166                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2442166                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2442166                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2442166                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2442166                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2442166                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53090.565217                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53090.565217                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53090.565217                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53090.565217                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53090.565217                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53090.565217                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10402                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372265                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10658                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16360.692907                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.209810                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.790190                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899257                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100743                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127543                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127543                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1704                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1704                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906034                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906034                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906034                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906034                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36944                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36944                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37098                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37098                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37098                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37098                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1096005608                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1096005608                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4408438                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4408438                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1100414046                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1100414046                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1100414046                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1100414046                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1164487                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1164487                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1943132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1943132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1943132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1943132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031726                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031726                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019092                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019092                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019092                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019092                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29666.674101                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29666.674101                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28626.220779                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28626.220779                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29662.355006                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29662.355006                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29662.355006                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29662.355006                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2098                       # number of writebacks
system.cpu0.dcache.writebacks::total             2098                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26590                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26590                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26696                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26696                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10354                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10354                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10402                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10402                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10402                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10402                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    178711422                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    178711422                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       933335                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       933335                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    179644757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    179644757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    179644757                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    179644757                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008891                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008891                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005353                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005353                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005353                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005353                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17260.133475                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17260.133475                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19444.479167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19444.479167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17270.213132                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17270.213132                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17270.213132                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17270.213132                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.455647                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006659381                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1954678.409709                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.455647                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063230                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819640                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1615135                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1615135                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1615135                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1615135                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1615135                       # number of overall hits
system.cpu1.icache.overall_hits::total        1615135                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2588276                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2588276                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2588276                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2588276                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2588276                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2588276                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1615190                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1615190                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1615190                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1615190                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1615190                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1615190                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47059.563636                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47059.563636                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47059.563636                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47059.563636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47059.563636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47059.563636                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2052151                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2052151                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2052151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2052151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2052151                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2052151                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47724.441860                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47724.441860                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47724.441860                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47724.441860                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47724.441860                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47724.441860                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7582                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165341933                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7838                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21094.913626                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.278813                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.721187                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887808                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112192                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1082572                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1082572                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       699758                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        699758                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2405                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2405                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1680                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1680                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1782330                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1782330                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1782330                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1782330                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14675                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14675                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          222                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          222                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14897                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14897                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14897                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14897                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    436270569                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    436270569                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9076017                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9076017                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    445346586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    445346586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    445346586                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    445346586                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1097247                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1097247                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       699980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       699980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1797227                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1797227                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1797227                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1797227                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013374                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013374                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000317                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000317                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008289                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008289                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008289                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008289                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29728.829233                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29728.829233                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40882.959459                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40882.959459                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29895.051755                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29895.051755                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29895.051755                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29895.051755                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2183                       # number of writebacks
system.cpu1.dcache.writebacks::total             2183                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7154                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7154                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          161                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7315                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7315                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7521                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7521                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           61                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7582                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7582                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    144199609                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    144199609                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1653618                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1653618                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    145853227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    145853227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    145853227                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    145853227                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006854                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006854                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004219                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004219                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004219                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004219                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19172.930328                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19172.930328                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27108.491803                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27108.491803                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19236.774862                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19236.774862                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19236.774862                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19236.774862                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               507.938388                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007962828                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1976397.701961                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.938388                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064004                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.814004                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1630080                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1630080                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1630080                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1630080                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1630080                       # number of overall hits
system.cpu2.icache.overall_hits::total        1630080                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3072312                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3072312                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3072312                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3072312                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3072312                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3072312                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1630133                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1630133                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1630133                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1630133                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1630133                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1630133                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 57968.150943                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57968.150943                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 57968.150943                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57968.150943                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 57968.150943                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57968.150943                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2382766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2382766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2382766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2382766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2382766                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2382766                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 56732.523810                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56732.523810                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 56732.523810                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56732.523810                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 56732.523810                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56732.523810                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3982                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148887239                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4238                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35131.486314                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.160001                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.839999                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871719                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128281                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1093115                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1093115                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       716742                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        716742                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1883                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1883                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1760                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1760                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1809857                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1809857                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1809857                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1809857                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7924                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7924                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          168                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8092                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8092                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8092                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8092                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    218703597                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    218703597                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6389171                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6389171                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    225092768                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    225092768                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    225092768                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    225092768                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1101039                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1101039                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716910                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716910                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1817949                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1817949                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1817949                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1817949                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007197                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007197                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000234                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000234                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004451                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004451                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004451                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004451                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27600.151060                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27600.151060                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 38030.779762                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38030.779762                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27816.703905                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27816.703905                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27816.703905                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27816.703905                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1028                       # number of writebacks
system.cpu2.dcache.writebacks::total             1028                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3982                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3982                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          128                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4110                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4110                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4110                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4110                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3942                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3942                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3982                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3982                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3982                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3982                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     66947095                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     66947095                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1154703                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1154703                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     68101798                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     68101798                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     68101798                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     68101798                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003580                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003580                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002190                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002190                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002190                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002190                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16983.027651                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16983.027651                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 28867.575000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28867.575000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17102.410347                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17102.410347                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17102.410347                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17102.410347                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.967521                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004738809                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1950949.143689                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.967521                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060845                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.820461                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1522145                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1522145                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1522145                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1522145                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1522145                       # number of overall hits
system.cpu3.icache.overall_hits::total        1522145                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2665362                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2665362                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2665362                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2665362                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2665362                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2665362                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1522196                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1522196                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1522196                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1522196                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1522196                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1522196                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        52262                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        52262                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        52262                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        52262                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        52262                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        52262                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2111841                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2111841                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2111841                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2111841                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2111841                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2111841                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 51508.317073                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 51508.317073                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 51508.317073                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 51508.317073                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 51508.317073                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 51508.317073                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5589                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158196754                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5845                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27065.312917                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.630538                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.369462                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881369                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118631                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1058115                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1058115                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721542                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721542                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1799                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1799                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1697                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1779657                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1779657                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1779657                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1779657                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14220                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14220                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          443                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          443                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14663                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14663                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14663                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14663                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    474087885                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    474087885                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     22481350                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     22481350                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    496569235                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    496569235                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    496569235                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    496569235                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1072335                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1072335                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721985                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721985                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1794320                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1794320                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1794320                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1794320                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013261                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013261                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000614                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000614                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008172                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008172                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008172                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008172                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 33339.513713                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33339.513713                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 50747.968397                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50747.968397                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 33865.459660                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33865.459660                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33865.459660                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33865.459660                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        53755                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 26877.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2528                       # number of writebacks
system.cpu3.dcache.writebacks::total             2528                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8683                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8683                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          391                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          391                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9074                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9074                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9074                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9074                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5537                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5537                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5589                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5589                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5589                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5589                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     94302985                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     94302985                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1177207                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1177207                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     95480192                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     95480192                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     95480192                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     95480192                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003115                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003115                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003115                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003115                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17031.422250                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17031.422250                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22638.596154                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22638.596154                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17083.591340                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17083.591340                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17083.591340                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17083.591340                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
