#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019d04b1a850 .scope module, "and4_test" "and4_test" 2 4;
 .timescale -9 -9;
v0000019d04b1b610_0 .var "a", 0 0;
v0000019d04b1b6b0_0 .var "b", 0 0;
v0000019d04b1b750_0 .var "c", 0 0;
v0000019d04b1b7f0_0 .var "d", 0 0;
v0000019d04b1b890_0 .net "out", 0 0, L_0000019d04b1b9a0;  1 drivers
S_0000019d049f5550 .scope module, "dd0" "and4" 2 13, 3 2 0, S_0000019d04b1a850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0000019d049f4740 .functor AND 1, v0000019d04b1b610_0, v0000019d04b1b6b0_0, C4<1>, C4<1>;
L_0000019d04b1b930 .functor AND 1, L_0000019d049f4740, v0000019d04b1b750_0, C4<1>, C4<1>;
L_0000019d04b1b9a0 .functor AND 1, L_0000019d04b1b930, v0000019d04b1b7f0_0, C4<1>, C4<1>;
v0000019d049f56e0_0 .net *"_ivl_0", 0 0, L_0000019d049f4740;  1 drivers
v0000019d04b16d50_0 .net *"_ivl_2", 0 0, L_0000019d04b1b930;  1 drivers
v0000019d049f5780_0 .net "a", 0 0, v0000019d04b1b610_0;  1 drivers
v0000019d049f5820_0 .net "b", 0 0, v0000019d04b1b6b0_0;  1 drivers
v0000019d049f58c0_0 .net "c", 0 0, v0000019d04b1b750_0;  1 drivers
v0000019d049f5960_0 .net "d", 0 0, v0000019d04b1b7f0_0;  1 drivers
v0000019d04b1b570_0 .net "out", 0 0, L_0000019d04b1b9a0;  alias, 1 drivers
    .scope S_0000019d04b1a850;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019d04b1b610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019d04b1b6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019d04b1b750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019d04b1b7f0_0, 0;
    %end;
    .thread T_0;
    .scope S_0000019d04b1a850;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0000019d04b1b610_0;
    %inv;
    %store/vec4 v0000019d04b1b610_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019d04b1a850;
T_2 ;
    %delay 7, 0;
    %load/vec4 v0000019d04b1b6b0_0;
    %inv;
    %store/vec4 v0000019d04b1b6b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019d04b1a850;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000019d04b1b750_0;
    %inv;
    %store/vec4 v0000019d04b1b750_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019d04b1a850;
T_4 ;
    %delay 3, 0;
    %load/vec4 v0000019d04b1b7f0_0;
    %inv;
    %store/vec4 v0000019d04b1b7f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019d04b1a850;
T_5 ;
    %vpi_call 2 19 "$dumpfile", "and4_test.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %vpi_call 2 21 "$display", "test complete" {0 0 0};
    %delay 70, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "and4_test.v";
    "./and4.v";
