<stg><name>cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5</name>


<trans_list>

<trans id="999" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="20" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %zext_ln319_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln319

]]></Node>
<StgValue><ssdm name="zext_ln319_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i20 0, i20 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:7 %store_ln328 = store i5 0, i5 %i1

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i16 0, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %store_ln329 = store i8 0, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln331 = store i8 0, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %VITIS_LOOP_333_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_333_6:0 %indvar_flatten_load = load i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
VITIS_LOOP_333_6:1 %indvar_flatten14_load = load i20 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="indvar_flatten14_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_333_6:2 %icmp_ln328 = icmp_eq  i20 %indvar_flatten14_load, i20 802816

]]></Node>
<StgValue><ssdm name="icmp_ln328"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_333_6:3 %add_ln328_1 = add i20 %indvar_flatten14_load, i20 1

]]></Node>
<StgValue><ssdm name="add_ln328_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_333_6:4 %br_ln328 = br i1 %icmp_ln328, void %for.inc55, void %for.inc58.exitStub

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc55:0 %w_load = load i8 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc55:1 %h_load = load i8 %h

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc55:6 %icmp_ln329 = icmp_eq  i16 %indvar_flatten_load, i16 50176

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc55:7 %select_ln328 = select i1 %icmp_ln329, i8 0, i8 %h_load

]]></Node>
<StgValue><ssdm name="select_ln328"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:8 %indvars_iv_next45853 = add i8 %h_load, i8 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next45853"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc55:9 %select_ln328_1 = select i1 %icmp_ln329, i8 1, i8 %indvars_iv_next45853

]]></Node>
<StgValue><ssdm name="select_ln328_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55:10 %xor_ln328 = xor i1 %icmp_ln329, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln328"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:11 %icmp_ln331 = icmp_eq  i8 %w_load, i8 224

]]></Node>
<StgValue><ssdm name="icmp_ln331"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55:12 %and_ln328 = and i1 %icmp_ln331, i1 %xor_ln328

]]></Node>
<StgValue><ssdm name="and_ln328"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:14 %indvars_iv_next45_dup = add i8 %select_ln328, i8 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next45_dup"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55:15 %or_ln329 = or i1 %and_ln328, i1 %icmp_ln329

]]></Node>
<StgValue><ssdm name="or_ln329"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc55:16 %select_ln329 = select i1 %or_ln329, i8 0, i8 %w_load

]]></Node>
<StgValue><ssdm name="select_ln329"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:17 %indvars_iv_next45_mid1 = add i8 %select_ln328, i8 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next45_mid1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc55:18 %select_ln329_1 = select i1 %and_ln328, i8 %indvars_iv_next45_mid1, i8 %select_ln328_1

]]></Node>
<StgValue><ssdm name="select_ln329_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc55:19 %select_ln329_2 = select i1 %and_ln328, i8 %indvars_iv_next45_dup, i8 %select_ln328

]]></Node>
<StgValue><ssdm name="select_ln329_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="8">
<![CDATA[
for.inc55:148 %trunc_ln331 = trunc i8 %select_ln329

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="8">
<![CDATA[
for.inc55:149 %trunc_ln331_1 = trunc i8 %select_ln329

]]></Node>
<StgValue><ssdm name="trunc_ln331_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:154 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %select_ln329, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:186 %lshr_ln331_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln329, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln331_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc55:526 %switch_ln346 = switch i4 %trunc_ln331, void %arrayidx44726.case.15, i4 0, void %arrayidx44726.case.0, i4 1, void %arrayidx44726.case.1, i4 2, void %arrayidx44726.case.2, i4 3, void %arrayidx44726.case.3, i4 4, void %arrayidx44726.case.4, i4 5, void %arrayidx44726.case.5, i4 6, void %arrayidx44726.case.6, i4 7, void %arrayidx44726.case.7, i4 8, void %arrayidx44726.case.8, i4 9, void %arrayidx44726.case.9, i4 10, void %arrayidx44726.case.10, i4 11, void %arrayidx44726.case.11, i4 12, void %arrayidx44726.case.12, i4 13, void %arrayidx44726.case.13, i4 14, void %arrayidx44726.case.14

]]></Node>
<StgValue><ssdm name="switch_ln346"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.14:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.13:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.12:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.11:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.10:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.9:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.8:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.7:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.6:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.5:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.4:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.3:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.2:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.1:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.0:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.case.15:1 %br_ln346 = br void %arrayidx44726.exit

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc55:2 %i1_load = load i5 %i1

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc55:3 %add_ln328 = add i5 %i1_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc55:13 %select_ln328_2 = select i1 %icmp_ln329, i5 %add_ln328, i5 %i1_load

]]></Node>
<StgValue><ssdm name="select_ln328_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
for.inc55:26 %tmp_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %select_ln328_2, i8 %zext_ln319_read

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="13">
<![CDATA[
for.inc55:27 %p_cast1 = zext i13 %tmp_27

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc55:28 %empty_28 = mul i19 %p_cast1, i19 25

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="19">
<![CDATA[
for.inc55:30 %empty_29 = trunc i19 %empty_28

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="8">
<![CDATA[
for.inc55:130 %zext_ln347_1 = zext i8 %select_ln329_2

]]></Node>
<StgValue><ssdm name="zext_ln347_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:131 %mul_ln347 = mul i14 %zext_ln347_1, i14 57

]]></Node>
<StgValue><ssdm name="mul_ln347"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="8">
<![CDATA[
for.inc55:137 %zext_ln347_2 = zext i8 %select_ln329_1

]]></Node>
<StgValue><ssdm name="zext_ln347_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:138 %mul_ln347_1 = mul i14 %zext_ln347_2, i14 57

]]></Node>
<StgValue><ssdm name="mul_ln347_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:139 %empty_57 = add i8 %select_ln329_2, i8 2

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="8">
<![CDATA[
for.inc55:140 %zext_ln347_3 = zext i8 %empty_57

]]></Node>
<StgValue><ssdm name="zext_ln347_3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:141 %mul_ln347_2 = mul i14 %zext_ln347_3, i14 57

]]></Node>
<StgValue><ssdm name="mul_ln347_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:142 %empty_58 = add i8 %select_ln329_2, i8 3

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="8">
<![CDATA[
for.inc55:143 %zext_ln347_4 = zext i8 %empty_58

]]></Node>
<StgValue><ssdm name="zext_ln347_4"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:144 %mul_ln347_3 = mul i14 %zext_ln347_4, i14 57

]]></Node>
<StgValue><ssdm name="mul_ln347_3"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:145 %empty_59 = add i8 %select_ln329_2, i8 4

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:153 %add_ln331_2 = add i8 %select_ln329, i8 1

]]></Node>
<StgValue><ssdm name="add_ln331_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:229 %lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln331_2, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx44726.exit:0 %add_ln329 = add i16 %indvar_flatten_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln329"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44726.exit:1 %select_ln329_3 = select i1 %icmp_ln329, i16 1, i16 %add_ln329

]]></Node>
<StgValue><ssdm name="select_ln329_3"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx44726.exit:2 %store_ln328 = store i20 %add_ln328_1, i20 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx44726.exit:3 %store_ln328 = store i5 %select_ln328_2, i5 %i1

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx44726.exit:4 %store_ln329 = store i16 %select_ln329_3, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx44726.exit:5 %store_ln329 = store i8 %select_ln329_2, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx44726.exit:6 %store_ln331 = store i8 %add_ln331_2, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44726.exit:7 %br_ln331 = br void %VITIS_LOOP_333_6

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
for.inc55:20 %tmp_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %select_ln328_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="13">
<![CDATA[
for.inc55:21 %tmp_25_cast = zext i13 %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc55:22 %tmp_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln328_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="10">
<![CDATA[
for.inc55:23 %tmp_26_cast = zext i10 %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:24 %empty = sub i14 %tmp_25_cast, i14 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="14">
<![CDATA[
for.inc55:25 %p_cast3 = sext i14 %empty

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="19">
<![CDATA[
for.inc55:29 %p_cast10 = zext i19 %empty_28

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:34 %weight_addr_1 = getelementptr i32 %weight, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="weight_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:35 %empty_31 = add i17 %empty_29, i17 1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:36 %p_cast12 = zext i17 %empty_31

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:37 %weight_addr_2 = getelementptr i32 %weight, i64 0, i64 %p_cast12

]]></Node>
<StgValue><ssdm name="weight_addr_2"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:41 %empty_33 = add i17 %empty_29, i17 3

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:42 %p_cast14 = zext i17 %empty_33

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:43 %weight_addr_4 = getelementptr i32 %weight, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="weight_addr_4"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:44 %empty_34 = add i17 %empty_29, i17 4

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:45 %p_cast15 = zext i17 %empty_34

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:46 %weight_addr_5 = getelementptr i32 %weight, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="weight_addr_5"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:50 %empty_36 = add i17 %empty_29, i17 6

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:51 %p_cast17 = zext i17 %empty_36

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:52 %weight_addr_7 = getelementptr i32 %weight, i64 0, i64 %p_cast17

]]></Node>
<StgValue><ssdm name="weight_addr_7"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:53 %empty_37 = add i17 %empty_29, i17 7

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:54 %p_cast18 = zext i17 %empty_37

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:55 %weight_addr_8 = getelementptr i32 %weight, i64 0, i64 %p_cast18

]]></Node>
<StgValue><ssdm name="weight_addr_8"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:56 %empty_38 = add i17 %empty_29, i17 8

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:57 %p_cast19 = zext i17 %empty_38

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:58 %weight_addr_9 = getelementptr i32 %weight, i64 0, i64 %p_cast19

]]></Node>
<StgValue><ssdm name="weight_addr_9"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:59 %empty_39 = add i17 %empty_29, i17 9

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:60 %p_cast20 = zext i17 %empty_39

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:61 %weight_addr_10 = getelementptr i32 %weight, i64 0, i64 %p_cast20

]]></Node>
<StgValue><ssdm name="weight_addr_10"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:62 %empty_40 = add i17 %empty_29, i17 10

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:63 %p_cast21 = zext i17 %empty_40

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:64 %weight_addr_11 = getelementptr i32 %weight, i64 0, i64 %p_cast21

]]></Node>
<StgValue><ssdm name="weight_addr_11"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:65 %empty_41 = add i17 %empty_29, i17 11

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:66 %p_cast22 = zext i17 %empty_41

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:67 %weight_addr_12 = getelementptr i32 %weight, i64 0, i64 %p_cast22

]]></Node>
<StgValue><ssdm name="weight_addr_12"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:68 %empty_42 = add i17 %empty_29, i17 12

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:69 %p_cast23 = zext i17 %empty_42

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:70 %weight_addr_13 = getelementptr i32 %weight, i64 0, i64 %p_cast23

]]></Node>
<StgValue><ssdm name="weight_addr_13"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:71 %empty_43 = add i17 %empty_29, i17 13

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:72 %p_cast24 = zext i17 %empty_43

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:73 %weight_addr_14 = getelementptr i32 %weight, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="weight_addr_14"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:74 %empty_44 = add i17 %empty_29, i17 14

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:75 %p_cast25 = zext i17 %empty_44

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:76 %weight_addr_15 = getelementptr i32 %weight, i64 0, i64 %p_cast25

]]></Node>
<StgValue><ssdm name="weight_addr_15"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:104 %weight_load = load i17 %weight_addr_1

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:105 %weight_load_1 = load i17 %weight_addr_2

]]></Node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:107 %weight_load_3 = load i17 %weight_addr_4

]]></Node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:108 %weight_load_4 = load i17 %weight_addr_5

]]></Node>
<StgValue><ssdm name="weight_load_4"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:110 %weight_load_6 = load i17 %weight_addr_7

]]></Node>
<StgValue><ssdm name="weight_load_6"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:111 %weight_load_7 = load i17 %weight_addr_8

]]></Node>
<StgValue><ssdm name="weight_load_7"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:112 %weight_load_8 = load i17 %weight_addr_9

]]></Node>
<StgValue><ssdm name="weight_load_8"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:113 %weight_load_9 = load i17 %weight_addr_10

]]></Node>
<StgValue><ssdm name="weight_load_9"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:114 %weight_load_10 = load i17 %weight_addr_11

]]></Node>
<StgValue><ssdm name="weight_load_10"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:115 %weight_load_11 = load i17 %weight_addr_12

]]></Node>
<StgValue><ssdm name="weight_load_11"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:116 %weight_load_12 = load i17 %weight_addr_13

]]></Node>
<StgValue><ssdm name="weight_load_12"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:117 %weight_load_13 = load i17 %weight_addr_14

]]></Node>
<StgValue><ssdm name="weight_load_13"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:118 %weight_load_14 = load i17 %weight_addr_15

]]></Node>
<StgValue><ssdm name="weight_load_14"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="15" op_0_bw="8">
<![CDATA[
for.inc55:129 %zext_ln347 = zext i8 %select_ln329_2

]]></Node>
<StgValue><ssdm name="zext_ln347"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc55:132 %empty_54 = add i15 %p_cast3, i15 %zext_ln347

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="15">
<![CDATA[
for.inc55:133 %empty_55 = trunc i15 %empty_54

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
for.inc55:134 %tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %empty_55, i4 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
for.inc55:135 %tmp_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %empty_54, i1 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc55:136 %empty_56 = sub i16 %tmp_28, i16 %tmp_29

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="8">
<![CDATA[
for.inc55:146 %zext_ln347_5 = zext i8 %empty_59

]]></Node>
<StgValue><ssdm name="zext_ln347_5"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:147 %mul_ln347_4 = mul i14 %zext_ln347_5, i14 57

]]></Node>
<StgValue><ssdm name="mul_ln347_4"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:151 %add_ln331 = add i8 %select_ln329, i8 3

]]></Node>
<StgValue><ssdm name="add_ln331"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:152 %add_ln331_1 = add i8 %select_ln329, i8 2

]]></Node>
<StgValue><ssdm name="add_ln331_1"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="6">
<![CDATA[
for.inc55:155 %zext_ln347_6 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln347_6"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:156 %add_ln347_1 = add i14 %mul_ln347, i14 %zext_ln347_6

]]></Node>
<StgValue><ssdm name="add_ln347_1"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:157 %zext_ln347_7 = zext i14 %add_ln347_1

]]></Node>
<StgValue><ssdm name="zext_ln347_7"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:158 %input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_7

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:159 %add_ln347_2 = add i14 %mul_ln347_1, i14 %zext_ln347_6

]]></Node>
<StgValue><ssdm name="add_ln347_2"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:160 %zext_ln347_8 = zext i14 %add_ln347_2

]]></Node>
<StgValue><ssdm name="zext_ln347_8"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:161 %input_0_addr_5 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_8

]]></Node>
<StgValue><ssdm name="input_0_addr_5"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:162 %add_ln347_3 = add i14 %mul_ln347_2, i14 %zext_ln347_6

]]></Node>
<StgValue><ssdm name="add_ln347_3"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:163 %zext_ln347_9 = zext i14 %add_ln347_3

]]></Node>
<StgValue><ssdm name="zext_ln347_9"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:164 %input_0_addr_10 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_9

]]></Node>
<StgValue><ssdm name="input_0_addr_10"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:165 %add_ln347_4 = add i14 %mul_ln347_3, i14 %zext_ln347_6

]]></Node>
<StgValue><ssdm name="add_ln347_4"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:166 %zext_ln347_10 = zext i14 %add_ln347_4

]]></Node>
<StgValue><ssdm name="zext_ln347_10"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:167 %input_0_addr_15 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_10

]]></Node>
<StgValue><ssdm name="input_0_addr_15"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:168 %add_ln347_5 = add i14 %mul_ln347_4, i14 %zext_ln347_6

]]></Node>
<StgValue><ssdm name="add_ln347_5"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:171 %input_1_addr = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_7

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:172 %input_1_addr_5 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_8

]]></Node>
<StgValue><ssdm name="input_1_addr_5"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:173 %input_1_addr_10 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_9

]]></Node>
<StgValue><ssdm name="input_1_addr_10"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:174 %input_1_addr_15 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_10

]]></Node>
<StgValue><ssdm name="input_1_addr_15"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:176 %input_2_addr = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_7

]]></Node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:177 %input_2_addr_5 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_8

]]></Node>
<StgValue><ssdm name="input_2_addr_5"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:178 %input_2_addr_10 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_9

]]></Node>
<StgValue><ssdm name="input_2_addr_10"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:179 %input_2_addr_15 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_10

]]></Node>
<StgValue><ssdm name="input_2_addr_15"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:181 %input_3_addr = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_7

]]></Node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:182 %input_3_addr_5 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_8

]]></Node>
<StgValue><ssdm name="input_3_addr_5"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:183 %input_3_addr_10 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_9

]]></Node>
<StgValue><ssdm name="input_3_addr_10"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:184 %input_3_addr_15 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_10

]]></Node>
<StgValue><ssdm name="input_3_addr_15"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="4">
<![CDATA[
for.inc55:187 %lshr_ln331_1_cast = zext i4 %lshr_ln331_1

]]></Node>
<StgValue><ssdm name="lshr_ln331_1_cast"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc55:188 %empty_60 = add i16 %empty_56, i16 %lshr_ln331_1_cast

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:223 %input_0_load = load i14 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:224 %input_1_load = load i14 %input_1_addr

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:225 %input_2_load = load i14 %input_2_addr

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:226 %input_3_load = load i14 %input_3_addr

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="6">
<![CDATA[
for.inc55:230 %zext_ln347_12 = zext i6 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln347_12"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:231 %add_ln347_6 = add i14 %mul_ln347, i14 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="add_ln347_6"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:232 %zext_ln347_13 = zext i14 %add_ln347_6

]]></Node>
<StgValue><ssdm name="zext_ln347_13"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:233 %input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_13

]]></Node>
<StgValue><ssdm name="input_0_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:234 %add_ln347_7 = add i14 %mul_ln347_1, i14 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="add_ln347_7"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:235 %zext_ln347_14 = zext i14 %add_ln347_7

]]></Node>
<StgValue><ssdm name="zext_ln347_14"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:236 %input_0_addr_6 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_14

]]></Node>
<StgValue><ssdm name="input_0_addr_6"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:237 %add_ln347_8 = add i14 %mul_ln347_2, i14 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="add_ln347_8"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:238 %zext_ln347_15 = zext i14 %add_ln347_8

]]></Node>
<StgValue><ssdm name="zext_ln347_15"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:239 %input_0_addr_11 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_15

]]></Node>
<StgValue><ssdm name="input_0_addr_11"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:240 %add_ln347_9 = add i14 %mul_ln347_3, i14 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="add_ln347_9"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:241 %zext_ln347_16 = zext i14 %add_ln347_9

]]></Node>
<StgValue><ssdm name="zext_ln347_16"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:242 %input_0_addr_16 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_16

]]></Node>
<StgValue><ssdm name="input_0_addr_16"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:243 %add_ln347_10 = add i14 %mul_ln347_4, i14 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="add_ln347_10"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:246 %input_1_addr_1 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_13

]]></Node>
<StgValue><ssdm name="input_1_addr_1"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:247 %input_1_addr_6 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_14

]]></Node>
<StgValue><ssdm name="input_1_addr_6"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:248 %input_1_addr_11 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_15

]]></Node>
<StgValue><ssdm name="input_1_addr_11"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:249 %input_1_addr_16 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_16

]]></Node>
<StgValue><ssdm name="input_1_addr_16"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:251 %input_2_addr_1 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_13

]]></Node>
<StgValue><ssdm name="input_2_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:252 %input_2_addr_6 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_14

]]></Node>
<StgValue><ssdm name="input_2_addr_6"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:253 %input_2_addr_11 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_15

]]></Node>
<StgValue><ssdm name="input_2_addr_11"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:254 %input_2_addr_16 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_16

]]></Node>
<StgValue><ssdm name="input_2_addr_16"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:256 %input_3_addr_1 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_13

]]></Node>
<StgValue><ssdm name="input_3_addr_1"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:257 %input_3_addr_6 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_14

]]></Node>
<StgValue><ssdm name="input_3_addr_6"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:258 %input_3_addr_11 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_15

]]></Node>
<StgValue><ssdm name="input_3_addr_11"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:259 %input_3_addr_16 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_16

]]></Node>
<StgValue><ssdm name="input_3_addr_16"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:261 %input_0_load_1 = load i14 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:262 %input_1_load_1 = load i14 %input_1_addr_1

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:263 %input_2_load_1 = load i14 %input_2_addr_1

]]></Node>
<StgValue><ssdm name="input_2_load_1"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:264 %input_3_load_1 = load i14 %input_3_addr_1

]]></Node>
<StgValue><ssdm name="input_3_load_1"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:267 %lshr_ln347_1 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln331_1, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln347_1"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="6">
<![CDATA[
for.inc55:268 %zext_ln347_18 = zext i6 %lshr_ln347_1

]]></Node>
<StgValue><ssdm name="zext_ln347_18"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:269 %add_ln347_11 = add i14 %mul_ln347, i14 %zext_ln347_18

]]></Node>
<StgValue><ssdm name="add_ln347_11"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:270 %zext_ln347_19 = zext i14 %add_ln347_11

]]></Node>
<StgValue><ssdm name="zext_ln347_19"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:271 %input_0_addr_2 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_19

]]></Node>
<StgValue><ssdm name="input_0_addr_2"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:272 %add_ln347_12 = add i14 %mul_ln347_1, i14 %zext_ln347_18

]]></Node>
<StgValue><ssdm name="add_ln347_12"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:273 %zext_ln347_20 = zext i14 %add_ln347_12

]]></Node>
<StgValue><ssdm name="zext_ln347_20"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:274 %input_0_addr_7 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_20

]]></Node>
<StgValue><ssdm name="input_0_addr_7"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:275 %add_ln347_13 = add i14 %mul_ln347_2, i14 %zext_ln347_18

]]></Node>
<StgValue><ssdm name="add_ln347_13"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:276 %zext_ln347_21 = zext i14 %add_ln347_13

]]></Node>
<StgValue><ssdm name="zext_ln347_21"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:277 %input_0_addr_12 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_21

]]></Node>
<StgValue><ssdm name="input_0_addr_12"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:278 %add_ln347_14 = add i14 %mul_ln347_3, i14 %zext_ln347_18

]]></Node>
<StgValue><ssdm name="add_ln347_14"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:279 %zext_ln347_22 = zext i14 %add_ln347_14

]]></Node>
<StgValue><ssdm name="zext_ln347_22"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:280 %input_0_addr_17 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_22

]]></Node>
<StgValue><ssdm name="input_0_addr_17"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:281 %add_ln347_15 = add i14 %mul_ln347_4, i14 %zext_ln347_18

]]></Node>
<StgValue><ssdm name="add_ln347_15"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:284 %input_1_addr_2 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_19

]]></Node>
<StgValue><ssdm name="input_1_addr_2"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:285 %input_1_addr_7 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_20

]]></Node>
<StgValue><ssdm name="input_1_addr_7"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:286 %input_1_addr_12 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_21

]]></Node>
<StgValue><ssdm name="input_1_addr_12"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:287 %input_1_addr_17 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_22

]]></Node>
<StgValue><ssdm name="input_1_addr_17"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:289 %input_2_addr_2 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_19

]]></Node>
<StgValue><ssdm name="input_2_addr_2"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:290 %input_2_addr_7 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_20

]]></Node>
<StgValue><ssdm name="input_2_addr_7"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:291 %input_2_addr_12 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_21

]]></Node>
<StgValue><ssdm name="input_2_addr_12"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:292 %input_2_addr_17 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_22

]]></Node>
<StgValue><ssdm name="input_2_addr_17"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:294 %input_3_addr_2 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_19

]]></Node>
<StgValue><ssdm name="input_3_addr_2"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:295 %input_3_addr_7 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_20

]]></Node>
<StgValue><ssdm name="input_3_addr_7"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:296 %input_3_addr_12 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_21

]]></Node>
<StgValue><ssdm name="input_3_addr_12"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:297 %input_3_addr_17 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_22

]]></Node>
<StgValue><ssdm name="input_3_addr_17"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:299 %input_0_load_2 = load i14 %input_0_addr_2

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:300 %input_1_load_2 = load i14 %input_1_addr_2

]]></Node>
<StgValue><ssdm name="input_1_load_2"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:301 %input_2_load_2 = load i14 %input_2_addr_2

]]></Node>
<StgValue><ssdm name="input_2_load_2"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:302 %input_3_load_2 = load i14 %input_3_addr_2

]]></Node>
<StgValue><ssdm name="input_3_load_2"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:305 %lshr_ln347_2 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln331, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln347_2"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="6">
<![CDATA[
for.inc55:306 %zext_ln347_24 = zext i6 %lshr_ln347_2

]]></Node>
<StgValue><ssdm name="zext_ln347_24"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:307 %add_ln347_16 = add i14 %mul_ln347, i14 %zext_ln347_24

]]></Node>
<StgValue><ssdm name="add_ln347_16"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:308 %zext_ln347_25 = zext i14 %add_ln347_16

]]></Node>
<StgValue><ssdm name="zext_ln347_25"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:309 %input_0_addr_3 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_25

]]></Node>
<StgValue><ssdm name="input_0_addr_3"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:310 %add_ln347_17 = add i14 %mul_ln347_1, i14 %zext_ln347_24

]]></Node>
<StgValue><ssdm name="add_ln347_17"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:311 %zext_ln347_26 = zext i14 %add_ln347_17

]]></Node>
<StgValue><ssdm name="zext_ln347_26"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:312 %input_0_addr_8 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_26

]]></Node>
<StgValue><ssdm name="input_0_addr_8"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:313 %add_ln347_18 = add i14 %mul_ln347_2, i14 %zext_ln347_24

]]></Node>
<StgValue><ssdm name="add_ln347_18"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:314 %zext_ln347_27 = zext i14 %add_ln347_18

]]></Node>
<StgValue><ssdm name="zext_ln347_27"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:315 %input_0_addr_13 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_27

]]></Node>
<StgValue><ssdm name="input_0_addr_13"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:316 %add_ln347_19 = add i14 %mul_ln347_3, i14 %zext_ln347_24

]]></Node>
<StgValue><ssdm name="add_ln347_19"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:317 %zext_ln347_28 = zext i14 %add_ln347_19

]]></Node>
<StgValue><ssdm name="zext_ln347_28"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:318 %input_0_addr_18 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_28

]]></Node>
<StgValue><ssdm name="input_0_addr_18"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:319 %add_ln347_20 = add i14 %mul_ln347_4, i14 %zext_ln347_24

]]></Node>
<StgValue><ssdm name="add_ln347_20"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:322 %input_1_addr_3 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_25

]]></Node>
<StgValue><ssdm name="input_1_addr_3"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:323 %input_1_addr_8 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_26

]]></Node>
<StgValue><ssdm name="input_1_addr_8"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:324 %input_1_addr_13 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_27

]]></Node>
<StgValue><ssdm name="input_1_addr_13"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:325 %input_1_addr_18 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_28

]]></Node>
<StgValue><ssdm name="input_1_addr_18"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:327 %input_2_addr_3 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_25

]]></Node>
<StgValue><ssdm name="input_2_addr_3"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:328 %input_2_addr_8 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_26

]]></Node>
<StgValue><ssdm name="input_2_addr_8"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:329 %input_2_addr_13 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_27

]]></Node>
<StgValue><ssdm name="input_2_addr_13"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:330 %input_2_addr_18 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_28

]]></Node>
<StgValue><ssdm name="input_2_addr_18"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:332 %input_3_addr_3 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_25

]]></Node>
<StgValue><ssdm name="input_3_addr_3"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:333 %input_3_addr_8 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_26

]]></Node>
<StgValue><ssdm name="input_3_addr_8"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:334 %input_3_addr_13 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_27

]]></Node>
<StgValue><ssdm name="input_3_addr_13"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:335 %input_3_addr_18 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_28

]]></Node>
<StgValue><ssdm name="input_3_addr_18"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:337 %input_0_load_3 = load i14 %input_0_addr_3

]]></Node>
<StgValue><ssdm name="input_0_load_3"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:338 %input_1_load_3 = load i14 %input_1_addr_3

]]></Node>
<StgValue><ssdm name="input_1_load_3"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:339 %input_2_load_3 = load i14 %input_2_addr_3

]]></Node>
<StgValue><ssdm name="input_2_load_3"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:340 %input_3_load_3 = load i14 %input_3_addr_3

]]></Node>
<StgValue><ssdm name="input_3_load_3"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc55:343 %add_ln347 = add i6 %lshr_ln, i6 1

]]></Node>
<StgValue><ssdm name="add_ln347"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="6">
<![CDATA[
for.inc55:344 %zext_ln347_30 = zext i6 %add_ln347

]]></Node>
<StgValue><ssdm name="zext_ln347_30"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:345 %add_ln347_21 = add i14 %mul_ln347, i14 %zext_ln347_30

]]></Node>
<StgValue><ssdm name="add_ln347_21"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:346 %zext_ln347_31 = zext i14 %add_ln347_21

]]></Node>
<StgValue><ssdm name="zext_ln347_31"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:347 %input_0_addr_4 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_31

]]></Node>
<StgValue><ssdm name="input_0_addr_4"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:348 %add_ln347_22 = add i14 %mul_ln347_1, i14 %zext_ln347_30

]]></Node>
<StgValue><ssdm name="add_ln347_22"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:349 %zext_ln347_32 = zext i14 %add_ln347_22

]]></Node>
<StgValue><ssdm name="zext_ln347_32"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:350 %input_0_addr_9 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_32

]]></Node>
<StgValue><ssdm name="input_0_addr_9"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:351 %add_ln347_23 = add i14 %mul_ln347_2, i14 %zext_ln347_30

]]></Node>
<StgValue><ssdm name="add_ln347_23"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:352 %zext_ln347_33 = zext i14 %add_ln347_23

]]></Node>
<StgValue><ssdm name="zext_ln347_33"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:353 %input_0_addr_14 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_33

]]></Node>
<StgValue><ssdm name="input_0_addr_14"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:354 %add_ln347_24 = add i14 %mul_ln347_3, i14 %zext_ln347_30

]]></Node>
<StgValue><ssdm name="add_ln347_24"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:355 %zext_ln347_34 = zext i14 %add_ln347_24

]]></Node>
<StgValue><ssdm name="zext_ln347_34"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:356 %input_0_addr_19 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_34

]]></Node>
<StgValue><ssdm name="input_0_addr_19"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc55:357 %add_ln347_25 = add i14 %mul_ln347_4, i14 %zext_ln347_30

]]></Node>
<StgValue><ssdm name="add_ln347_25"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:360 %input_1_addr_4 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_31

]]></Node>
<StgValue><ssdm name="input_1_addr_4"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:361 %input_1_addr_9 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_32

]]></Node>
<StgValue><ssdm name="input_1_addr_9"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:362 %input_1_addr_14 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_33

]]></Node>
<StgValue><ssdm name="input_1_addr_14"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:363 %input_1_addr_19 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_34

]]></Node>
<StgValue><ssdm name="input_1_addr_19"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:365 %input_2_addr_4 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_31

]]></Node>
<StgValue><ssdm name="input_2_addr_4"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:366 %input_2_addr_9 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_32

]]></Node>
<StgValue><ssdm name="input_2_addr_9"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:367 %input_2_addr_14 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_33

]]></Node>
<StgValue><ssdm name="input_2_addr_14"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:368 %input_2_addr_19 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_34

]]></Node>
<StgValue><ssdm name="input_2_addr_19"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:370 %input_3_addr_4 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_31

]]></Node>
<StgValue><ssdm name="input_3_addr_4"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:371 %input_3_addr_9 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_32

]]></Node>
<StgValue><ssdm name="input_3_addr_9"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:372 %input_3_addr_14 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_33

]]></Node>
<StgValue><ssdm name="input_3_addr_14"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:373 %input_3_addr_19 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_34

]]></Node>
<StgValue><ssdm name="input_3_addr_19"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:375 %input_0_load_4 = load i14 %input_0_addr_4

]]></Node>
<StgValue><ssdm name="input_0_load_4"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:376 %input_1_load_4 = load i14 %input_1_addr_4

]]></Node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:377 %input_2_load_4 = load i14 %input_2_addr_4

]]></Node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:378 %input_3_load_4 = load i14 %input_3_addr_4

]]></Node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:381 %input_0_load_5 = load i14 %input_0_addr_5

]]></Node>
<StgValue><ssdm name="input_0_load_5"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:382 %input_1_load_5 = load i14 %input_1_addr_5

]]></Node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:383 %input_2_load_5 = load i14 %input_2_addr_5

]]></Node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:384 %input_3_load_5 = load i14 %input_3_addr_5

]]></Node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:387 %input_0_load_6 = load i14 %input_0_addr_6

]]></Node>
<StgValue><ssdm name="input_0_load_6"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:388 %input_1_load_6 = load i14 %input_1_addr_6

]]></Node>
<StgValue><ssdm name="input_1_load_6"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:389 %input_2_load_6 = load i14 %input_2_addr_6

]]></Node>
<StgValue><ssdm name="input_2_load_6"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:390 %input_3_load_6 = load i14 %input_3_addr_6

]]></Node>
<StgValue><ssdm name="input_3_load_6"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:393 %input_0_load_7 = load i14 %input_0_addr_7

]]></Node>
<StgValue><ssdm name="input_0_load_7"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:394 %input_1_load_7 = load i14 %input_1_addr_7

]]></Node>
<StgValue><ssdm name="input_1_load_7"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:395 %input_2_load_7 = load i14 %input_2_addr_7

]]></Node>
<StgValue><ssdm name="input_2_load_7"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:396 %input_3_load_7 = load i14 %input_3_addr_7

]]></Node>
<StgValue><ssdm name="input_3_load_7"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:399 %input_0_load_8 = load i14 %input_0_addr_8

]]></Node>
<StgValue><ssdm name="input_0_load_8"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:400 %input_1_load_8 = load i14 %input_1_addr_8

]]></Node>
<StgValue><ssdm name="input_1_load_8"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:401 %input_2_load_8 = load i14 %input_2_addr_8

]]></Node>
<StgValue><ssdm name="input_2_load_8"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:402 %input_3_load_8 = load i14 %input_3_addr_8

]]></Node>
<StgValue><ssdm name="input_3_load_8"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:405 %input_0_load_9 = load i14 %input_0_addr_9

]]></Node>
<StgValue><ssdm name="input_0_load_9"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:406 %input_1_load_9 = load i14 %input_1_addr_9

]]></Node>
<StgValue><ssdm name="input_1_load_9"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:407 %input_2_load_9 = load i14 %input_2_addr_9

]]></Node>
<StgValue><ssdm name="input_2_load_9"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:408 %input_3_load_9 = load i14 %input_3_addr_9

]]></Node>
<StgValue><ssdm name="input_3_load_9"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:411 %input_0_load_10 = load i14 %input_0_addr_10

]]></Node>
<StgValue><ssdm name="input_0_load_10"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:412 %input_1_load_10 = load i14 %input_1_addr_10

]]></Node>
<StgValue><ssdm name="input_1_load_10"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:413 %input_2_load_10 = load i14 %input_2_addr_10

]]></Node>
<StgValue><ssdm name="input_2_load_10"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:414 %input_3_load_10 = load i14 %input_3_addr_10

]]></Node>
<StgValue><ssdm name="input_3_load_10"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:417 %input_0_load_11 = load i14 %input_0_addr_11

]]></Node>
<StgValue><ssdm name="input_0_load_11"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:418 %input_1_load_11 = load i14 %input_1_addr_11

]]></Node>
<StgValue><ssdm name="input_1_load_11"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:419 %input_2_load_11 = load i14 %input_2_addr_11

]]></Node>
<StgValue><ssdm name="input_2_load_11"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:420 %input_3_load_11 = load i14 %input_3_addr_11

]]></Node>
<StgValue><ssdm name="input_3_load_11"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:423 %input_0_load_12 = load i14 %input_0_addr_12

]]></Node>
<StgValue><ssdm name="input_0_load_12"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:424 %input_1_load_12 = load i14 %input_1_addr_12

]]></Node>
<StgValue><ssdm name="input_1_load_12"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:425 %input_2_load_12 = load i14 %input_2_addr_12

]]></Node>
<StgValue><ssdm name="input_2_load_12"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:426 %input_3_load_12 = load i14 %input_3_addr_12

]]></Node>
<StgValue><ssdm name="input_3_load_12"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:429 %input_0_load_13 = load i14 %input_0_addr_13

]]></Node>
<StgValue><ssdm name="input_0_load_13"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:430 %input_1_load_13 = load i14 %input_1_addr_13

]]></Node>
<StgValue><ssdm name="input_1_load_13"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:431 %input_2_load_13 = load i14 %input_2_addr_13

]]></Node>
<StgValue><ssdm name="input_2_load_13"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:432 %input_3_load_13 = load i14 %input_3_addr_13

]]></Node>
<StgValue><ssdm name="input_3_load_13"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:435 %input_0_load_14 = load i14 %input_0_addr_14

]]></Node>
<StgValue><ssdm name="input_0_load_14"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:436 %input_1_load_14 = load i14 %input_1_addr_14

]]></Node>
<StgValue><ssdm name="input_1_load_14"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:437 %input_2_load_14 = load i14 %input_2_addr_14

]]></Node>
<StgValue><ssdm name="input_2_load_14"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:438 %input_3_load_14 = load i14 %input_3_addr_14

]]></Node>
<StgValue><ssdm name="input_3_load_14"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:441 %input_0_load_15 = load i14 %input_0_addr_15

]]></Node>
<StgValue><ssdm name="input_0_load_15"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:442 %input_1_load_15 = load i14 %input_1_addr_15

]]></Node>
<StgValue><ssdm name="input_1_load_15"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:443 %input_2_load_15 = load i14 %input_2_addr_15

]]></Node>
<StgValue><ssdm name="input_2_load_15"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:444 %input_3_load_15 = load i14 %input_3_addr_15

]]></Node>
<StgValue><ssdm name="input_3_load_15"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:447 %input_0_load_16 = load i14 %input_0_addr_16

]]></Node>
<StgValue><ssdm name="input_0_load_16"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:448 %input_1_load_16 = load i14 %input_1_addr_16

]]></Node>
<StgValue><ssdm name="input_1_load_16"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:449 %input_2_load_16 = load i14 %input_2_addr_16

]]></Node>
<StgValue><ssdm name="input_2_load_16"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:450 %input_3_load_16 = load i14 %input_3_addr_16

]]></Node>
<StgValue><ssdm name="input_3_load_16"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:453 %input_0_load_17 = load i14 %input_0_addr_17

]]></Node>
<StgValue><ssdm name="input_0_load_17"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:454 %input_1_load_17 = load i14 %input_1_addr_17

]]></Node>
<StgValue><ssdm name="input_1_load_17"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:455 %input_2_load_17 = load i14 %input_2_addr_17

]]></Node>
<StgValue><ssdm name="input_2_load_17"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:456 %input_3_load_17 = load i14 %input_3_addr_17

]]></Node>
<StgValue><ssdm name="input_3_load_17"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:459 %input_0_load_18 = load i14 %input_0_addr_18

]]></Node>
<StgValue><ssdm name="input_0_load_18"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:460 %input_1_load_18 = load i14 %input_1_addr_18

]]></Node>
<StgValue><ssdm name="input_1_load_18"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:461 %input_2_load_18 = load i14 %input_2_addr_18

]]></Node>
<StgValue><ssdm name="input_2_load_18"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:462 %input_3_load_18 = load i14 %input_3_addr_18

]]></Node>
<StgValue><ssdm name="input_3_load_18"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:465 %input_0_load_19 = load i14 %input_0_addr_19

]]></Node>
<StgValue><ssdm name="input_0_load_19"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:466 %input_1_load_19 = load i14 %input_1_addr_19

]]></Node>
<StgValue><ssdm name="input_1_load_19"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:467 %input_2_load_19 = load i14 %input_2_addr_19

]]></Node>
<StgValue><ssdm name="input_2_load_19"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:468 %input_3_load_19 = load i14 %input_3_addr_19

]]></Node>
<StgValue><ssdm name="input_3_load_19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="411" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:31 %empty_30 = add i17 %empty_29, i17 20

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:32 %p_cast11 = zext i17 %empty_30

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:33 %weight_addr = getelementptr i32 %weight, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="weight_addr"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:38 %empty_32 = add i17 %empty_29, i17 2

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:39 %p_cast13 = zext i17 %empty_32

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:40 %weight_addr_3 = getelementptr i32 %weight, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="weight_addr_3"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:47 %empty_35 = add i17 %empty_29, i17 5

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:48 %p_cast16 = zext i17 %empty_35

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:49 %weight_addr_6 = getelementptr i32 %weight, i64 0, i64 %p_cast16

]]></Node>
<StgValue><ssdm name="weight_addr_6"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:77 %empty_45 = add i17 %empty_29, i17 15

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:78 %p_cast26 = zext i17 %empty_45

]]></Node>
<StgValue><ssdm name="p_cast26"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:79 %weight_addr_16 = getelementptr i32 %weight, i64 0, i64 %p_cast26

]]></Node>
<StgValue><ssdm name="weight_addr_16"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:80 %empty_46 = add i17 %empty_29, i17 16

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:81 %p_cast27 = zext i17 %empty_46

]]></Node>
<StgValue><ssdm name="p_cast27"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:82 %weight_addr_17 = getelementptr i32 %weight, i64 0, i64 %p_cast27

]]></Node>
<StgValue><ssdm name="weight_addr_17"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:83 %empty_47 = add i17 %empty_29, i17 17

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:84 %p_cast28 = zext i17 %empty_47

]]></Node>
<StgValue><ssdm name="p_cast28"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:85 %weight_addr_18 = getelementptr i32 %weight, i64 0, i64 %p_cast28

]]></Node>
<StgValue><ssdm name="weight_addr_18"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:86 %empty_48 = add i17 %empty_29, i17 18

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:87 %p_cast29 = zext i17 %empty_48

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:88 %weight_addr_19 = getelementptr i32 %weight, i64 0, i64 %p_cast29

]]></Node>
<StgValue><ssdm name="weight_addr_19"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:89 %empty_49 = add i17 %empty_29, i17 19

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:90 %p_cast30 = zext i17 %empty_49

]]></Node>
<StgValue><ssdm name="p_cast30"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:91 %weight_addr_20 = getelementptr i32 %weight, i64 0, i64 %p_cast30

]]></Node>
<StgValue><ssdm name="weight_addr_20"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:92 %empty_50 = add i17 %empty_29, i17 21

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:93 %p_cast31 = zext i17 %empty_50

]]></Node>
<StgValue><ssdm name="p_cast31"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:94 %weight_addr_21 = getelementptr i32 %weight, i64 0, i64 %p_cast31

]]></Node>
<StgValue><ssdm name="weight_addr_21"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:95 %empty_51 = add i17 %empty_29, i17 22

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:96 %p_cast32 = zext i17 %empty_51

]]></Node>
<StgValue><ssdm name="p_cast32"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:97 %weight_addr_22 = getelementptr i32 %weight, i64 0, i64 %p_cast32

]]></Node>
<StgValue><ssdm name="weight_addr_22"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:98 %empty_52 = add i17 %empty_29, i17 23

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:99 %p_cast33 = zext i17 %empty_52

]]></Node>
<StgValue><ssdm name="p_cast33"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:100 %weight_addr_23 = getelementptr i32 %weight, i64 0, i64 %p_cast33

]]></Node>
<StgValue><ssdm name="weight_addr_23"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55:101 %empty_53 = add i17 %empty_29, i17 24

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="17">
<![CDATA[
for.inc55:102 %p_cast34 = zext i17 %empty_53

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:103 %weight_addr_24 = getelementptr i32 %weight, i64 0, i64 %p_cast34

]]></Node>
<StgValue><ssdm name="weight_addr_24"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:104 %weight_load = load i17 %weight_addr_1

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:105 %weight_load_1 = load i17 %weight_addr_2

]]></Node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:106 %weight_load_2 = load i17 %weight_addr_3

]]></Node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:107 %weight_load_3 = load i17 %weight_addr_4

]]></Node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:108 %weight_load_4 = load i17 %weight_addr_5

]]></Node>
<StgValue><ssdm name="weight_load_4"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:109 %weight_load_5 = load i17 %weight_addr_6

]]></Node>
<StgValue><ssdm name="weight_load_5"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:110 %weight_load_6 = load i17 %weight_addr_7

]]></Node>
<StgValue><ssdm name="weight_load_6"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:111 %weight_load_7 = load i17 %weight_addr_8

]]></Node>
<StgValue><ssdm name="weight_load_7"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:112 %weight_load_8 = load i17 %weight_addr_9

]]></Node>
<StgValue><ssdm name="weight_load_8"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:113 %weight_load_9 = load i17 %weight_addr_10

]]></Node>
<StgValue><ssdm name="weight_load_9"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:114 %weight_load_10 = load i17 %weight_addr_11

]]></Node>
<StgValue><ssdm name="weight_load_10"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:115 %weight_load_11 = load i17 %weight_addr_12

]]></Node>
<StgValue><ssdm name="weight_load_11"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:116 %weight_load_12 = load i17 %weight_addr_13

]]></Node>
<StgValue><ssdm name="weight_load_12"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:117 %weight_load_13 = load i17 %weight_addr_14

]]></Node>
<StgValue><ssdm name="weight_load_13"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:118 %weight_load_14 = load i17 %weight_addr_15

]]></Node>
<StgValue><ssdm name="weight_load_14"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:119 %weight_load_15 = load i17 %weight_addr_16

]]></Node>
<StgValue><ssdm name="weight_load_15"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:120 %weight_load_16 = load i17 %weight_addr_17

]]></Node>
<StgValue><ssdm name="weight_load_16"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:121 %weight_load_17 = load i17 %weight_addr_18

]]></Node>
<StgValue><ssdm name="weight_load_17"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:122 %weight_load_18 = load i17 %weight_addr_19

]]></Node>
<StgValue><ssdm name="weight_load_18"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:123 %weight_load_19 = load i17 %weight_addr_20

]]></Node>
<StgValue><ssdm name="weight_load_19"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:124 %weight_load_20 = load i17 %weight_addr

]]></Node>
<StgValue><ssdm name="weight_load_20"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:125 %weight_load_21 = load i17 %weight_addr_21

]]></Node>
<StgValue><ssdm name="weight_load_21"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:126 %weight_load_22 = load i17 %weight_addr_22

]]></Node>
<StgValue><ssdm name="weight_load_22"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:127 %weight_load_23 = load i17 %weight_addr_23

]]></Node>
<StgValue><ssdm name="weight_load_23"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:128 %weight_load_24 = load i17 %weight_addr_24

]]></Node>
<StgValue><ssdm name="weight_load_24"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:169 %zext_ln347_11 = zext i14 %add_ln347_5

]]></Node>
<StgValue><ssdm name="zext_ln347_11"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:170 %input_0_addr_20 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_11

]]></Node>
<StgValue><ssdm name="input_0_addr_20"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:175 %input_1_addr_20 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_11

]]></Node>
<StgValue><ssdm name="input_1_addr_20"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:180 %input_2_addr_20 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_11

]]></Node>
<StgValue><ssdm name="input_2_addr_20"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:185 %input_3_addr_20 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_11

]]></Node>
<StgValue><ssdm name="input_3_addr_20"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:223 %input_0_load = load i14 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:224 %input_1_load = load i14 %input_1_addr

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:225 %input_2_load = load i14 %input_2_addr

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:226 %input_3_load = load i14 %input_3_addr

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:227 %tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load, i2 1, i32 %input_1_load, i2 2, i32 %input_2_load, i2 3, i32 %input_3_load, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:244 %zext_ln347_17 = zext i14 %add_ln347_10

]]></Node>
<StgValue><ssdm name="zext_ln347_17"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:245 %input_0_addr_21 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_17

]]></Node>
<StgValue><ssdm name="input_0_addr_21"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:250 %input_1_addr_21 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_17

]]></Node>
<StgValue><ssdm name="input_1_addr_21"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:255 %input_2_addr_21 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_17

]]></Node>
<StgValue><ssdm name="input_2_addr_21"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:260 %input_3_addr_21 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_17

]]></Node>
<StgValue><ssdm name="input_3_addr_21"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:261 %input_0_load_1 = load i14 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:262 %input_1_load_1 = load i14 %input_1_addr_1

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:263 %input_2_load_1 = load i14 %input_2_addr_1

]]></Node>
<StgValue><ssdm name="input_2_load_1"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:264 %input_3_load_1 = load i14 %input_3_addr_1

]]></Node>
<StgValue><ssdm name="input_3_load_1"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:265 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_1, i2 0, i32 %input_1_load_1, i2 1, i32 %input_2_load_1, i2 2, i32 %input_3_load_1, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:282 %zext_ln347_23 = zext i14 %add_ln347_15

]]></Node>
<StgValue><ssdm name="zext_ln347_23"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:283 %input_0_addr_22 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_23

]]></Node>
<StgValue><ssdm name="input_0_addr_22"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:288 %input_1_addr_22 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_23

]]></Node>
<StgValue><ssdm name="input_1_addr_22"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:293 %input_2_addr_22 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_23

]]></Node>
<StgValue><ssdm name="input_2_addr_22"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:298 %input_3_addr_22 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_23

]]></Node>
<StgValue><ssdm name="input_3_addr_22"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:299 %input_0_load_2 = load i14 %input_0_addr_2

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:300 %input_1_load_2 = load i14 %input_1_addr_2

]]></Node>
<StgValue><ssdm name="input_1_load_2"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:301 %input_2_load_2 = load i14 %input_2_addr_2

]]></Node>
<StgValue><ssdm name="input_2_load_2"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:302 %input_3_load_2 = load i14 %input_3_addr_2

]]></Node>
<StgValue><ssdm name="input_3_load_2"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:303 %tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_2, i2 3, i32 %input_1_load_2, i2 0, i32 %input_2_load_2, i2 1, i32 %input_3_load_2, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:320 %zext_ln347_29 = zext i14 %add_ln347_20

]]></Node>
<StgValue><ssdm name="zext_ln347_29"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:321 %input_0_addr_23 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_29

]]></Node>
<StgValue><ssdm name="input_0_addr_23"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:326 %input_1_addr_23 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_29

]]></Node>
<StgValue><ssdm name="input_1_addr_23"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:331 %input_2_addr_23 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_29

]]></Node>
<StgValue><ssdm name="input_2_addr_23"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:336 %input_3_addr_23 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_29

]]></Node>
<StgValue><ssdm name="input_3_addr_23"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:337 %input_0_load_3 = load i14 %input_0_addr_3

]]></Node>
<StgValue><ssdm name="input_0_load_3"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:338 %input_1_load_3 = load i14 %input_1_addr_3

]]></Node>
<StgValue><ssdm name="input_1_load_3"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:339 %input_2_load_3 = load i14 %input_2_addr_3

]]></Node>
<StgValue><ssdm name="input_2_load_3"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:340 %input_3_load_3 = load i14 %input_3_addr_3

]]></Node>
<StgValue><ssdm name="input_3_load_3"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:341 %tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_3, i2 2, i32 %input_1_load_3, i2 3, i32 %input_2_load_3, i2 0, i32 %input_3_load_3, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="14">
<![CDATA[
for.inc55:358 %zext_ln347_35 = zext i14 %add_ln347_25

]]></Node>
<StgValue><ssdm name="zext_ln347_35"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:359 %input_0_addr_24 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_35

]]></Node>
<StgValue><ssdm name="input_0_addr_24"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:364 %input_1_addr_24 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_35

]]></Node>
<StgValue><ssdm name="input_1_addr_24"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:369 %input_2_addr_24 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_35

]]></Node>
<StgValue><ssdm name="input_2_addr_24"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:374 %input_3_addr_24 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_35

]]></Node>
<StgValue><ssdm name="input_3_addr_24"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:375 %input_0_load_4 = load i14 %input_0_addr_4

]]></Node>
<StgValue><ssdm name="input_0_load_4"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:376 %input_1_load_4 = load i14 %input_1_addr_4

]]></Node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:377 %input_2_load_4 = load i14 %input_2_addr_4

]]></Node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:378 %input_3_load_4 = load i14 %input_3_addr_4

]]></Node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:379 %tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_4, i2 1, i32 %input_1_load_4, i2 2, i32 %input_2_load_4, i2 3, i32 %input_3_load_4, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:381 %input_0_load_5 = load i14 %input_0_addr_5

]]></Node>
<StgValue><ssdm name="input_0_load_5"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:382 %input_1_load_5 = load i14 %input_1_addr_5

]]></Node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:383 %input_2_load_5 = load i14 %input_2_addr_5

]]></Node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:384 %input_3_load_5 = load i14 %input_3_addr_5

]]></Node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:385 %tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_5, i2 1, i32 %input_1_load_5, i2 2, i32 %input_2_load_5, i2 3, i32 %input_3_load_5, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:387 %input_0_load_6 = load i14 %input_0_addr_6

]]></Node>
<StgValue><ssdm name="input_0_load_6"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:388 %input_1_load_6 = load i14 %input_1_addr_6

]]></Node>
<StgValue><ssdm name="input_1_load_6"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:389 %input_2_load_6 = load i14 %input_2_addr_6

]]></Node>
<StgValue><ssdm name="input_2_load_6"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:390 %input_3_load_6 = load i14 %input_3_addr_6

]]></Node>
<StgValue><ssdm name="input_3_load_6"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:391 %tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_6, i2 0, i32 %input_1_load_6, i2 1, i32 %input_2_load_6, i2 2, i32 %input_3_load_6, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:393 %input_0_load_7 = load i14 %input_0_addr_7

]]></Node>
<StgValue><ssdm name="input_0_load_7"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:394 %input_1_load_7 = load i14 %input_1_addr_7

]]></Node>
<StgValue><ssdm name="input_1_load_7"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:395 %input_2_load_7 = load i14 %input_2_addr_7

]]></Node>
<StgValue><ssdm name="input_2_load_7"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:396 %input_3_load_7 = load i14 %input_3_addr_7

]]></Node>
<StgValue><ssdm name="input_3_load_7"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:397 %tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_7, i2 3, i32 %input_1_load_7, i2 0, i32 %input_2_load_7, i2 1, i32 %input_3_load_7, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:399 %input_0_load_8 = load i14 %input_0_addr_8

]]></Node>
<StgValue><ssdm name="input_0_load_8"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:400 %input_1_load_8 = load i14 %input_1_addr_8

]]></Node>
<StgValue><ssdm name="input_1_load_8"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:401 %input_2_load_8 = load i14 %input_2_addr_8

]]></Node>
<StgValue><ssdm name="input_2_load_8"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:402 %input_3_load_8 = load i14 %input_3_addr_8

]]></Node>
<StgValue><ssdm name="input_3_load_8"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:403 %tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_8, i2 2, i32 %input_1_load_8, i2 3, i32 %input_2_load_8, i2 0, i32 %input_3_load_8, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:405 %input_0_load_9 = load i14 %input_0_addr_9

]]></Node>
<StgValue><ssdm name="input_0_load_9"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:406 %input_1_load_9 = load i14 %input_1_addr_9

]]></Node>
<StgValue><ssdm name="input_1_load_9"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:407 %input_2_load_9 = load i14 %input_2_addr_9

]]></Node>
<StgValue><ssdm name="input_2_load_9"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:408 %input_3_load_9 = load i14 %input_3_addr_9

]]></Node>
<StgValue><ssdm name="input_3_load_9"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:409 %tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_9, i2 1, i32 %input_1_load_9, i2 2, i32 %input_2_load_9, i2 3, i32 %input_3_load_9, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:411 %input_0_load_10 = load i14 %input_0_addr_10

]]></Node>
<StgValue><ssdm name="input_0_load_10"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:412 %input_1_load_10 = load i14 %input_1_addr_10

]]></Node>
<StgValue><ssdm name="input_1_load_10"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:413 %input_2_load_10 = load i14 %input_2_addr_10

]]></Node>
<StgValue><ssdm name="input_2_load_10"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:414 %input_3_load_10 = load i14 %input_3_addr_10

]]></Node>
<StgValue><ssdm name="input_3_load_10"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:415 %tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_10, i2 1, i32 %input_1_load_10, i2 2, i32 %input_2_load_10, i2 3, i32 %input_3_load_10, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:417 %input_0_load_11 = load i14 %input_0_addr_11

]]></Node>
<StgValue><ssdm name="input_0_load_11"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:418 %input_1_load_11 = load i14 %input_1_addr_11

]]></Node>
<StgValue><ssdm name="input_1_load_11"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:419 %input_2_load_11 = load i14 %input_2_addr_11

]]></Node>
<StgValue><ssdm name="input_2_load_11"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:420 %input_3_load_11 = load i14 %input_3_addr_11

]]></Node>
<StgValue><ssdm name="input_3_load_11"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:421 %tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_11, i2 0, i32 %input_1_load_11, i2 1, i32 %input_2_load_11, i2 2, i32 %input_3_load_11, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:423 %input_0_load_12 = load i14 %input_0_addr_12

]]></Node>
<StgValue><ssdm name="input_0_load_12"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:424 %input_1_load_12 = load i14 %input_1_addr_12

]]></Node>
<StgValue><ssdm name="input_1_load_12"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:425 %input_2_load_12 = load i14 %input_2_addr_12

]]></Node>
<StgValue><ssdm name="input_2_load_12"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:426 %input_3_load_12 = load i14 %input_3_addr_12

]]></Node>
<StgValue><ssdm name="input_3_load_12"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:427 %tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_12, i2 3, i32 %input_1_load_12, i2 0, i32 %input_2_load_12, i2 1, i32 %input_3_load_12, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:429 %input_0_load_13 = load i14 %input_0_addr_13

]]></Node>
<StgValue><ssdm name="input_0_load_13"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:430 %input_1_load_13 = load i14 %input_1_addr_13

]]></Node>
<StgValue><ssdm name="input_1_load_13"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:431 %input_2_load_13 = load i14 %input_2_addr_13

]]></Node>
<StgValue><ssdm name="input_2_load_13"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:432 %input_3_load_13 = load i14 %input_3_addr_13

]]></Node>
<StgValue><ssdm name="input_3_load_13"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:433 %tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_13, i2 2, i32 %input_1_load_13, i2 3, i32 %input_2_load_13, i2 0, i32 %input_3_load_13, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:435 %input_0_load_14 = load i14 %input_0_addr_14

]]></Node>
<StgValue><ssdm name="input_0_load_14"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:436 %input_1_load_14 = load i14 %input_1_addr_14

]]></Node>
<StgValue><ssdm name="input_1_load_14"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:437 %input_2_load_14 = load i14 %input_2_addr_14

]]></Node>
<StgValue><ssdm name="input_2_load_14"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:438 %input_3_load_14 = load i14 %input_3_addr_14

]]></Node>
<StgValue><ssdm name="input_3_load_14"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:439 %tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_14, i2 1, i32 %input_1_load_14, i2 2, i32 %input_2_load_14, i2 3, i32 %input_3_load_14, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:441 %input_0_load_15 = load i14 %input_0_addr_15

]]></Node>
<StgValue><ssdm name="input_0_load_15"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:442 %input_1_load_15 = load i14 %input_1_addr_15

]]></Node>
<StgValue><ssdm name="input_1_load_15"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:443 %input_2_load_15 = load i14 %input_2_addr_15

]]></Node>
<StgValue><ssdm name="input_2_load_15"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:444 %input_3_load_15 = load i14 %input_3_addr_15

]]></Node>
<StgValue><ssdm name="input_3_load_15"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:445 %tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_15, i2 1, i32 %input_1_load_15, i2 2, i32 %input_2_load_15, i2 3, i32 %input_3_load_15, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:447 %input_0_load_16 = load i14 %input_0_addr_16

]]></Node>
<StgValue><ssdm name="input_0_load_16"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:448 %input_1_load_16 = load i14 %input_1_addr_16

]]></Node>
<StgValue><ssdm name="input_1_load_16"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:449 %input_2_load_16 = load i14 %input_2_addr_16

]]></Node>
<StgValue><ssdm name="input_2_load_16"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:450 %input_3_load_16 = load i14 %input_3_addr_16

]]></Node>
<StgValue><ssdm name="input_3_load_16"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:451 %tmp_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_16, i2 0, i32 %input_1_load_16, i2 1, i32 %input_2_load_16, i2 2, i32 %input_3_load_16, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:453 %input_0_load_17 = load i14 %input_0_addr_17

]]></Node>
<StgValue><ssdm name="input_0_load_17"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:454 %input_1_load_17 = load i14 %input_1_addr_17

]]></Node>
<StgValue><ssdm name="input_1_load_17"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:455 %input_2_load_17 = load i14 %input_2_addr_17

]]></Node>
<StgValue><ssdm name="input_2_load_17"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:456 %input_3_load_17 = load i14 %input_3_addr_17

]]></Node>
<StgValue><ssdm name="input_3_load_17"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:457 %tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_17, i2 3, i32 %input_1_load_17, i2 0, i32 %input_2_load_17, i2 1, i32 %input_3_load_17, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:459 %input_0_load_18 = load i14 %input_0_addr_18

]]></Node>
<StgValue><ssdm name="input_0_load_18"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:460 %input_1_load_18 = load i14 %input_1_addr_18

]]></Node>
<StgValue><ssdm name="input_1_load_18"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:461 %input_2_load_18 = load i14 %input_2_addr_18

]]></Node>
<StgValue><ssdm name="input_2_load_18"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:462 %input_3_load_18 = load i14 %input_3_addr_18

]]></Node>
<StgValue><ssdm name="input_3_load_18"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:463 %tmp_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_18, i2 2, i32 %input_1_load_18, i2 3, i32 %input_2_load_18, i2 0, i32 %input_3_load_18, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:465 %input_0_load_19 = load i14 %input_0_addr_19

]]></Node>
<StgValue><ssdm name="input_0_load_19"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:466 %input_1_load_19 = load i14 %input_1_addr_19

]]></Node>
<StgValue><ssdm name="input_1_load_19"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:467 %input_2_load_19 = load i14 %input_2_addr_19

]]></Node>
<StgValue><ssdm name="input_2_load_19"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:468 %input_3_load_19 = load i14 %input_3_addr_19

]]></Node>
<StgValue><ssdm name="input_3_load_19"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:469 %tmp_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_19, i2 1, i32 %input_1_load_19, i2 2, i32 %input_2_load_19, i2 3, i32 %input_3_load_19, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:471 %input_0_load_20 = load i14 %input_0_addr_20

]]></Node>
<StgValue><ssdm name="input_0_load_20"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:472 %input_1_load_20 = load i14 %input_1_addr_20

]]></Node>
<StgValue><ssdm name="input_1_load_20"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:473 %input_2_load_20 = load i14 %input_2_addr_20

]]></Node>
<StgValue><ssdm name="input_2_load_20"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:474 %input_3_load_20 = load i14 %input_3_addr_20

]]></Node>
<StgValue><ssdm name="input_3_load_20"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:477 %input_0_load_21 = load i14 %input_0_addr_21

]]></Node>
<StgValue><ssdm name="input_0_load_21"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:478 %input_1_load_21 = load i14 %input_1_addr_21

]]></Node>
<StgValue><ssdm name="input_1_load_21"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:479 %input_2_load_21 = load i14 %input_2_addr_21

]]></Node>
<StgValue><ssdm name="input_2_load_21"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:480 %input_3_load_21 = load i14 %input_3_addr_21

]]></Node>
<StgValue><ssdm name="input_3_load_21"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:483 %input_0_load_22 = load i14 %input_0_addr_22

]]></Node>
<StgValue><ssdm name="input_0_load_22"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:484 %input_1_load_22 = load i14 %input_1_addr_22

]]></Node>
<StgValue><ssdm name="input_1_load_22"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:485 %input_2_load_22 = load i14 %input_2_addr_22

]]></Node>
<StgValue><ssdm name="input_2_load_22"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:486 %input_3_load_22 = load i14 %input_3_addr_22

]]></Node>
<StgValue><ssdm name="input_3_load_22"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:489 %input_0_load_23 = load i14 %input_0_addr_23

]]></Node>
<StgValue><ssdm name="input_0_load_23"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:490 %input_1_load_23 = load i14 %input_1_addr_23

]]></Node>
<StgValue><ssdm name="input_1_load_23"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:491 %input_2_load_23 = load i14 %input_2_addr_23

]]></Node>
<StgValue><ssdm name="input_2_load_23"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:492 %input_3_load_23 = load i14 %input_3_addr_23

]]></Node>
<StgValue><ssdm name="input_3_load_23"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:495 %input_0_load_24 = load i14 %input_0_addr_24

]]></Node>
<StgValue><ssdm name="input_0_load_24"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:496 %input_1_load_24 = load i14 %input_1_addr_24

]]></Node>
<StgValue><ssdm name="input_1_load_24"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:497 %input_2_load_24 = load i14 %input_2_addr_24

]]></Node>
<StgValue><ssdm name="input_2_load_24"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:498 %input_3_load_24 = load i14 %input_3_addr_24

]]></Node>
<StgValue><ssdm name="input_3_load_24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="617" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:106 %weight_load_2 = load i17 %weight_addr_3

]]></Node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:109 %weight_load_5 = load i17 %weight_addr_6

]]></Node>
<StgValue><ssdm name="weight_load_5"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:119 %weight_load_15 = load i17 %weight_addr_16

]]></Node>
<StgValue><ssdm name="weight_load_15"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:120 %weight_load_16 = load i17 %weight_addr_17

]]></Node>
<StgValue><ssdm name="weight_load_16"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:121 %weight_load_17 = load i17 %weight_addr_18

]]></Node>
<StgValue><ssdm name="weight_load_17"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:122 %weight_load_18 = load i17 %weight_addr_19

]]></Node>
<StgValue><ssdm name="weight_load_18"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:123 %weight_load_19 = load i17 %weight_addr_20

]]></Node>
<StgValue><ssdm name="weight_load_19"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:124 %weight_load_20 = load i17 %weight_addr

]]></Node>
<StgValue><ssdm name="weight_load_20"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:125 %weight_load_21 = load i17 %weight_addr_21

]]></Node>
<StgValue><ssdm name="weight_load_21"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:126 %weight_load_22 = load i17 %weight_addr_22

]]></Node>
<StgValue><ssdm name="weight_load_22"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:127 %weight_load_23 = load i17 %weight_addr_23

]]></Node>
<StgValue><ssdm name="weight_load_23"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="17">
<![CDATA[
for.inc55:128 %weight_load_24 = load i17 %weight_addr_24

]]></Node>
<StgValue><ssdm name="weight_load_24"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:228 %mul = fmul i32 %weight_load, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:266 %mul38_s = fmul i32 %weight_load_1, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul38_s"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:342 %mul38_6 = fmul i32 %weight_load_3, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul38_6"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:380 %mul38_7 = fmul i32 %weight_load_4, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul38_7"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:392 %mul38_1_1 = fmul i32 %weight_load_6, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul38_1_1"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:398 %mul38_1_2 = fmul i32 %weight_load_7, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul38_1_2"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:404 %mul38_1_3 = fmul i32 %weight_load_8, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul38_1_3"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:410 %mul38_1_4 = fmul i32 %weight_load_9, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul38_1_4"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:416 %mul38_2 = fmul i32 %weight_load_10, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="mul38_2"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:422 %mul38_2_1 = fmul i32 %weight_load_11, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul38_2_1"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:428 %mul38_2_2 = fmul i32 %weight_load_12, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul38_2_2"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:434 %mul38_2_3 = fmul i32 %weight_load_13, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul38_2_3"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:440 %mul38_2_4 = fmul i32 %weight_load_14, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="mul38_2_4"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:471 %input_0_load_20 = load i14 %input_0_addr_20

]]></Node>
<StgValue><ssdm name="input_0_load_20"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:472 %input_1_load_20 = load i14 %input_1_addr_20

]]></Node>
<StgValue><ssdm name="input_1_load_20"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:473 %input_2_load_20 = load i14 %input_2_addr_20

]]></Node>
<StgValue><ssdm name="input_2_load_20"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:474 %input_3_load_20 = load i14 %input_3_addr_20

]]></Node>
<StgValue><ssdm name="input_3_load_20"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:475 %tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_20, i2 1, i32 %input_1_load_20, i2 2, i32 %input_2_load_20, i2 3, i32 %input_3_load_20, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:477 %input_0_load_21 = load i14 %input_0_addr_21

]]></Node>
<StgValue><ssdm name="input_0_load_21"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:478 %input_1_load_21 = load i14 %input_1_addr_21

]]></Node>
<StgValue><ssdm name="input_1_load_21"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:479 %input_2_load_21 = load i14 %input_2_addr_21

]]></Node>
<StgValue><ssdm name="input_2_load_21"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:480 %input_3_load_21 = load i14 %input_3_addr_21

]]></Node>
<StgValue><ssdm name="input_3_load_21"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:481 %tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_21, i2 0, i32 %input_1_load_21, i2 1, i32 %input_2_load_21, i2 2, i32 %input_3_load_21, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:483 %input_0_load_22 = load i14 %input_0_addr_22

]]></Node>
<StgValue><ssdm name="input_0_load_22"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:484 %input_1_load_22 = load i14 %input_1_addr_22

]]></Node>
<StgValue><ssdm name="input_1_load_22"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:485 %input_2_load_22 = load i14 %input_2_addr_22

]]></Node>
<StgValue><ssdm name="input_2_load_22"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:486 %input_3_load_22 = load i14 %input_3_addr_22

]]></Node>
<StgValue><ssdm name="input_3_load_22"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:487 %tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_22, i2 3, i32 %input_1_load_22, i2 0, i32 %input_2_load_22, i2 1, i32 %input_3_load_22, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:489 %input_0_load_23 = load i14 %input_0_addr_23

]]></Node>
<StgValue><ssdm name="input_0_load_23"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:490 %input_1_load_23 = load i14 %input_1_addr_23

]]></Node>
<StgValue><ssdm name="input_1_load_23"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:491 %input_2_load_23 = load i14 %input_2_addr_23

]]></Node>
<StgValue><ssdm name="input_2_load_23"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:492 %input_3_load_23 = load i14 %input_3_addr_23

]]></Node>
<StgValue><ssdm name="input_3_load_23"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:493 %tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_23, i2 2, i32 %input_1_load_23, i2 3, i32 %input_2_load_23, i2 0, i32 %input_3_load_23, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:495 %input_0_load_24 = load i14 %input_0_addr_24

]]></Node>
<StgValue><ssdm name="input_0_load_24"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:496 %input_1_load_24 = load i14 %input_1_addr_24

]]></Node>
<StgValue><ssdm name="input_1_load_24"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:497 %input_2_load_24 = load i14 %input_2_addr_24

]]></Node>
<StgValue><ssdm name="input_2_load_24"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="14">
<![CDATA[
for.inc55:498 %input_3_load_24 = load i14 %input_3_addr_24

]]></Node>
<StgValue><ssdm name="input_3_load_24"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc55:499 %tmp_24 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_24, i2 1, i32 %input_1_load_24, i2 2, i32 %input_2_load_24, i2 3, i32 %input_3_load_24, i32 <undef>, i2 %trunc_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="667" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:228 %mul = fmul i32 %weight_load, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="668" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:266 %mul38_s = fmul i32 %weight_load_1, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul38_s"/></StgValue>
</operation>

<operation id="669" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:304 %mul38_5 = fmul i32 %weight_load_2, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul38_5"/></StgValue>
</operation>

<operation id="670" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:342 %mul38_6 = fmul i32 %weight_load_3, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul38_6"/></StgValue>
</operation>

<operation id="671" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:380 %mul38_7 = fmul i32 %weight_load_4, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul38_7"/></StgValue>
</operation>

<operation id="672" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:386 %mul38_1 = fmul i32 %weight_load_5, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul38_1"/></StgValue>
</operation>

<operation id="673" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:392 %mul38_1_1 = fmul i32 %weight_load_6, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul38_1_1"/></StgValue>
</operation>

<operation id="674" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:398 %mul38_1_2 = fmul i32 %weight_load_7, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul38_1_2"/></StgValue>
</operation>

<operation id="675" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:404 %mul38_1_3 = fmul i32 %weight_load_8, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul38_1_3"/></StgValue>
</operation>

<operation id="676" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:410 %mul38_1_4 = fmul i32 %weight_load_9, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul38_1_4"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:416 %mul38_2 = fmul i32 %weight_load_10, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="mul38_2"/></StgValue>
</operation>

<operation id="678" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:422 %mul38_2_1 = fmul i32 %weight_load_11, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul38_2_1"/></StgValue>
</operation>

<operation id="679" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:428 %mul38_2_2 = fmul i32 %weight_load_12, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul38_2_2"/></StgValue>
</operation>

<operation id="680" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:434 %mul38_2_3 = fmul i32 %weight_load_13, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul38_2_3"/></StgValue>
</operation>

<operation id="681" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:440 %mul38_2_4 = fmul i32 %weight_load_14, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="mul38_2_4"/></StgValue>
</operation>

<operation id="682" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:446 %mul38_3 = fmul i32 %weight_load_15, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul38_3"/></StgValue>
</operation>

<operation id="683" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:452 %mul38_3_1 = fmul i32 %weight_load_16, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="mul38_3_1"/></StgValue>
</operation>

<operation id="684" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:458 %mul38_3_2 = fmul i32 %weight_load_17, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul38_3_2"/></StgValue>
</operation>

<operation id="685" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:464 %mul38_3_3 = fmul i32 %weight_load_18, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="mul38_3_3"/></StgValue>
</operation>

<operation id="686" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:470 %mul38_3_4 = fmul i32 %weight_load_19, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul38_3_4"/></StgValue>
</operation>

<operation id="687" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:476 %mul38_4 = fmul i32 %weight_load_20, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="mul38_4"/></StgValue>
</operation>

<operation id="688" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:482 %mul38_4_1 = fmul i32 %weight_load_21, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul38_4_1"/></StgValue>
</operation>

<operation id="689" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:488 %mul38_4_2 = fmul i32 %weight_load_22, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="mul38_4_2"/></StgValue>
</operation>

<operation id="690" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:494 %mul38_4_3 = fmul i32 %weight_load_23, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul38_4_3"/></StgValue>
</operation>

<operation id="691" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:500 %mul38_4_4 = fmul i32 %weight_load_24, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="mul38_4_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="692" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:228 %mul = fmul i32 %weight_load, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:266 %mul38_s = fmul i32 %weight_load_1, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul38_s"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:304 %mul38_5 = fmul i32 %weight_load_2, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul38_5"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:342 %mul38_6 = fmul i32 %weight_load_3, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul38_6"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:380 %mul38_7 = fmul i32 %weight_load_4, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul38_7"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:386 %mul38_1 = fmul i32 %weight_load_5, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul38_1"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:392 %mul38_1_1 = fmul i32 %weight_load_6, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul38_1_1"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:398 %mul38_1_2 = fmul i32 %weight_load_7, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul38_1_2"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:404 %mul38_1_3 = fmul i32 %weight_load_8, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul38_1_3"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:410 %mul38_1_4 = fmul i32 %weight_load_9, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul38_1_4"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:416 %mul38_2 = fmul i32 %weight_load_10, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="mul38_2"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:422 %mul38_2_1 = fmul i32 %weight_load_11, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul38_2_1"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:428 %mul38_2_2 = fmul i32 %weight_load_12, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul38_2_2"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:434 %mul38_2_3 = fmul i32 %weight_load_13, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul38_2_3"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:440 %mul38_2_4 = fmul i32 %weight_load_14, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="mul38_2_4"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:446 %mul38_3 = fmul i32 %weight_load_15, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul38_3"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:452 %mul38_3_1 = fmul i32 %weight_load_16, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="mul38_3_1"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:458 %mul38_3_2 = fmul i32 %weight_load_17, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul38_3_2"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:464 %mul38_3_3 = fmul i32 %weight_load_18, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="mul38_3_3"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:470 %mul38_3_4 = fmul i32 %weight_load_19, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul38_3_4"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:476 %mul38_4 = fmul i32 %weight_load_20, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="mul38_4"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:482 %mul38_4_1 = fmul i32 %weight_load_21, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul38_4_1"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:488 %mul38_4_2 = fmul i32 %weight_load_22, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="mul38_4_2"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:494 %mul38_4_3 = fmul i32 %weight_load_23, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul38_4_3"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:500 %mul38_4_4 = fmul i32 %weight_load_24, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="mul38_4_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="717" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:228 %mul = fmul i32 %weight_load, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="718" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:266 %mul38_s = fmul i32 %weight_load_1, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul38_s"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:304 %mul38_5 = fmul i32 %weight_load_2, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul38_5"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:342 %mul38_6 = fmul i32 %weight_load_3, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul38_6"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:380 %mul38_7 = fmul i32 %weight_load_4, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul38_7"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:386 %mul38_1 = fmul i32 %weight_load_5, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul38_1"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:392 %mul38_1_1 = fmul i32 %weight_load_6, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul38_1_1"/></StgValue>
</operation>

<operation id="724" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:398 %mul38_1_2 = fmul i32 %weight_load_7, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul38_1_2"/></StgValue>
</operation>

<operation id="725" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:404 %mul38_1_3 = fmul i32 %weight_load_8, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul38_1_3"/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:410 %mul38_1_4 = fmul i32 %weight_load_9, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul38_1_4"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:416 %mul38_2 = fmul i32 %weight_load_10, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="mul38_2"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:422 %mul38_2_1 = fmul i32 %weight_load_11, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul38_2_1"/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:428 %mul38_2_2 = fmul i32 %weight_load_12, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul38_2_2"/></StgValue>
</operation>

<operation id="730" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:434 %mul38_2_3 = fmul i32 %weight_load_13, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul38_2_3"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:440 %mul38_2_4 = fmul i32 %weight_load_14, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="mul38_2_4"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:446 %mul38_3 = fmul i32 %weight_load_15, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul38_3"/></StgValue>
</operation>

<operation id="733" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:452 %mul38_3_1 = fmul i32 %weight_load_16, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="mul38_3_1"/></StgValue>
</operation>

<operation id="734" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:458 %mul38_3_2 = fmul i32 %weight_load_17, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul38_3_2"/></StgValue>
</operation>

<operation id="735" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:464 %mul38_3_3 = fmul i32 %weight_load_18, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="mul38_3_3"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:470 %mul38_3_4 = fmul i32 %weight_load_19, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul38_3_4"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:476 %mul38_4 = fmul i32 %weight_load_20, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="mul38_4"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:482 %mul38_4_1 = fmul i32 %weight_load_21, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul38_4_1"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:488 %mul38_4_2 = fmul i32 %weight_load_22, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="mul38_4_2"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:494 %mul38_4_3 = fmul i32 %weight_load_23, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul38_4_3"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:500 %mul38_4_4 = fmul i32 %weight_load_24, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="mul38_4_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="742" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:304 %mul38_5 = fmul i32 %weight_load_2, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul38_5"/></StgValue>
</operation>

<operation id="743" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:386 %mul38_1 = fmul i32 %weight_load_5, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul38_1"/></StgValue>
</operation>

<operation id="744" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:446 %mul38_3 = fmul i32 %weight_load_15, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul38_3"/></StgValue>
</operation>

<operation id="745" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:452 %mul38_3_1 = fmul i32 %weight_load_16, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="mul38_3_1"/></StgValue>
</operation>

<operation id="746" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:458 %mul38_3_2 = fmul i32 %weight_load_17, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul38_3_2"/></StgValue>
</operation>

<operation id="747" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:464 %mul38_3_3 = fmul i32 %weight_load_18, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="mul38_3_3"/></StgValue>
</operation>

<operation id="748" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:470 %mul38_3_4 = fmul i32 %weight_load_19, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul38_3_4"/></StgValue>
</operation>

<operation id="749" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:476 %mul38_4 = fmul i32 %weight_load_20, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="mul38_4"/></StgValue>
</operation>

<operation id="750" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:482 %mul38_4_1 = fmul i32 %weight_load_21, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul38_4_1"/></StgValue>
</operation>

<operation id="751" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:488 %mul38_4_2 = fmul i32 %weight_load_22, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="mul38_4_2"/></StgValue>
</operation>

<operation id="752" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:494 %mul38_4_3 = fmul i32 %weight_load_23, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul38_4_3"/></StgValue>
</operation>

<operation id="753" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:500 %mul38_4_4 = fmul i32 %weight_load_24, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="mul38_4_4"/></StgValue>
</operation>

<operation id="754" st_id="10" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:506 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="755" st_id="10" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:508 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="756" st_id="10" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:513 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="757" st_id="10" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:515 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="758" st_id="10" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:518 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="759" st_id="10" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:520 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="760" st_id="11" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:501 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:503 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:506 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:508 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:509 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:513 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:515 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:518 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="768" st_id="11" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:520 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="769" st_id="11" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:521 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="770" st_id="12" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:501 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="771" st_id="12" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:503 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="772" st_id="12" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:506 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="773" st_id="12" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:508 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="774" st_id="12" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:509 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="775" st_id="12" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:513 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="776" st_id="12" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:515 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="777" st_id="12" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:518 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="778" st_id="12" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:520 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="779" st_id="12" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:521 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="780" st_id="13" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:501 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="781" st_id="13" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:503 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="782" st_id="13" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:506 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="783" st_id="13" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:508 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="784" st_id="13" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:509 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="785" st_id="13" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:513 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="786" st_id="13" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:515 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="787" st_id="13" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:518 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="788" st_id="13" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:520 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="789" st_id="13" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:521 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="790" st_id="14" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:501 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="791" st_id="14" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:503 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="792" st_id="14" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:506 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="793" st_id="14" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:508 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="794" st_id="14" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:509 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="795" st_id="14" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:513 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="796" st_id="14" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:515 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="797" st_id="14" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:518 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="798" st_id="14" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:520 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="799" st_id="14" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:521 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="800" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="16">
<![CDATA[
for.inc55:189 %p_cast = zext i16 %empty_60

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="801" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:190 %output_0_addr = getelementptr i32 %output_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="802" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:191 %output_1_addr = getelementptr i32 %output_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_1_addr"/></StgValue>
</operation>

<operation id="803" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:192 %output_2_addr = getelementptr i32 %output_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_2_addr"/></StgValue>
</operation>

<operation id="804" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:193 %output_3_addr = getelementptr i32 %output_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_3_addr"/></StgValue>
</operation>

<operation id="805" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:194 %output_4_addr = getelementptr i32 %output_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_4_addr"/></StgValue>
</operation>

<operation id="806" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:195 %output_5_addr = getelementptr i32 %output_5, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_5_addr"/></StgValue>
</operation>

<operation id="807" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:196 %output_6_addr = getelementptr i32 %output_6, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_6_addr"/></StgValue>
</operation>

<operation id="808" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:197 %output_7_addr = getelementptr i32 %output_7, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_7_addr"/></StgValue>
</operation>

<operation id="809" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:198 %output_8_addr = getelementptr i32 %output_8, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_8_addr"/></StgValue>
</operation>

<operation id="810" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:199 %output_9_addr = getelementptr i32 %output_9, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_9_addr"/></StgValue>
</operation>

<operation id="811" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:200 %output_10_addr = getelementptr i32 %output_10, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_10_addr"/></StgValue>
</operation>

<operation id="812" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:201 %output_11_addr = getelementptr i32 %output_11, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_11_addr"/></StgValue>
</operation>

<operation id="813" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:202 %output_12_addr = getelementptr i32 %output_12, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_12_addr"/></StgValue>
</operation>

<operation id="814" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:203 %output_13_addr = getelementptr i32 %output_13, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_13_addr"/></StgValue>
</operation>

<operation id="815" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:204 %output_14_addr = getelementptr i32 %output_14, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_14_addr"/></StgValue>
</operation>

<operation id="816" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:205 %output_15_addr = getelementptr i32 %output_15, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_15_addr"/></StgValue>
</operation>

<operation id="817" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:206 %output_0_load = load i16 %output_0_addr

]]></Node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="818" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:207 %output_1_load = load i16 %output_1_addr

]]></Node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="819" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:208 %output_2_load = load i16 %output_2_addr

]]></Node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="820" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:209 %output_3_load = load i16 %output_3_addr

]]></Node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="821" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:210 %output_4_load = load i16 %output_4_addr

]]></Node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="822" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:211 %output_5_load = load i16 %output_5_addr

]]></Node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="823" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:212 %output_6_load = load i16 %output_6_addr

]]></Node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="824" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:213 %output_7_load = load i16 %output_7_addr

]]></Node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="825" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:214 %output_8_load = load i16 %output_8_addr

]]></Node>
<StgValue><ssdm name="output_8_load"/></StgValue>
</operation>

<operation id="826" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:215 %output_9_load = load i16 %output_9_addr

]]></Node>
<StgValue><ssdm name="output_9_load"/></StgValue>
</operation>

<operation id="827" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:216 %output_10_load = load i16 %output_10_addr

]]></Node>
<StgValue><ssdm name="output_10_load"/></StgValue>
</operation>

<operation id="828" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:217 %output_11_load = load i16 %output_11_addr

]]></Node>
<StgValue><ssdm name="output_11_load"/></StgValue>
</operation>

<operation id="829" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:218 %output_12_load = load i16 %output_12_addr

]]></Node>
<StgValue><ssdm name="output_12_load"/></StgValue>
</operation>

<operation id="830" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:219 %output_13_load = load i16 %output_13_addr

]]></Node>
<StgValue><ssdm name="output_13_load"/></StgValue>
</operation>

<operation id="831" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:220 %output_14_load = load i16 %output_14_addr

]]></Node>
<StgValue><ssdm name="output_14_load"/></StgValue>
</operation>

<operation id="832" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:221 %output_15_load = load i16 %output_15_addr

]]></Node>
<StgValue><ssdm name="output_15_load"/></StgValue>
</operation>

<operation id="833" st_id="15" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:501 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="834" st_id="15" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:503 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="835" st_id="15" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:506 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="836" st_id="15" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:508 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="837" st_id="15" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:509 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="838" st_id="15" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:513 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="839" st_id="15" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:515 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="840" st_id="15" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:518 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="841" st_id="15" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:520 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="842" st_id="15" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:521 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="843" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:206 %output_0_load = load i16 %output_0_addr

]]></Node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="844" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:207 %output_1_load = load i16 %output_1_addr

]]></Node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="845" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:208 %output_2_load = load i16 %output_2_addr

]]></Node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="846" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:209 %output_3_load = load i16 %output_3_addr

]]></Node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="847" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:210 %output_4_load = load i16 %output_4_addr

]]></Node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="848" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:211 %output_5_load = load i16 %output_5_addr

]]></Node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="849" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:212 %output_6_load = load i16 %output_6_addr

]]></Node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="850" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:213 %output_7_load = load i16 %output_7_addr

]]></Node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="851" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:214 %output_8_load = load i16 %output_8_addr

]]></Node>
<StgValue><ssdm name="output_8_load"/></StgValue>
</operation>

<operation id="852" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:215 %output_9_load = load i16 %output_9_addr

]]></Node>
<StgValue><ssdm name="output_9_load"/></StgValue>
</operation>

<operation id="853" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:216 %output_10_load = load i16 %output_10_addr

]]></Node>
<StgValue><ssdm name="output_10_load"/></StgValue>
</operation>

<operation id="854" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:217 %output_11_load = load i16 %output_11_addr

]]></Node>
<StgValue><ssdm name="output_11_load"/></StgValue>
</operation>

<operation id="855" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:218 %output_12_load = load i16 %output_12_addr

]]></Node>
<StgValue><ssdm name="output_12_load"/></StgValue>
</operation>

<operation id="856" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:219 %output_13_load = load i16 %output_13_addr

]]></Node>
<StgValue><ssdm name="output_13_load"/></StgValue>
</operation>

<operation id="857" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:220 %output_14_load = load i16 %output_14_addr

]]></Node>
<StgValue><ssdm name="output_14_load"/></StgValue>
</operation>

<operation id="858" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="16">
<![CDATA[
for.inc55:221 %output_15_load = load i16 %output_15_addr

]]></Node>
<StgValue><ssdm name="output_15_load"/></StgValue>
</operation>

<operation id="859" st_id="16" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="4" op_28_bw="32" op_29_bw="4" op_30_bw="32" op_31_bw="4" op_32_bw="32" op_33_bw="32" op_34_bw="4">
<![CDATA[
for.inc55:222 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %output_0_load, i4 1, i32 %output_1_load, i4 2, i32 %output_2_load, i4 3, i32 %output_3_load, i4 4, i32 %output_4_load, i4 5, i32 %output_5_load, i4 6, i32 %output_6_load, i4 7, i32 %output_7_load, i4 8, i32 %output_8_load, i4 9, i32 %output_9_load, i4 10, i32 %output_10_load, i4 11, i32 %output_11_load, i4 12, i32 %output_12_load, i4 13, i32 %output_13_load, i4 14, i32 %output_14_load, i4 15, i32 %output_15_load, i32 <undef>, i4 %trunc_ln331

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="860" st_id="16" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:501 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="861" st_id="16" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:503 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="862" st_id="16" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:506 %tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="863" st_id="16" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:508 %tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="864" st_id="16" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:509 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="865" st_id="16" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:513 %tmp13 = fadd i32 %mul38_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="866" st_id="16" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:515 %tmp15 = fadd i32 %mul38_7, i32 %mul38_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="867" st_id="16" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:518 %tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="868" st_id="16" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:520 %tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="869" st_id="16" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:521 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="870" st_id="17" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:501 %tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="871" st_id="17" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:503 %tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="872" st_id="17" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:507 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="873" st_id="17" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:509 %tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="874" st_id="17" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:514 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="875" st_id="17" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:516 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="876" st_id="17" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:519 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="877" st_id="17" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:521 %tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="878" st_id="18" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:502 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="879" st_id="18" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:504 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="880" st_id="18" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:507 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="881" st_id="18" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:510 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="882" st_id="18" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:514 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="883" st_id="18" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:516 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="884" st_id="18" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:519 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="885" st_id="18" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:522 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="886" st_id="19" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:502 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="887" st_id="19" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:504 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="888" st_id="19" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:507 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="889" st_id="19" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:510 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="890" st_id="19" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:514 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="891" st_id="19" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:516 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="892" st_id="19" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:519 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="893" st_id="19" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:522 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="894" st_id="20" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:502 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="895" st_id="20" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:504 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="896" st_id="20" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:507 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="897" st_id="20" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:510 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="898" st_id="20" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:514 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="899" st_id="20" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:516 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="900" st_id="20" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:519 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="901" st_id="20" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:522 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="902" st_id="21" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:502 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="903" st_id="21" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:504 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="904" st_id="21" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:507 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="905" st_id="21" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:510 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="906" st_id="21" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:514 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="907" st_id="21" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:516 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="908" st_id="21" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:519 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="909" st_id="21" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:522 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="910" st_id="22" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:502 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="911" st_id="22" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:504 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="912" st_id="22" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:507 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="913" st_id="22" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:510 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="914" st_id="22" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:514 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="915" st_id="22" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:516 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="916" st_id="22" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:519 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="917" st_id="22" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:522 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="918" st_id="23" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:502 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="919" st_id="23" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:504 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="920" st_id="23" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:507 %tmp7 = fadd i32 %tmp6, i32 %mul38_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="921" st_id="23" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:510 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="922" st_id="23" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:514 %tmp14 = fadd i32 %tmp13, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="923" st_id="23" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:516 %tmp16 = fadd i32 %tmp15, i32 %mul38_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="924" st_id="23" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:519 %tmp19 = fadd i32 %tmp18, i32 %mul38_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="925" st_id="23" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:522 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="926" st_id="24" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:502 %tmp2 = fadd i32 %tmp1, i32 %mul38_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="927" st_id="24" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:504 %tmp4 = fadd i32 %tmp3, i32 %mul38_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="928" st_id="24" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:510 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="929" st_id="24" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:517 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="930" st_id="24" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:522 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="931" st_id="25" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:505 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="932" st_id="25" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:511 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="933" st_id="25" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:517 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="934" st_id="25" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:523 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="935" st_id="26" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:505 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="936" st_id="26" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:511 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="937" st_id="26" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:517 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="938" st_id="26" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:523 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="939" st_id="27" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:505 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="940" st_id="27" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:511 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="941" st_id="27" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:517 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="942" st_id="27" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:523 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="943" st_id="28" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:505 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="944" st_id="28" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:511 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="945" st_id="28" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:517 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="946" st_id="28" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:523 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="947" st_id="29" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:505 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="948" st_id="29" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:511 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="949" st_id="29" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:517 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="950" st_id="29" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:523 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="951" st_id="30" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:505 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="952" st_id="30" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:511 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="953" st_id="30" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:517 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="954" st_id="30" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:523 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="955" st_id="31" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:505 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="956" st_id="31" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:511 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="957" st_id="31" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:523 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="958" st_id="32" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:512 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="959" st_id="32" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:524 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="960" st_id="33" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:512 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="961" st_id="33" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:524 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="962" st_id="34" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:512 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="963" st_id="34" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:524 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="964" st_id="35" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:512 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="965" st_id="35" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:524 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="966" st_id="36" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:512 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="967" st_id="36" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:524 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="968" st_id="37" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:512 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="969" st_id="37" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:524 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="970" st_id="38" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:512 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="971" st_id="38" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:524 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="972" st_id="39" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:525 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="973" st_id="40" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:525 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="974" st_id="41" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:525 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="975" st_id="42" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:525 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="976" st_id="43" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:525 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="977" st_id="44" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:525 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>

<operation id="998" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0">
<![CDATA[
for.inc58.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="978" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc55:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="979" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc55:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 802816, i64 802816, i64 802816

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="980" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc55:150 %specpipeline_ln332 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln332"/></StgValue>
</operation>

<operation id="981" st_id="45" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:525 %add45_4_4 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add45_4_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="982" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.14:0 %store_ln346 = store i32 %add45_4_4, i16 %output_14_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="983" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.13:0 %store_ln346 = store i32 %add45_4_4, i16 %output_13_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="984" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.12:0 %store_ln346 = store i32 %add45_4_4, i16 %output_12_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="985" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.11:0 %store_ln346 = store i32 %add45_4_4, i16 %output_11_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="986" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.10:0 %store_ln346 = store i32 %add45_4_4, i16 %output_10_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="987" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.9:0 %store_ln346 = store i32 %add45_4_4, i16 %output_9_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="988" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.8:0 %store_ln346 = store i32 %add45_4_4, i16 %output_8_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="989" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.7:0 %store_ln346 = store i32 %add45_4_4, i16 %output_7_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="990" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.6:0 %store_ln346 = store i32 %add45_4_4, i16 %output_6_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="991" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.5:0 %store_ln346 = store i32 %add45_4_4, i16 %output_5_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="992" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.4:0 %store_ln346 = store i32 %add45_4_4, i16 %output_4_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="993" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.3:0 %store_ln346 = store i32 %add45_4_4, i16 %output_3_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="994" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.2:0 %store_ln346 = store i32 %add45_4_4, i16 %output_2_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="995" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.1:0 %store_ln346 = store i32 %add45_4_4, i16 %output_1_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="996" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.0:0 %store_ln346 = store i32 %add45_4_4, i16 %output_0_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="997" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx44726.case.15:0 %store_ln346 = store i32 %add45_4_4, i16 %output_15_addr

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
