DRV=HI1,LI1,HI2,LI2,HI3,LI3,HI4,LI4,HI5,LI5,HI6,LI6,HI7,LI7,HI8,LI8,HI9,LI9,HI10,LI10
SPI_FPGA=C\S\,SCLK,MOSI
