/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [5:0] _03_;
  wire [17:0] _04_;
  wire [4:0] _05_;
  reg [3:0] _06_;
  reg [4:0] _07_;
  wire [9:0] _08_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [5:0] celloutsig_0_44z;
  wire [51:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire [7:0] celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = !(celloutsig_0_14z[8] ? celloutsig_0_6z : celloutsig_0_29z[10]);
  assign celloutsig_0_34z = !(celloutsig_0_17z ? celloutsig_0_21z : celloutsig_0_29z[2]);
  assign celloutsig_0_73z = !(celloutsig_0_8z ? celloutsig_0_57z[7] : _02_);
  assign celloutsig_0_10z = !(celloutsig_0_6z ? celloutsig_0_0z[1] : celloutsig_0_1z);
  assign celloutsig_0_21z = !(celloutsig_0_6z ? celloutsig_0_2z : celloutsig_0_16z);
  assign celloutsig_0_23z = !(in_data[76] ? celloutsig_0_3z[0] : celloutsig_0_21z);
  assign celloutsig_0_24z = ~celloutsig_0_6z;
  assign celloutsig_0_30z = ~celloutsig_0_13z;
  assign celloutsig_0_37z = ~(celloutsig_0_28z ^ celloutsig_0_24z);
  assign celloutsig_0_46z = ~(celloutsig_0_11z ^ celloutsig_0_27z);
  assign celloutsig_1_7z = ~(celloutsig_1_1z ^ celloutsig_1_2z[2]);
  assign celloutsig_0_27z = ~(celloutsig_0_2z ^ celloutsig_0_13z);
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_0_23z, celloutsig_0_34z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_33z };
  reg [17:0] _22_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 18'h00000;
    else _22_ <= { in_data[51:39], celloutsig_0_40z, celloutsig_0_2z };
  assign { _04_[17:10], _01_, _04_[8:0] } = _22_;
  reg [4:0] _23_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 5'h00;
    else _23_ <= { celloutsig_0_29z[5:3], celloutsig_0_33z, celloutsig_0_16z };
  assign { _05_[4:2], _02_, _05_[0] } = _23_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 4'h0;
    else _06_ <= { celloutsig_0_38z, celloutsig_0_42z, celloutsig_0_19z, celloutsig_0_28z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _07_ <= 5'h00;
    else _07_ <= { celloutsig_1_6z, 1'h1, celloutsig_1_7z, 1'h1, celloutsig_1_8z };
  reg [9:0] _26_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _26_ <= 10'h000;
    else _26_ <= { in_data[33:31], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z };
  assign { _08_[9:4], _00_, _08_[2:0] } = _26_;
  assign celloutsig_0_29z = { in_data[58:46], celloutsig_0_5z } & { in_data[64:54], celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_7z };
  assign celloutsig_0_31z = { celloutsig_0_3z[1:0], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z } & { celloutsig_0_14z[6:2], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_39z = { celloutsig_0_29z[9:0], celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_10z } > { celloutsig_0_31z[3:1], celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_0_42z = { in_data[76:69], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_38z, celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_27z } > { _00_, _08_[2], celloutsig_0_25z, _08_[9:4], _00_, _08_[2:0], celloutsig_0_28z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z } && { celloutsig_0_3z[1], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_13z = { in_data[38:32], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z } && { celloutsig_0_0z[1:0], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_14z[4:1], celloutsig_0_5z } && { _08_[7:5], celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_22z = { celloutsig_0_14z[11:2], celloutsig_0_20z } && celloutsig_0_14z[10:0];
  assign celloutsig_0_38z = _08_[9:7] || { celloutsig_0_3z[1:0], celloutsig_0_9z };
  assign celloutsig_0_59z = _06_ || { celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_53z, celloutsig_0_32z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z } || { celloutsig_0_0z[0], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[183:171] || { celloutsig_1_0z[7:5], celloutsig_1_0z };
  assign celloutsig_0_20z = { in_data[94:87], celloutsig_0_5z } || { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_0_28z = { celloutsig_0_14z[0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_4z } || { celloutsig_0_14z[9:3], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z } < { in_data[165:161], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_25z = { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_23z } < { celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_33z = celloutsig_0_31z[4] & ~(celloutsig_0_3z[2]);
  assign celloutsig_0_5z = in_data[14] & ~(celloutsig_0_3z[1]);
  assign celloutsig_1_14z = in_data[103] & ~(celloutsig_1_3z[2]);
  assign celloutsig_0_15z = celloutsig_0_14z[4] & ~(celloutsig_0_5z);
  assign celloutsig_0_19z = _08_[9] & ~(celloutsig_0_16z);
  assign celloutsig_0_35z = celloutsig_0_29z[6] ? { celloutsig_0_0z[1:0], celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_26z } : { celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_0z };
  assign celloutsig_0_57z = celloutsig_0_23z ? { _08_[9:4], _00_, celloutsig_0_47z } : { _08_[7:4], _00_, _08_[2:0] };
  assign celloutsig_1_19z = celloutsig_1_8z ? celloutsig_1_0z[3:1] : celloutsig_1_5z;
  assign celloutsig_0_14z = celloutsig_0_2z ? { _08_[9:4], _00_, _08_[2:0], celloutsig_0_6z, celloutsig_0_1z } : { in_data[74:71], celloutsig_0_8z, celloutsig_0_10z, 1'h0, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_53z = celloutsig_0_44z != in_data[46:41];
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_5z } != { in_data[10:9], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } != in_data[53:49];
  assign celloutsig_0_1z = in_data[47:45] !== in_data[14:12];
  assign celloutsig_0_47z = & { _00_, celloutsig_0_45z[29:27], celloutsig_0_27z, _08_[9:4], _08_[2:0] };
  assign celloutsig_1_6z = & celloutsig_1_0z[6:0];
  assign celloutsig_1_18z = & { celloutsig_1_14z, celloutsig_1_10z[3:2], _07_, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z[0], celloutsig_1_2z, celloutsig_1_0z[4:0], in_data[165:156] };
  assign celloutsig_0_50z = | { celloutsig_0_35z[5:2], celloutsig_0_2z, celloutsig_0_39z, celloutsig_0_23z };
  assign celloutsig_0_16z = | in_data[93:89];
  assign celloutsig_0_2z = | in_data[77:61];
  assign celloutsig_0_26z = | { celloutsig_0_14z[9:0], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_13z };
  assign celloutsig_0_41z = ^ celloutsig_0_14z[7:4];
  assign celloutsig_0_17z = ^ { in_data[53:38], celloutsig_0_13z };
  assign celloutsig_0_45z = { celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_42z, celloutsig_0_42z, celloutsig_0_5z, celloutsig_0_30z, celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_10z, _03_, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_41z, celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_40z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_7z } >> { celloutsig_0_31z[7:4], celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_42z, celloutsig_0_30z, celloutsig_0_41z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_37z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_31z, _03_, celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_37z, celloutsig_0_20z, celloutsig_0_33z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_33z };
  assign celloutsig_0_61z = { celloutsig_0_16z, celloutsig_0_59z, celloutsig_0_23z, celloutsig_0_50z } >> celloutsig_0_14z[11:8];
  assign celloutsig_1_0z = in_data[167:158] >> in_data[114:105];
  assign celloutsig_1_2z = in_data[191:188] >> celloutsig_1_0z[6:3];
  assign celloutsig_0_3z = { celloutsig_0_0z[2:1], celloutsig_0_2z } >> { in_data[20:19], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[11:9] - in_data[4:2];
  assign celloutsig_0_40z = { celloutsig_0_31z[5], celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_9z } - { _03_[5:3], celloutsig_0_4z };
  assign celloutsig_0_44z = { _04_[14:13], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_33z } - celloutsig_0_14z[10:5];
  assign celloutsig_1_3z = { celloutsig_1_0z[5:4], celloutsig_1_1z } - in_data[141:139];
  assign celloutsig_1_5z = { celloutsig_1_0z[8:7], celloutsig_1_1z } - celloutsig_1_2z[2:0];
  assign celloutsig_0_72z = { celloutsig_0_46z, celloutsig_0_18z, celloutsig_0_24z } ~^ celloutsig_0_61z[3:1];
  assign celloutsig_0_4z = ~((celloutsig_0_0z[1] & in_data[58]) | (celloutsig_0_2z & celloutsig_0_2z));
  assign celloutsig_0_8z = ~((celloutsig_0_1z & celloutsig_0_5z) | (celloutsig_0_1z & celloutsig_0_6z));
  assign celloutsig_1_10z[3:2] = celloutsig_1_3z[1:0] & celloutsig_1_3z[2:1];
  assign _04_[9] = _01_;
  assign _05_[1] = _02_;
  assign _08_[3] = _00_;
  assign celloutsig_1_10z[1:0] = { celloutsig_1_3z[0], celloutsig_1_8z };
  assign { out_data[128], out_data[98:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
