<h1 align="center">Hi ðŸ‘‹, I'm Chetan Somana</h1>
<h3 align="center">Enthusiast engineer with 2 years of experience in design verification. Aware of RTL to GDS II flow. Excellent coding / debugging skills in SV, UVM using the tool interactive debugger. Good knowledge in digital electronics, data structures, scripting.</h3>

- ðŸ“« How to reach me **chetan.somana@cyient.com**

<h3 align="left">Connect with me:</h3>
<p align="left">
</p>

<h3 align="left">Languages and Tools:</h3>
<p align="left"> <a href="https://www.linux.org/" target="_blank" rel="noreferrer"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/linux/linux-original.svg" alt="linux" width="40" height="40"/> </a>
  <a href="https://ieeexplore.ieee.org/document/8299595" target="_blank" rel="noreferrer"> <img src="https://github.com/chetansomana/vim_public/blob/master/1692033337201.png" alt="linux" width="40" height="40"/> </a>
</p>
