<!DOCTYPE html>
<html>
  <head>
  <meta name="google-site-verification" content="oKPi6gPtg3EkGAMl-OwnmMFR-e-Rv1C72DKQiDimfR4" />
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <meta content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=0" name="viewport">
  <meta name="description" content="水是有毒的">
  <meta name="keyword" content="hexo-theme, vuejs">
  
      <link rel="shortcut icon" href="/css/images/logo.png">
        
          <title>
            
              UVM_LAB 3 | Yuchen&#39;s Blog
                  
          </title>
          <link href="//cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css" rel="stylesheet">
          <link href="//cdnjs.cloudflare.com/ajax/libs/nprogress/0.2.0/nprogress.min.css" rel="stylesheet">
          <link href="//cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/styles/tomorrow.min.css"
            rel="stylesheet">
          
<link rel="stylesheet" href="/css/style.css">

            
                  <script src="//cdnjs.cloudflare.com/ajax/libs/jquery/3.2.1/jquery.min.js"></script>
                  <script src="//cdnjs.cloudflare.com/ajax/libs/geopattern/1.2.3/js/geopattern.min.js"></script>
                  <script src="//cdnjs.cloudflare.com/ajax/libs/nprogress/0.2.0/nprogress.min.js"></script>
                  
                    
<script src="/js/qrious.js"></script>

                      
                        
                              
  
    <!-- MathJax support START -->
    <script type="text/x-mathjax-config">
      MathJax.Hub.Config({
        tex2jax: {
          inlineMath: [ ['$','$'], ["\\(","\\)"]  ],
          processEscapes: true,
          skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code']
        }
      });
    </script>

    <script type="text/x-mathjax-config">
      MathJax.Hub.Queue(function() {
        var all = MathJax.Hub.getAllJax(), i;
        for (i=0; i < all.length; i += 1) {
          all[i].SourceElement().parentNode.className += ' has-jax';
        }
      });
    </script>
    <script type="text/javascript" src="//cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <!-- MathJax support END -->
  


                                
                                  
    
<script src="/js/local-search.js"></script>


<meta name="generator" content="Hexo 5.4.0"><link rel="alternate" href="/atom.xml" title="Yuchen's Blog" type="application/atom+xml">
</head>
<div class="wechat-share">
  <img src="/css/images/logo.png" />
</div>
  <body>
    <header class="header fixed-header">
  <div class="header-container">
    <a class="home-link" href="/">
      <div class="logo"></div>
      <span>Yuchen's Blog</span>
    </a>
    <ul class="right-list">
      
        <li class="list-item">
          
            <a href="/" class="item-link">Home</a>
          
        </li>
      
      
        <li class="menu-item menu-item-search right-list">
    <a role="button" class="popup-trigger">
        <i class="fa fa-search fa-fw"></i>
    </a>
</li>
      
    </ul>
    <div class="menu">
      <span class="icon-bar"></span>
      <span class="icon-bar"></span>
      <span class="icon-bar"></span>
    </div>
    <div class="menu-mask">
      <ul class="menu-list">
        
          <li class="menu-item">
            
              <a href="/" class="menu-link">Home</a>
            
          </li>
        
      </ul>
    </div>
    
      <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
            <span class="search-icon">
                <i class="fa fa-search"></i>
            </span>
            <div class="search-input-container">
                <input autocomplete="off" autocapitalize="off"
                    placeholder="Please enter your keyword(s) to search." spellcheck="false"
                    type="search" class="search-input">
            </div>
            <span class="popup-btn-close">
                <i class="fa fa-times-circle"></i>
            </span>
        </div>
        <div id="search-result">
            <div id="no-result">
                <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
            </div>
        </div>
    </div>
</div>
    
  </div>
</header>

    <div id="article-banner">
  <h2>UVM_LAB 3</h2>
  <p class="post-date">2021-09-04</p>
  <div class="arrow-down">
    <a href="javascript:;"></a>
  </div>
</div>
<main class="app-body flex-box">
  <!-- Article START -->
  <article class="post-article">
    <section class="markdown-content"><p>在lab3中，需要创建物理接口以驱动。</p>
<h3><span id="interface">Interface</span></h3><h4><span id="port_id">port_id</span></h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">virtual</span> router_io vif;           <span class="comment">// DUT virtual interface</span></span><br><span class="line"><span class="keyword">int</span>     port_id = -<span class="number">1</span>;            <span class="comment">// Driver&#x27;s designated port</span></span><br></pre></td></tr></table></figure>

<p>这里port_id的作用是，当port_id介于0~15（dut的端口值时，driver只会驱动地址相同的packet，而当地址port_id为-1时，driver接收所有packet并将其发送到对应端口）</p>
<p>e.g.</p>
<blockquote>
<p>Example: If port_id is 3 and req.sa is also 3,</p>
<p>(req is the packet handle that sequencer passed to the driver)</p>
<p>The driver will drive the packet through port 3 of DUT: vif.drvClk.din[req.sa];</p>
<p>Example: If port_id is 3 and req.sa is 7,</p>
<p> The driver will drop the packet.</p>
<p> Example: If port_id is -1 and req.sa is 7,</p>
<p> The driver will drive the packet through port 7 of DUT: vif.drvClk.din[req.sa];</p>
</blockquote>
<h4><span id="接口检索">接口检索</span></h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">function</span> <span class="keyword">void</span> build_phase(uvm_phase phase);</span><br><span class="line">  <span class="keyword">super</span><span class="variable">.build_phase</span>(phase);</span><br><span class="line">  <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line"></span><br><span class="line">  uvm_config_db<span class="variable">#(int)::get(this, &quot;&quot;, &quot;port_id&quot;, port_id)</span>;</span><br><span class="line">  uvm_config_db<span class="variable">#(virtual router_io)::get(this, &quot;&quot;, &quot;vif&quot;, vif)</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endfunction</span>: build_phase</span><br></pre></td></tr></table></figure>

<p>使用uvm_config_db在config_db中检索端口以及接口。</p>
<h4><span id="结构检查">结构检查</span></h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">function</span> <span class="keyword">void</span> end_of_elaboration_phase(uvm_phase phase);</span><br><span class="line">  <span class="keyword">super</span><span class="variable">.end_of_elaboration_phase</span>(phase);</span><br><span class="line">  <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">  <span class="keyword">if</span> (!(port_id <span class="keyword">inside</span> &#123;-<span class="number">1</span>, [<span class="number">0</span>:<span class="number">15</span>]&#125;)) <span class="keyword">begin</span></span><br><span class="line">    <span class="meta">`uvm_fatal(&quot;CFGERR&quot;, $sformatf(&quot;port_id must be &#123;-1, [0:15]&#125;, not %0d!&quot;, port_id));</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">if</span> (vif == <span class="literal">null</span>) <span class="keyword">begin</span></span><br><span class="line">    <span class="meta">`uvm_fatal(&quot;CFGERR&quot;, &quot;Interface for Driver not set&quot;);</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endfunction</span>: end_of_elaboration_phase</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>使用end_of_elaboration_phase来检查tb的结构以及变量，具体来说就是检查端口数值范围以及接口设定。</p>
<h4><span id="将interface放进db中">将interface放进db中</span></h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"> uvm_resource_db<span class="variable">#(virtual router_io)::set(&quot;router_vif&quot;, &quot;&quot;, router_test_top.router_if)</span>;</span><br><span class="line"> uvm_resource_db<span class="variable">#(virtual reset_io)</span>::set(<span class="string">&quot;reset_vif&quot;</span>, <span class="string">&quot;&quot;</span>,</span><br><span class="line">router_test_top<span class="variable">.reset_if</span>);</span><br></pre></td></tr></table></figure>



<h3><span id="driver">Driver</span></h3><p>使用了send函数来发送数据，其中又包括三个task</p>
<img src="https://img-blog.csdnimg.cn/20190815160900760.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L1NoaUFva2Fp,size_16,color_FFFFFF,t_70" alt="img" style="zoom:80%;">

<h4><span id="send_address">send_address</span></h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">virtual</span> <span class="keyword">task</span> send_address(packet tr);</span><br><span class="line">  <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">    vif<span class="variable">.drvClk</span><span class="variable">.frame_n</span>[tr<span class="variable">.sa</span>] &lt;= <span class="number">1&#x27;b0</span>;<span class="comment">//拉低frame_n，开始传输地址</span></span><br><span class="line">  <span class="keyword">for</span>(<span class="keyword">int</span> i=<span class="number">0</span>; i&lt;<span class="number">4</span>; i++) <span class="keyword">begin</span></span><br><span class="line">    vif<span class="variable">.drvClk</span><span class="variable">.din</span>[tr<span class="variable">.sa</span>] &lt;= tr<span class="variable">.da</span>[i];</span><br><span class="line">    @(vif<span class="variable">.drvClk</span>);</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span>: send_address</span><br></pre></td></tr></table></figure>

<h4><span id="send_pad">send_pad</span></h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">virtual</span> <span class="keyword">task</span> send_pad(packet tr);</span><br><span class="line">  <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">  vif<span class="variable">.drvClk</span><span class="variable">.din</span>[tr<span class="variable">.sa</span>] &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">  vif<span class="variable">.drvClk</span><span class="variable">.valid_n</span>[tr<span class="variable">.sa</span>] &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">repeat</span>(<span class="number">5</span>) @(vif<span class="variable">.drvClk</span>);<span class="comment">//valid_n和din拉高，打5拍</span></span><br><span class="line"><span class="keyword">endtask</span>: send_pad</span><br></pre></td></tr></table></figure>

<h4><span id="send_payload">send_payload</span></h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">virtual</span> <span class="keyword">task</span> send_payload(packet tr);</span><br><span class="line">    <span class="keyword">logic</span> [<span class="number">7</span>:<span class="number">0</span>] datum;</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">    <span class="keyword">while</span>(!vif<span class="variable">.drvClk</span><span class="variable">.busy_n</span>[tr<span class="variable">.sa</span>]) @(vif<span class="variable">.drvClk</span>);<span class="comment">//检查端口是否繁忙</span></span><br><span class="line">    <span class="keyword">foreach</span>(tr<span class="variable">.payload</span>[index]) <span class="keyword">begin</span></span><br><span class="line">      datum = tr<span class="variable">.payload</span>[index];</span><br><span class="line">      <span class="keyword">for</span>(<span class="keyword">int</span> i=<span class="number">0</span>; i&lt;<span class="built_in">$size</span>(tr<span class="variable">.payload</span>, <span class="number">2</span>); i++) <span class="keyword">begin</span></span><br><span class="line">        vif<span class="variable">.drvClk</span><span class="variable">.din</span>[tr<span class="variable">.sa</span>] &lt;= datum[i];</span><br><span class="line">        vif<span class="variable">.drvClk</span><span class="variable">.valid_n</span>[tr<span class="variable">.sa</span>] &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        vif<span class="variable">.drvClk</span><span class="variable">.frame_n</span>[tr<span class="variable">.sa</span>] &lt;= ((tr<span class="variable">.payload</span><span class="variable">.size</span>()-<span class="number">1</span>) == index) &amp;&amp; (i==<span class="number">7</span>);</span><br><span class="line">          <span class="comment">//所有数据发送完了frame_n拉高</span></span><br><span class="line">        @(vif<span class="variable">.drvClk</span>);</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    vif<span class="variable">.drvClk</span><span class="variable">.valid_n</span>[tr<span class="variable">.sa</span>] &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">  <span class="keyword">endtask</span>: send_payload</span><br></pre></td></tr></table></figure>

<h3><span id="reset">Reset</span></h3><p>一个reset_agent中包括reset sequencer, driver and monitor。</p>
<h4><span id="reset_trans">reset_trans</span></h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> reset_tr <span class="keyword">extends</span> uvm_sequence_item;</span><br><span class="line">    <span class="keyword">typedef</span> <span class="keyword">enum</span> &#123;ASSERT, DEASSERT&#125; kind_e;<span class="comment">//定义枚举</span></span><br><span class="line">  <span class="keyword">rand</span> kind_e kind;</span><br><span class="line">  <span class="keyword">rand</span> <span class="keyword">int</span> <span class="keyword">unsigned</span> cycles = <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line">  <span class="meta">`uvm_object_utils_begin(reset_tr)</span></span><br><span class="line">    <span class="meta">`uvm_field_enum(kind_e, kind, UVM_ALL_ON)</span></span><br><span class="line">    <span class="meta">`uvm_field_int(cycles, UVM_ALL_ON)</span></span><br><span class="line">  <span class="meta">`uvm_object_utils_end</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name = <span class="string">&quot;reset_tr&quot;</span>);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.new</span>(name);</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">  <span class="keyword">endfunction</span>: <span class="keyword">new</span></span><br><span class="line"><span class="keyword">endclass</span></span><br></pre></td></tr></table></figure>



<h4><span id="reset_sequencer">reset_sequencer</span></h4><p>在lab3中，实验提供了reset_trans用以重置dut。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> reset_sequence <span class="keyword">extends</span> uvm_sequence <span class="variable">#(reset_tr)</span>;</span><br><span class="line">  <span class="meta">`uvm_object_utils(reset_sequence)</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name = <span class="string">&quot;reset_sequence&quot;</span>);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.new</span>(name);</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line"></span><br><span class="line">    <span class="meta">`<span class="meta-keyword">ifndef</span> UVM_VERSION_1_1</span></span><br><span class="line">     set_automatic_phase_objection(<span class="number">1</span>);</span><br><span class="line">    <span class="meta">`<span class="meta-keyword">endif</span></span></span><br><span class="line">  <span class="keyword">endfunction</span>: <span class="keyword">new</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">virtual</span> <span class="keyword">task</span> body();</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// For UVM-1.1 &amp; UVM-1.2</span></span><br><span class="line">    <span class="comment">//</span></span><br><span class="line">    <span class="meta">`<span class="meta-keyword">ifndef</span> UVM_VERSION</span></span><br><span class="line">      <span class="meta">`uvm_do_with(req, &#123;kind == DEASSERT; cycles == 2;&#125;);</span></span><br><span class="line">      <span class="meta">`uvm_do_with(req, &#123;kind == ASSERT; cycles == 1;&#125;);</span></span><br><span class="line">      <span class="meta">`uvm_do_with(req, &#123;kind == DEASSERT; cycles == 15;&#125;);</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// For IEEE UVM</span></span><br><span class="line">    </span><br><span class="line">    <span class="meta">`<span class="meta-keyword">else</span></span></span><br><span class="line">      <span class="meta">`uvm_do(req,,, &#123;kind == DEASSERT; cycles == 2;&#125;);</span></span><br><span class="line">      <span class="meta">`uvm_do(req,,, &#123;kind == ASSERT; cycles == 1;&#125;);</span></span><br><span class="line">      <span class="meta">`uvm_do(req,,, &#123;kind == DEASSERT; cycles == 15;&#125;);</span></span><br><span class="line">    <span class="meta">`<span class="meta-keyword">endif</span></span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">endtask</span>: body</span><br><span class="line"></span><br><span class="line">  <span class="meta">`<span class="meta-keyword">ifdef</span> UVM_VERSION_1_1</span></span><br><span class="line">  <span class="keyword">virtual</span> <span class="keyword">task</span> pre_start();</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">    <span class="keyword">if</span> ((get_parent_sequence() == <span class="literal">null</span>) &amp;&amp; (starting_phase != <span class="literal">null</span>)) <span class="keyword">begin</span></span><br><span class="line">      starting_phase<span class="variable">.raise_objection</span>(<span class="keyword">this</span>);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">endtask</span>: pre_start</span><br><span class="line"></span><br><span class="line">  <span class="keyword">virtual</span> <span class="keyword">task</span> post_start();</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">    <span class="keyword">if</span> ((get_parent_sequence() == <span class="literal">null</span>) &amp;&amp; (starting_phase != <span class="literal">null</span>)) <span class="keyword">begin</span></span><br><span class="line">      starting_phase<span class="variable">.drop_objection</span>(<span class="keyword">this</span>);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">endtask</span>: post_start</span><br><span class="line">  <span class="meta">`<span class="meta-keyword">endif</span></span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endclass</span>: reset_sequence</span><br></pre></td></tr></table></figure>

<p>在reset_trans中使用了assert和de-assert函数来初始化信号。文本中的介绍是这样的</p>
<blockquote>
<p>Within the reset transaction class, there is a control command field called kind.</p>
<p>If the kind field is ASSERT, then the driver will assert the reset signal for</p>
<p>the number of clock cycles are specified in the cycles field. Similar action</p>
<p>takes place for the DEASSERT command.</p>
</blockquote>
<p>然后提供了一个例子</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// For example, if the reset signal need to be asserted for 1 cycles then de-asserted</span></span><br><span class="line"><span class="comment">// for 15 clock cycles, the potential code might look like:</span></span><br><span class="line"></span><br><span class="line">reset_tr tr = reset_tr::type_id::create(<span class="string">&quot;tr&quot;</span>);</span><br><span class="line">tr<span class="variable">.randomize</span>() <span class="keyword">with</span> &#123;kind == ASSERT; cycles == <span class="number">1</span>;&#125;;</span><br><span class="line">tr<span class="variable">.randomize</span>() <span class="keyword">with</span> &#123;kind == DEASSERT; cycles == <span class="number">15</span>;;</span><br></pre></td></tr></table></figure>

<h4><span id="reset_agent">reset_agent</span></h4><p>在reset_agent中定义了三个类</p>
<h5><span id="reset_driver">reset_driver</span></h5><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">virtual</span> <span class="keyword">task</span> run_phase(uvm_phase phase);</span><br><span class="line">  <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">forever</span> <span class="keyword">begin</span></span><br><span class="line">    seq_item_port<span class="variable">.get_next_item</span>(req);</span><br><span class="line">    drive(req);</span><br><span class="line">    seq_item_port<span class="variable">.item_done</span>();</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span>: run_phase</span><br><span class="line"></span><br><span class="line"><span class="keyword">virtual</span> <span class="keyword">task</span> drive(reset_tr tr);</span><br><span class="line">  <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">    <span class="keyword">if</span> (tr<span class="variable">.kind</span> == reset_tr::ASSERT) <span class="keyword">begin</span><span class="comment">//如果为激活状态，置0，否则置1</span></span><br><span class="line">    vif<span class="variable">.reset_n</span> = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">repeat</span>(tr<span class="variable">.cycles</span>) @(vif<span class="variable">.mst</span>);<span class="comment">//mst是时钟</span></span><br><span class="line">  <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    vif<span class="variable">.reset_n</span> &lt;= &#x27;<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">repeat</span>(tr<span class="variable">.cycles</span>) @(vif<span class="variable">.mst</span>);</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span>: drive</span><br></pre></td></tr></table></figure>

<h5><span id="reset_monitor">reset_monitor</span></h5><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> reset_monitor <span class="keyword">extends</span> uvm_monitor;</span><br><span class="line">  <span class="keyword">virtual</span> reset_io vif;          <span class="comment">// DUT virtual interface</span></span><br><span class="line">  uvm_analysis_port <span class="variable">#(reset_tr)</span> analysis_port;</span><br><span class="line">    <span class="comment">//使用uvm_event来达成同步</span></span><br><span class="line">  uvm_event reset_event = uvm_event_pool::get_global(<span class="string">&quot;reset&quot;</span>);</span><br><span class="line">  <span class="meta">`uvm_component_utils(reset_monitor)</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name, uvm_component parent);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.new</span>(name, parent);</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">  <span class="keyword">endfunction</span>: <span class="keyword">new</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> build_phase(uvm_phase phase);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.build_phase</span>(phase);</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line"></span><br><span class="line">    uvm_config_db<span class="variable">#(virtual reset_io)::get(this, &quot;&quot;, &quot;vif&quot;, vif)</span>;</span><br><span class="line">    analysis_port = <span class="keyword">new</span>(<span class="string">&quot;analysis_port&quot;</span>, <span class="keyword">this</span>);</span><br><span class="line">  <span class="keyword">endfunction</span>: build_phase</span><br><span class="line"></span><br><span class="line">  <span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> end_of_elaboration_phase(uvm_phase phase);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.end_of_elaboration_phase</span>(phase);</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">    <span class="keyword">if</span> (vif == <span class="literal">null</span>) <span class="keyword">begin</span></span><br><span class="line">      <span class="meta">`uvm_fatal(&quot;CFGERR&quot;, &quot;Interface for reset monitor not set&quot;);</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">endfunction</span>: end_of_elaboration_phase</span><br><span class="line"></span><br><span class="line">  <span class="keyword">virtual</span> <span class="keyword">task</span> run_phase(uvm_phase phase);</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">forever</span> <span class="keyword">begin</span></span><br><span class="line">      reset_tr tr = reset_tr::type_id::create(<span class="string">&quot;tr&quot;</span>, <span class="keyword">this</span>);</span><br><span class="line">      detect(tr);</span><br><span class="line">      analysis_port<span class="variable">.write</span>(tr);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">endtask</span>: run_phase</span><br><span class="line"></span><br><span class="line">  <span class="keyword">virtual</span> <span class="keyword">task</span> detect(reset_tr tr);</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">    @(vif<span class="variable">.reset_n</span>);</span><br><span class="line">    <span class="keyword">assert</span>(!<span class="built_in">$isunknown</span>(vif<span class="variable">.reset_n</span>));</span><br><span class="line">    <span class="keyword">if</span> (vif<span class="variable">.reset_n</span> == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">      tr<span class="variable">.kind</span> = reset_tr::ASSERT;</span><br><span class="line">      reset_event<span class="variable">.trigger</span>();</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">      tr<span class="variable">.kind</span> = reset_tr::DEASSERT;</span><br><span class="line">      reset_event<span class="variable">.reset</span>(<span class="variable">.wakeup</span>(<span class="number">1</span>));</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">endtask</span>: detect</span><br><span class="line"><span class="keyword">endclass</span></span><br></pre></td></tr></table></figure>

<h5><span id="reset_agent">reset_agent</span></h5><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> reset_agent <span class="keyword">extends</span> uvm_agent;</span><br><span class="line">  <span class="keyword">typedef</span> uvm_sequencer<span class="variable">#(reset_tr)</span> reset_sequencer;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">virtual</span> reset_io vif;          <span class="comment">// DUT virtual interface</span></span><br><span class="line">  reset_sequencer  sqr;</span><br><span class="line">  reset_driver     drv;</span><br><span class="line">  reset_monitor    mon;</span><br><span class="line">  </span><br><span class="line">  <span class="meta">`uvm_component_utils(reset_agent)</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name, uvm_component parent);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.new</span>(name, parent);</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">  <span class="keyword">endfunction</span>: <span class="keyword">new</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> build_phase(uvm_phase phase);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.build_phase</span>(phase);</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">    <span class="meta">`uvm_info(&quot;RSTCFG&quot;, $sformatf(&quot;Reset agent %s setting for is_active is: %p&quot;, this.get_name(), is_active), UVM_MEDIUM);</span></span><br><span class="line"></span><br><span class="line">    uvm_config_db<span class="variable">#(virtual reset_io)::get(this, &quot;&quot;, &quot;vif&quot;, vif)</span>;</span><br><span class="line">    uvm_config_db<span class="variable">#(virtual reset_io)::set(this, &quot;*&quot;, &quot;vif&quot;, vif)</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">if</span> (is_active == UVM_ACTIVE) <span class="keyword">begin</span></span><br><span class="line">      sqr = reset_sequencer::type_id::create(<span class="string">&quot;sqr&quot;</span>, <span class="keyword">this</span>);</span><br><span class="line">      drv = reset_driver::type_id::create(<span class="string">&quot;drv&quot;</span>, <span class="keyword">this</span>);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    mon = reset_monitor::type_id::create(<span class="string">&quot;mon&quot;</span>, <span class="keyword">this</span>);</span><br><span class="line">  <span class="keyword">endfunction</span>: build_phase</span><br><span class="line"></span><br><span class="line">  <span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> connect_phase(uvm_phase phase);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.connect_phase</span>(phase);</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">    <span class="keyword">if</span> (is_active == UVM_ACTIVE) <span class="keyword">begin</span></span><br><span class="line">      drv<span class="variable">.seq_item_port</span><span class="variable">.connect</span>(sqr<span class="variable">.seq_item_export</span>);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">endfunction</span>: connect_phase</span><br><span class="line"></span><br><span class="line">  <span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> end_of_elaboration_phase(uvm_phase phase);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.end_of_elaboration_phase</span>(phase);</span><br><span class="line">    <span class="meta">`uvm_info(&quot;TRACE&quot;, $sformatf(&quot;%m&quot;), UVM_HIGH);</span></span><br><span class="line">    <span class="keyword">if</span> (vif == <span class="literal">null</span>) <span class="keyword">begin</span></span><br><span class="line">      <span class="meta">`uvm_fatal(&quot;CFGERR&quot;, &quot;Interface for reset agent not set&quot;);</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">endfunction</span>: end_of_elaboration_phase</span><br><span class="line"></span><br><span class="line"><span class="keyword">endclass</span></span><br></pre></td></tr></table></figure>

<p>这里面有一些不太懂的==uvm_event，analysis_port.write，还有一个is_active不知道是哪里来的，后面要查下用法==</p>
<p>（待补充）</p>
<p>__本文作者__：Yuchen<br>__本文地址__： <a href="http://example.com/2021/09/04/3/">http://example.com/2021/09/04/3/</a> <br>__版权声明__：转载请注明出处！</p>
</section>
    <!-- Tags START -->
    
      <div class="tags">
        <span>Tags:</span>
        
  <a href="/tags#uvm" >
    <span class="tag-code">uvm</span>
  </a>

      </div>
    
    <!-- Tags END -->
    <!-- NAV START -->
    
  <div class="nav-container">
    <!-- reverse left and right to put prev and next in a more logic postition -->
    
      <a class="nav-left" href="/2021/09/04/2/">
        <span class="nav-arrow">← </span>
        
          UVM_LAB 2
        
      </a>
    
    
  </div>

    <!-- NAV END -->
    <!-- 打赏 START -->
    
    <!-- 打赏 END -->
    <!-- 二维码 START -->
    
      <div class="qrcode">
        <canvas id="share-qrcode"></canvas>
        <p class="notice">扫描二维码，分享此文章</p>
      </div>
    
    <!-- 二维码 END -->
    
      <!-- Utterances START -->
      <div id="utterances"></div>
      <script src="https://utteranc.es/client.js"
        repo="HaroldFey/HaroldFey.github.io"
        issue-term="pathname"
        theme="github-light"
        crossorigin="anonymous"
        async></script>    
      <!-- Utterances END -->
    
  </article>
  <!-- Article END -->
  <!-- Catalog START -->
  
    <aside class="catalog-container">
  <div class="toc-main">
    <strong class="toc-title">Catalog</strong>
    
      <ol class="toc-nav"><li class="toc-nav-item toc-nav-level-3"><a class="toc-nav-link"><span class="toc-nav-text">Interface</span></a><ol class="toc-nav-child"><li class="toc-nav-item toc-nav-level-4"><a class="toc-nav-link"><span class="toc-nav-text">port_id</span></a></li><li class="toc-nav-item toc-nav-level-4"><a class="toc-nav-link"><span class="toc-nav-text">接口检索</span></a></li><li class="toc-nav-item toc-nav-level-4"><a class="toc-nav-link"><span class="toc-nav-text">结构检查</span></a></li><li class="toc-nav-item toc-nav-level-4"><a class="toc-nav-link"><span class="toc-nav-text">将interface放进db中</span></a></li></ol></li><li class="toc-nav-item toc-nav-level-3"><a class="toc-nav-link"><span class="toc-nav-text">Driver</span></a><ol class="toc-nav-child"><li class="toc-nav-item toc-nav-level-4"><a class="toc-nav-link"><span class="toc-nav-text">send_address</span></a></li><li class="toc-nav-item toc-nav-level-4"><a class="toc-nav-link"><span class="toc-nav-text">send_pad</span></a></li><li class="toc-nav-item toc-nav-level-4"><a class="toc-nav-link"><span class="toc-nav-text">send_payload</span></a></li></ol></li><li class="toc-nav-item toc-nav-level-3"><a class="toc-nav-link"><span class="toc-nav-text">Reset</span></a><ol class="toc-nav-child"><li class="toc-nav-item toc-nav-level-4"><a class="toc-nav-link"><span class="toc-nav-text">reset_trans</span></a></li><li class="toc-nav-item toc-nav-level-4"><a class="toc-nav-link"><span class="toc-nav-text">reset_sequencer</span></a></li><li class="toc-nav-item toc-nav-level-4"><a class="toc-nav-link"><span class="toc-nav-text">reset_agent</span></a><ol class="toc-nav-child"><li class="toc-nav-item toc-nav-level-5"><a class="toc-nav-link"><span class="toc-nav-text">reset_driver</span></a></li><li class="toc-nav-item toc-nav-level-5"><a class="toc-nav-link"><span class="toc-nav-text">reset_monitor</span></a></li><li class="toc-nav-item toc-nav-level-5"><a class="toc-nav-link"><span class="toc-nav-text">reset_agent</span></a></li></ol></li></ol></li></ol>
    
  </div>
</aside>
  
  <!-- Catalog END -->
</main>

<script>
  (function () {
    var url = 'http://example.com/2021/09/04/3/';
    var banner = ''
    if (banner !== '' && banner !== 'undefined' && banner !== 'null') {
      $('#article-banner').css({
        'background-image': 'url(' + banner + ')'
      })
    } else {
      $('#article-banner').geopattern(url)
    }
    $('.header').removeClass('fixed-header')

    // error image
    $(".markdown-content img").on('error', function() {
      $(this).attr('src', '/css/images/error_icon.png')
      $(this).css({
        'cursor': 'default'
      })
    })

    // zoom image
    $(".markdown-content img").on('click', function() {
      var src = $(this).attr('src')
      if (src !== '/css/images/error_icon.png') {
        var imageW = $(this).width()
        var imageH = $(this).height()

        var zoom = ($(window).width() * 0.95 / imageW).toFixed(2)
        zoom = zoom < 1 ? 1 : zoom
        zoom = zoom > 2 ? 2 : zoom
        var transY = (($(window).height() - imageH) / 2).toFixed(2)

        $('body').append('<div class="image-view-wrap"><div class="image-view-inner"><img src="'+ src +'" /></div></div>')
        $('.image-view-wrap').addClass('wrap-active')
        $('.image-view-wrap img').css({
          'width': `${imageW}`,
          'transform': `translate3d(0, ${transY}px, 0) scale3d(${zoom}, ${zoom}, 1)`
        })
        $('html').css('overflow', 'hidden')

        $('.image-view-wrap').on('click', function() {
          $(this).remove()
          $('html').attr('style', '')
        })
      }
    })
  })();
</script>


  <script>
    var qr = new QRious({
      element: document.getElementById('share-qrcode'),
      value: document.location.href
    });
  </script>






    <div class="scroll-top">
  <span class="arrow-icon"></span>
</div>
    <footer class="app-footer">
  <p class="copyright">
    &copy; 2021 | Proudly powered by <a href="https://hexo.io" target="_blank">Hexo</a>
      <br>
      Theme by <a target="_blank" rel="noopener" href="https://github.com/yanm1ng">yanm1ng</a>
  </p>
</footer>

<script src="https://utteranc.es/client.js" repo="HaroldFey / HaroldFey.github.io" issue-term="pathname"
  theme="github-light" crossorigin="anonymous" async>
  </script>

<script>
  function async(u, c) {
    var d = document, t = 'script',
      o = d.createElement(t),
      s = d.getElementsByTagName(t)[0];
    o.src = u;
    if (c) { o.addEventListener('load', function (e) { c(null, e); }, false); }
    s.parentNode.insertBefore(o, s);
  }
</script>
<script>
  async("//cdnjs.cloudflare.com/ajax/libs/fastclick/1.0.6/fastclick.min.js", function () {
    FastClick.attach(document.body);
  })
</script>

<script>
  var hasLine = 'true';
  async("//cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/highlight.min.js", function () {
    $('figure pre').each(function (i, block) {
      var figure = $(this).parents('figure');
      if (hasLine === 'false') {
        figure.find('.gutter').hide();
      }
      hljs.configure({ useBR: true });
      var lang = figure.attr('class').split(' ')[1] || 'code';
      var codeHtml = $(this).html();
      var codeTag = document.createElement('code');
      codeTag.className = lang;
      codeTag.innerHTML = codeHtml;
      $(this).attr('class', '').empty().html(codeTag);
      figure.attr('data-lang', lang.toUpperCase());
      hljs.highlightBlock(block);
    });
  })
</script>
<!-- Baidu Tongji -->

    
<script src="/js/script.js"></script>


      <script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
      <span id="busuanzi_container_site_pv"><br>
        本站总访问量<span id="busuanzi_value_site_pv"></span>次
      </span>
  </body>
</html>