#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002968636dc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000296863ff310_0 .net "PC", 31 0, L_0000029686488e90;  1 drivers
v00000296863ff1d0_0 .net "cycles_consumed", 31 0, v00000296863ffb30_0;  1 drivers
v00000296864007b0_0 .var "input_clk", 0 0;
v00000296863fe7d0_0 .var "rst", 0 0;
S_0000029686199f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002968636dc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000296863431d0 .functor NOR 1, v00000296864007b0_0, v00000296863f0b40_0, C4<0>, C4<0>;
L_0000029686342590 .functor AND 1, v00000296863d6260_0, v00000296863d61c0_0, C4<1>, C4<1>;
L_00000296863434e0 .functor AND 1, L_0000029686342590, L_0000029686400ad0, C4<1>, C4<1>;
L_0000029686343320 .functor AND 1, v00000296863c39b0_0, v00000296863c4c70_0, C4<1>, C4<1>;
L_0000029686342670 .functor AND 1, L_0000029686343320, L_00000296863ff270, C4<1>, C4<1>;
L_00000296863419c0 .functor AND 1, v00000296863f05a0_0, v00000296863f03c0_0, C4<1>, C4<1>;
L_00000296863420c0 .functor AND 1, L_00000296863419c0, L_0000029686400b70, C4<1>, C4<1>;
L_0000029686341aa0 .functor AND 1, v00000296863d6260_0, v00000296863d61c0_0, C4<1>, C4<1>;
L_0000029686342830 .functor AND 1, L_0000029686341aa0, L_00000296863feaf0, C4<1>, C4<1>;
L_0000029686341b10 .functor AND 1, v00000296863c39b0_0, v00000296863c4c70_0, C4<1>, C4<1>;
L_0000029686342d70 .functor AND 1, L_0000029686341b10, L_00000296863ff450, C4<1>, C4<1>;
L_00000296863428a0 .functor AND 1, v00000296863f05a0_0, v00000296863f03c0_0, C4<1>, C4<1>;
L_0000029686342b40 .functor AND 1, L_00000296863428a0, L_00000296863ff4f0, C4<1>, C4<1>;
L_0000029686406ae0 .functor NOT 1, L_00000296863431d0, C4<0>, C4<0>, C4<0>;
L_00000296864078e0 .functor NOT 1, L_00000296863431d0, C4<0>, C4<0>, C4<0>;
L_000002968641d150 .functor NOT 1, L_00000296863431d0, C4<0>, C4<0>, C4<0>;
L_000002968641df50 .functor NOT 1, L_00000296863431d0, C4<0>, C4<0>, C4<0>;
L_000002968641e0a0 .functor NOT 1, L_00000296863431d0, C4<0>, C4<0>, C4<0>;
L_0000029686488e90 .functor BUFZ 32, v00000296863ee340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296863f1ae0_0 .net "EX1_ALU_OPER1", 31 0, L_0000029686408440;  1 drivers
v00000296863f33e0_0 .net "EX1_ALU_OPER2", 31 0, L_000002968641d460;  1 drivers
v00000296863f2940_0 .net "EX1_PC", 31 0, v00000296863d5180_0;  1 drivers
v00000296863f2f80_0 .net "EX1_PFC", 31 0, v00000296863d3740_0;  1 drivers
v00000296863f21c0_0 .net "EX1_PFC_to_IF", 31 0, L_00000296864039b0;  1 drivers
v00000296863f3200_0 .net "EX1_forward_to_B", 31 0, v00000296863d3420_0;  1 drivers
v00000296863f2300_0 .net "EX1_is_beq", 0 0, v00000296863d3920_0;  1 drivers
v00000296863f1e00_0 .net "EX1_is_bne", 0 0, v00000296863d3600_0;  1 drivers
v00000296863f2b20_0 .net "EX1_is_jal", 0 0, v00000296863d5720_0;  1 drivers
v00000296863f3480_0 .net "EX1_is_jr", 0 0, v00000296863d3a60_0;  1 drivers
v00000296863f23a0_0 .net "EX1_is_oper2_immed", 0 0, v00000296863d54a0_0;  1 drivers
v00000296863f1680_0 .net "EX1_memread", 0 0, v00000296863d4c80_0;  1 drivers
v00000296863f1720_0 .net "EX1_memwrite", 0 0, v00000296863d3240_0;  1 drivers
v00000296863f2da0_0 .net "EX1_opcode", 11 0, v00000296863d3380_0;  1 drivers
v00000296863f1c20_0 .net "EX1_predicted", 0 0, v00000296863d3b00_0;  1 drivers
v00000296863f2580_0 .net "EX1_rd_ind", 4 0, v00000296863d4640_0;  1 drivers
v00000296863f1d60_0 .net "EX1_rd_indzero", 0 0, v00000296863d5680_0;  1 drivers
v00000296863f32a0_0 .net "EX1_regwrite", 0 0, v00000296863d4a00_0;  1 drivers
v00000296863f2e40_0 .net "EX1_rs1", 31 0, v00000296863d3e20_0;  1 drivers
v00000296863f1400_0 .net "EX1_rs1_ind", 4 0, v00000296863d34c0_0;  1 drivers
v00000296863f1fe0_0 .net "EX1_rs2", 31 0, v00000296863d4dc0_0;  1 drivers
v00000296863f2260_0 .net "EX1_rs2_ind", 4 0, v00000296863d3ba0_0;  1 drivers
v00000296863f17c0_0 .net "EX1_rs2_out", 31 0, L_000002968641ceb0;  1 drivers
v00000296863f1b80_0 .net "EX2_ALU_OPER1", 31 0, v00000296863d68a0_0;  1 drivers
v00000296863f2440_0 .net "EX2_ALU_OPER2", 31 0, v00000296863d5fe0_0;  1 drivers
v00000296863f2800_0 .net "EX2_ALU_OUT", 31 0, L_0000029686403af0;  1 drivers
v00000296863f1360_0 .net "EX2_PC", 31 0, v00000296863d6ee0_0;  1 drivers
v00000296863f19a0_0 .net "EX2_PFC_to_IF", 31 0, v00000296863d5900_0;  1 drivers
v00000296863f1540_0 .net "EX2_forward_to_B", 31 0, v00000296863d5e00_0;  1 drivers
v00000296863f24e0_0 .net "EX2_is_beq", 0 0, v00000296863d59a0_0;  1 drivers
v00000296863f2620_0 .net "EX2_is_bne", 0 0, v00000296863d6940_0;  1 drivers
v00000296863f1220_0 .net "EX2_is_jal", 0 0, v00000296863d5ae0_0;  1 drivers
v00000296863f28a0_0 .net "EX2_is_jr", 0 0, v00000296863d6080_0;  1 drivers
v00000296863f1900_0 .net "EX2_is_oper2_immed", 0 0, v00000296863d6a80_0;  1 drivers
v00000296863f1a40_0 .net "EX2_memread", 0 0, v00000296863d6b20_0;  1 drivers
v00000296863f2080_0 .net "EX2_memwrite", 0 0, v00000296863d5ea0_0;  1 drivers
v00000296863f1ea0_0 .net "EX2_opcode", 11 0, v00000296863d6800_0;  1 drivers
v00000296863f3020_0 .net "EX2_predicted", 0 0, v00000296863d5b80_0;  1 drivers
v00000296863f2a80_0 .net "EX2_rd_ind", 4 0, v00000296863d6120_0;  1 drivers
v00000296863f37a0_0 .net "EX2_rd_indzero", 0 0, v00000296863d61c0_0;  1 drivers
v00000296863f30c0_0 .net "EX2_regwrite", 0 0, v00000296863d6260_0;  1 drivers
v00000296863f26c0_0 .net "EX2_rs1", 31 0, v00000296863d5c20_0;  1 drivers
v00000296863f1860_0 .net "EX2_rs1_ind", 4 0, v00000296863d66c0_0;  1 drivers
v00000296863f3980_0 .net "EX2_rs2_ind", 4 0, v00000296863d5cc0_0;  1 drivers
v00000296863f1f40_0 .net "EX2_rs2_out", 31 0, v00000296863d5d60_0;  1 drivers
v00000296863f3160_0 .net "ID_INST", 31 0, v00000296863df730_0;  1 drivers
v00000296863f3700_0 .net "ID_PC", 31 0, v00000296863df7d0_0;  1 drivers
v00000296863f2760_0 .net "ID_PFC_to_EX", 31 0, L_00000296864020b0;  1 drivers
v00000296863f29e0_0 .net "ID_PFC_to_IF", 31 0, L_0000029686401110;  1 drivers
v00000296863f3340_0 .net "ID_forward_to_B", 31 0, L_0000029686402ab0;  1 drivers
v00000296863f2c60_0 .net "ID_is_beq", 0 0, L_00000296864035f0;  1 drivers
v00000296863f3520_0 .net "ID_is_bne", 0 0, L_0000029686400fd0;  1 drivers
v00000296863f2120_0 .net "ID_is_j", 0 0, L_0000029686405030;  1 drivers
v00000296863f2bc0_0 .net "ID_is_jal", 0 0, L_00000296864057b0;  1 drivers
v00000296863f15e0_0 .net "ID_is_jr", 0 0, L_0000029686403690;  1 drivers
v00000296863f35c0_0 .net "ID_is_oper2_immed", 0 0, L_0000029686406920;  1 drivers
v00000296863f3840_0 .net "ID_memread", 0 0, L_00000296864050d0;  1 drivers
v00000296863f38e0_0 .net "ID_memwrite", 0 0, L_0000029686405b70;  1 drivers
v00000296863f12c0_0 .net "ID_opcode", 11 0, v00000296863ece00_0;  1 drivers
v00000296863f14a0_0 .net "ID_predicted", 0 0, v00000296863d8d90_0;  1 drivers
v00000296863f4100_0 .net "ID_rd_ind", 4 0, v00000296863ed800_0;  1 drivers
v00000296863f3ac0_0 .net "ID_regwrite", 0 0, L_0000029686403f50;  1 drivers
v00000296863f3ca0_0 .net "ID_rs1", 31 0, v00000296863dcfd0_0;  1 drivers
v00000296863f3d40_0 .net "ID_rs1_ind", 4 0, v00000296863ec220_0;  1 drivers
v00000296863f3de0_0 .net "ID_rs2", 31 0, v00000296863ded30_0;  1 drivers
v00000296863f3a20_0 .net "ID_rs2_ind", 4 0, v00000296863edd00_0;  1 drivers
v00000296863f3b60_0 .net "IF_INST", 31 0, L_0000029686407950;  1 drivers
v00000296863f3c00_0 .net "IF_pc", 31 0, v00000296863ee340_0;  1 drivers
v00000296863f3fc0_0 .net "MEM_ALU_OUT", 31 0, v00000296863c49f0_0;  1 drivers
v00000296863f3e80_0 .net "MEM_Data_mem_out", 31 0, v00000296863f0640_0;  1 drivers
v00000296863f3f20_0 .net "MEM_memread", 0 0, v00000296863c4b30_0;  1 drivers
v00000296863f4060_0 .net "MEM_memwrite", 0 0, v00000296863c3d70_0;  1 drivers
v00000296863fecd0_0 .net "MEM_opcode", 11 0, v00000296863c4a90_0;  1 drivers
v00000296863feb90_0 .net "MEM_rd_ind", 4 0, v00000296863c53f0_0;  1 drivers
v00000296863ff3b0_0 .net "MEM_rd_indzero", 0 0, v00000296863c4c70_0;  1 drivers
v00000296864000d0_0 .net "MEM_regwrite", 0 0, v00000296863c39b0_0;  1 drivers
v00000296864008f0_0 .net "MEM_rs2", 31 0, v00000296863c5850_0;  1 drivers
v00000296863ff8b0_0 .net "PC", 31 0, L_0000029686488e90;  alias, 1 drivers
v00000296863fec30_0 .net "STALL_ID1_FLUSH", 0 0, v00000296863d9330_0;  1 drivers
v00000296863ff130_0 .net "STALL_ID2_FLUSH", 0 0, v00000296863d9a10_0;  1 drivers
v00000296864002b0_0 .net "STALL_IF_FLUSH", 0 0, v00000296863dab90_0;  1 drivers
v00000296863fee10_0 .net "WB_ALU_OUT", 31 0, v00000296863f00a0_0;  1 drivers
v00000296863ff770_0 .net "WB_Data_mem_out", 31 0, v00000296863f0aa0_0;  1 drivers
v0000029686400350_0 .net "WB_memread", 0 0, v00000296863ef7e0_0;  1 drivers
v00000296863ffd10_0 .net "WB_rd_ind", 4 0, v00000296863f0280_0;  1 drivers
v0000029686400850_0 .net "WB_rd_indzero", 0 0, v00000296863f03c0_0;  1 drivers
v00000296864003f0_0 .net "WB_regwrite", 0 0, v00000296863f05a0_0;  1 drivers
v0000029686400710_0 .net "Wrong_prediction", 0 0, L_000002968641dee0;  1 drivers
v0000029686400a30_0 .net *"_ivl_1", 0 0, L_0000029686342590;  1 drivers
v0000029686400170_0 .net *"_ivl_13", 0 0, L_00000296863419c0;  1 drivers
v00000296863ff590_0 .net *"_ivl_14", 0 0, L_0000029686400b70;  1 drivers
v00000296863ff810_0 .net *"_ivl_19", 0 0, L_0000029686341aa0;  1 drivers
v00000296863fea50_0 .net *"_ivl_2", 0 0, L_0000029686400ad0;  1 drivers
v0000029686400030_0 .net *"_ivl_20", 0 0, L_00000296863feaf0;  1 drivers
v00000296863ff950_0 .net *"_ivl_25", 0 0, L_0000029686341b10;  1 drivers
v0000029686400df0_0 .net *"_ivl_26", 0 0, L_00000296863ff450;  1 drivers
v0000029686400f30_0 .net *"_ivl_31", 0 0, L_00000296863428a0;  1 drivers
v0000029686400530_0 .net *"_ivl_32", 0 0, L_00000296863ff4f0;  1 drivers
v00000296863fef50_0 .net *"_ivl_40", 31 0, L_0000029686404d10;  1 drivers
L_0000029686420c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296863ffdb0_0 .net *"_ivl_43", 26 0, L_0000029686420c58;  1 drivers
L_0000029686420ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296863ff9f0_0 .net/2u *"_ivl_44", 31 0, L_0000029686420ca0;  1 drivers
v00000296863ffe50_0 .net *"_ivl_52", 31 0, L_0000029686473b90;  1 drivers
L_0000029686420d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296864005d0_0 .net *"_ivl_55", 26 0, L_0000029686420d30;  1 drivers
L_0000029686420d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296863ff630_0 .net/2u *"_ivl_56", 31 0, L_0000029686420d78;  1 drivers
v0000029686400cb0_0 .net *"_ivl_7", 0 0, L_0000029686343320;  1 drivers
v00000296863ff6d0_0 .net *"_ivl_8", 0 0, L_00000296863ff270;  1 drivers
v00000296863feff0_0 .net "alu_selA", 1 0, L_00000296863fe870;  1 drivers
v0000029686400d50_0 .net "alu_selB", 1 0, L_0000029686403050;  1 drivers
v0000029686400e90_0 .net "clk", 0 0, L_00000296863431d0;  1 drivers
v00000296863ffb30_0 .var "cycles_consumed", 31 0;
v00000296863feeb0_0 .net "exhaz", 0 0, L_0000029686342670;  1 drivers
v00000296863fe910_0 .net "exhaz2", 0 0, L_0000029686342d70;  1 drivers
v00000296863ffef0_0 .net "hlt", 0 0, v00000296863f0b40_0;  1 drivers
v00000296863fed70_0 .net "idhaz", 0 0, L_00000296863434e0;  1 drivers
v00000296863ff090_0 .net "idhaz2", 0 0, L_0000029686342830;  1 drivers
v00000296863ffa90_0 .net "if_id_write", 0 0, v00000296863da910_0;  1 drivers
v0000029686400c10_0 .net "input_clk", 0 0, v00000296864007b0_0;  1 drivers
v00000296863ffbd0_0 .net "is_branch_and_taken", 0 0, L_0000029686407b10;  1 drivers
v00000296863fff90_0 .net "memhaz", 0 0, L_00000296863420c0;  1 drivers
v0000029686400210_0 .net "memhaz2", 0 0, L_0000029686342b40;  1 drivers
v00000296863ffc70_0 .net "pc_src", 2 0, L_0000029686402bf0;  1 drivers
v0000029686400990_0 .net "pc_write", 0 0, v00000296863db270_0;  1 drivers
v00000296863fe9b0_0 .net "rst", 0 0, v00000296863fe7d0_0;  1 drivers
v0000029686400490_0 .net "store_rs2_forward", 1 0, L_0000029686401430;  1 drivers
v0000029686400670_0 .net "wdata_to_reg_file", 31 0, L_00000296864882c0;  1 drivers
E_000002968634a540/0 .event negedge, v00000296863d96f0_0;
E_000002968634a540/1 .event posedge, v00000296863c3910_0;
E_000002968634a540 .event/or E_000002968634a540/0, E_000002968634a540/1;
L_0000029686400ad0 .cmp/eq 5, v00000296863d6120_0, v00000296863d34c0_0;
L_00000296863ff270 .cmp/eq 5, v00000296863c53f0_0, v00000296863d34c0_0;
L_0000029686400b70 .cmp/eq 5, v00000296863f0280_0, v00000296863d34c0_0;
L_00000296863feaf0 .cmp/eq 5, v00000296863d6120_0, v00000296863d3ba0_0;
L_00000296863ff450 .cmp/eq 5, v00000296863c53f0_0, v00000296863d3ba0_0;
L_00000296863ff4f0 .cmp/eq 5, v00000296863f0280_0, v00000296863d3ba0_0;
L_0000029686404d10 .concat [ 5 27 0 0], v00000296863ed800_0, L_0000029686420c58;
L_0000029686403eb0 .cmp/ne 32, L_0000029686404d10, L_0000029686420ca0;
L_0000029686473b90 .concat [ 5 27 0 0], v00000296863d6120_0, L_0000029686420d30;
L_0000029686473cd0 .cmp/ne 32, L_0000029686473b90, L_0000029686420d78;
S_000002968611d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000029686343470 .functor NOT 1, L_0000029686342670, C4<0>, C4<0>, C4<0>;
L_0000029686342750 .functor AND 1, L_00000296863420c0, L_0000029686343470, C4<1>, C4<1>;
L_00000296863427c0 .functor OR 1, L_00000296863434e0, L_0000029686342750, C4<0>, C4<0>;
L_0000029686342980 .functor OR 1, L_00000296863434e0, L_0000029686342670, C4<0>, C4<0>;
v0000029686368300_0 .net *"_ivl_12", 0 0, L_0000029686342980;  1 drivers
v0000029686368940_0 .net *"_ivl_2", 0 0, L_0000029686343470;  1 drivers
v0000029686367f40_0 .net *"_ivl_5", 0 0, L_0000029686342750;  1 drivers
v00000296863686c0_0 .net *"_ivl_7", 0 0, L_00000296863427c0;  1 drivers
v0000029686367fe0_0 .net "alu_selA", 1 0, L_00000296863fe870;  alias, 1 drivers
v0000029686368800_0 .net "exhaz", 0 0, L_0000029686342670;  alias, 1 drivers
v00000296863684e0_0 .net "idhaz", 0 0, L_00000296863434e0;  alias, 1 drivers
v00000296863679a0_0 .net "memhaz", 0 0, L_00000296863420c0;  alias, 1 drivers
L_00000296863fe870 .concat8 [ 1 1 0 0], L_00000296863427c0, L_0000029686342980;
S_000002968611d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000029686341e20 .functor NOT 1, L_0000029686342d70, C4<0>, C4<0>, C4<0>;
L_0000029686341b80 .functor AND 1, L_0000029686342b40, L_0000029686341e20, C4<1>, C4<1>;
L_0000029686343240 .functor OR 1, L_0000029686342830, L_0000029686341b80, C4<0>, C4<0>;
L_0000029686342ec0 .functor NOT 1, v00000296863d54a0_0, C4<0>, C4<0>, C4<0>;
L_0000029686342ad0 .functor AND 1, L_0000029686343240, L_0000029686342ec0, C4<1>, C4<1>;
L_0000029686342fa0 .functor OR 1, L_0000029686342830, L_0000029686342d70, C4<0>, C4<0>;
L_0000029686341bf0 .functor NOT 1, v00000296863d54a0_0, C4<0>, C4<0>, C4<0>;
L_0000029686343710 .functor AND 1, L_0000029686342fa0, L_0000029686341bf0, C4<1>, C4<1>;
v0000029686368120_0 .net "EX1_is_oper2_immed", 0 0, v00000296863d54a0_0;  alias, 1 drivers
v0000029686367ae0_0 .net *"_ivl_11", 0 0, L_0000029686342ad0;  1 drivers
v00000296863681c0_0 .net *"_ivl_16", 0 0, L_0000029686342fa0;  1 drivers
v0000029686368f80_0 .net *"_ivl_17", 0 0, L_0000029686341bf0;  1 drivers
v00000296863683a0_0 .net *"_ivl_2", 0 0, L_0000029686341e20;  1 drivers
v0000029686367b80_0 .net *"_ivl_20", 0 0, L_0000029686343710;  1 drivers
v0000029686368a80_0 .net *"_ivl_5", 0 0, L_0000029686341b80;  1 drivers
v0000029686369520_0 .net *"_ivl_7", 0 0, L_0000029686343240;  1 drivers
v0000029686367cc0_0 .net *"_ivl_8", 0 0, L_0000029686342ec0;  1 drivers
v0000029686369480_0 .net "alu_selB", 1 0, L_0000029686403050;  alias, 1 drivers
v0000029686368440_0 .net "exhaz", 0 0, L_0000029686342d70;  alias, 1 drivers
v0000029686368580_0 .net "idhaz", 0 0, L_0000029686342830;  alias, 1 drivers
v00000296863689e0_0 .net "memhaz", 0 0, L_0000029686342b40;  alias, 1 drivers
L_0000029686403050 .concat8 [ 1 1 0 0], L_0000029686342ad0, L_0000029686343710;
S_0000029686166030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000029686343860 .functor NOT 1, L_0000029686342d70, C4<0>, C4<0>, C4<0>;
L_00000296863435c0 .functor AND 1, L_0000029686342b40, L_0000029686343860, C4<1>, C4<1>;
L_00000296863436a0 .functor OR 1, L_0000029686342830, L_00000296863435c0, C4<0>, C4<0>;
L_00000296863437f0 .functor OR 1, L_0000029686342830, L_0000029686342d70, C4<0>, C4<0>;
v0000029686368b20_0 .net *"_ivl_12", 0 0, L_00000296863437f0;  1 drivers
v0000029686368bc0_0 .net *"_ivl_2", 0 0, L_0000029686343860;  1 drivers
v0000029686368d00_0 .net *"_ivl_5", 0 0, L_00000296863435c0;  1 drivers
v0000029686368c60_0 .net *"_ivl_7", 0 0, L_00000296863436a0;  1 drivers
v0000029686368e40_0 .net "exhaz", 0 0, L_0000029686342d70;  alias, 1 drivers
v0000029686368ee0_0 .net "idhaz", 0 0, L_0000029686342830;  alias, 1 drivers
v00000296862e52d0_0 .net "memhaz", 0 0, L_0000029686342b40;  alias, 1 drivers
v00000296862e5cd0_0 .net "store_rs2_forward", 1 0, L_0000029686401430;  alias, 1 drivers
L_0000029686401430 .concat8 [ 1 1 0 0], L_00000296863436a0, L_00000296863437f0;
S_00000296861661c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000296862e63b0_0 .net "EX_ALU_OUT", 31 0, L_0000029686403af0;  alias, 1 drivers
v00000296862e66d0_0 .net "EX_memread", 0 0, v00000296863d6b20_0;  alias, 1 drivers
v00000296862d0010_0 .net "EX_memwrite", 0 0, v00000296863d5ea0_0;  alias, 1 drivers
v00000296862d00b0_0 .net "EX_opcode", 11 0, v00000296863d6800_0;  alias, 1 drivers
v00000296863c3690_0 .net "EX_rd_ind", 4 0, v00000296863d6120_0;  alias, 1 drivers
v00000296863c3230_0 .net "EX_rd_indzero", 0 0, L_0000029686473cd0;  1 drivers
v00000296863c4630_0 .net "EX_regwrite", 0 0, v00000296863d6260_0;  alias, 1 drivers
v00000296863c41d0_0 .net "EX_rs2_out", 31 0, v00000296863d5d60_0;  alias, 1 drivers
v00000296863c49f0_0 .var "MEM_ALU_OUT", 31 0;
v00000296863c4b30_0 .var "MEM_memread", 0 0;
v00000296863c3d70_0 .var "MEM_memwrite", 0 0;
v00000296863c4a90_0 .var "MEM_opcode", 11 0;
v00000296863c53f0_0 .var "MEM_rd_ind", 4 0;
v00000296863c4c70_0 .var "MEM_rd_indzero", 0 0;
v00000296863c39b0_0 .var "MEM_regwrite", 0 0;
v00000296863c5850_0 .var "MEM_rs2", 31 0;
v00000296863c3730_0 .net "clk", 0 0, L_000002968641df50;  1 drivers
v00000296863c3910_0 .net "rst", 0 0, v00000296863fe7d0_0;  alias, 1 drivers
E_000002968634a880 .event posedge, v00000296863c3910_0, v00000296863c3730_0;
S_00000296861169c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000029686171490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000296861714c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029686171500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029686171538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029686171570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000296861715a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000296861715e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029686171618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029686171650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029686171688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000296861716c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000296861716f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029686171730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029686171768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000296861717a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000296861717d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029686171810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029686171848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029686171880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000296861718b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000296861718f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029686171928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029686171960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029686171998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000296861719d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002968641d070 .functor XOR 1, L_000002968641c900, v00000296863d5b80_0, C4<0>, C4<0>;
L_000002968641e030 .functor NOT 1, L_000002968641d070, C4<0>, C4<0>, C4<0>;
L_000002968641e180 .functor OR 1, v00000296863fe7d0_0, L_000002968641e030, C4<0>, C4<0>;
L_000002968641dee0 .functor NOT 1, L_000002968641e180, C4<0>, C4<0>, C4<0>;
v00000296863c8b40_0 .net "ALU_OP", 3 0, v00000296863c8820_0;  1 drivers
v00000296863c9cc0_0 .net "BranchDecision", 0 0, L_000002968641c900;  1 drivers
v00000296863c9c20_0 .net "CF", 0 0, v00000296863c8780_0;  1 drivers
v00000296863c9fe0_0 .net "EX_opcode", 11 0, v00000296863d6800_0;  alias, 1 drivers
v00000296863c9b80_0 .net "Wrong_prediction", 0 0, L_000002968641dee0;  alias, 1 drivers
v00000296863c9d60_0 .net "ZF", 0 0, L_000002968641c3c0;  1 drivers
L_0000029686420ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000296863c9e00_0 .net/2u *"_ivl_0", 31 0, L_0000029686420ce8;  1 drivers
v00000296863cabc0_0 .net *"_ivl_11", 0 0, L_000002968641e180;  1 drivers
v00000296863ca300_0 .net *"_ivl_2", 31 0, L_0000029686403a50;  1 drivers
v00000296863ca4e0_0 .net *"_ivl_6", 0 0, L_000002968641d070;  1 drivers
v00000296863c9ea0_0 .net *"_ivl_8", 0 0, L_000002968641e030;  1 drivers
v00000296863cab20_0 .net "alu_out", 31 0, L_0000029686403af0;  alias, 1 drivers
v00000296863c9f40_0 .net "alu_outw", 31 0, v00000296863c8fa0_0;  1 drivers
v00000296863cac60_0 .net "is_beq", 0 0, v00000296863d59a0_0;  alias, 1 drivers
v00000296863ca3a0_0 .net "is_bne", 0 0, v00000296863d6940_0;  alias, 1 drivers
v00000296863cae40_0 .net "is_jal", 0 0, v00000296863d5ae0_0;  alias, 1 drivers
v00000296863ca120_0 .net "oper1", 31 0, v00000296863d68a0_0;  alias, 1 drivers
v00000296863ca1c0_0 .net "oper2", 31 0, v00000296863d5fe0_0;  alias, 1 drivers
v00000296863caee0_0 .net "pc", 31 0, v00000296863d6ee0_0;  alias, 1 drivers
v00000296863ca6c0_0 .net "predicted", 0 0, v00000296863d5b80_0;  alias, 1 drivers
v00000296863ca260_0 .net "rst", 0 0, v00000296863fe7d0_0;  alias, 1 drivers
L_0000029686403a50 .arith/sum 32, v00000296863d6ee0_0, L_0000029686420ce8;
L_0000029686403af0 .functor MUXZ 32, v00000296863c8fa0_0, L_0000029686403a50, v00000296863d5ae0_0, C4<>;
S_0000029686116b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000296861169c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002968641c890 .functor AND 1, v00000296863d59a0_0, L_000002968641db60, C4<1>, C4<1>;
L_000002968641c970 .functor NOT 1, L_000002968641db60, C4<0>, C4<0>, C4<0>;
L_000002968641c9e0 .functor AND 1, v00000296863d6940_0, L_000002968641c970, C4<1>, C4<1>;
L_000002968641c900 .functor OR 1, L_000002968641c890, L_000002968641c9e0, C4<0>, C4<0>;
v00000296863c9540_0 .net "BranchDecision", 0 0, L_000002968641c900;  alias, 1 drivers
v00000296863c8f00_0 .net *"_ivl_2", 0 0, L_000002968641c970;  1 drivers
v00000296863c7560_0 .net "is_beq", 0 0, v00000296863d59a0_0;  alias, 1 drivers
v00000296863c79c0_0 .net "is_beq_taken", 0 0, L_000002968641c890;  1 drivers
v00000296863c80a0_0 .net "is_bne", 0 0, v00000296863d6940_0;  alias, 1 drivers
v00000296863c8280_0 .net "is_bne_taken", 0 0, L_000002968641c9e0;  1 drivers
v00000296863c7a60_0 .net "is_eq", 0 0, L_000002968641db60;  1 drivers
v00000296863c7e20_0 .net "oper1", 31 0, v00000296863d68a0_0;  alias, 1 drivers
v00000296863c9860_0 .net "oper2", 31 0, v00000296863d5fe0_0;  alias, 1 drivers
S_0000029686189aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000029686116b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002968641d230 .functor XOR 1, L_0000029686406390, L_0000029686406570, C4<0>, C4<0>;
L_000002968641ccf0 .functor XOR 1, L_0000029686406430, L_00000296864066b0, C4<0>, C4<0>;
L_000002968641d000 .functor XOR 1, L_0000029686405fd0, L_0000029686406070, C4<0>, C4<0>;
L_000002968641dbd0 .functor XOR 1, L_00000296864064d0, L_0000029686406110, C4<0>, C4<0>;
L_000002968641cb30 .functor XOR 1, L_0000029686406610, L_00000296864062f0, C4<0>, C4<0>;
L_000002968641de00 .functor XOR 1, L_00000296864061b0, L_0000029686406250, C4<0>, C4<0>;
L_000002968641d0e0 .functor XOR 1, L_0000029686470850, L_0000029686472510, C4<0>, C4<0>;
L_000002968641d2a0 .functor XOR 1, L_0000029686471f70, L_00000296864705d0, C4<0>, C4<0>;
L_000002968641d9a0 .functor XOR 1, L_0000029686470df0, L_0000029686470e90, C4<0>, C4<0>;
L_000002968641dc40 .functor XOR 1, L_0000029686471e30, L_00000296864714d0, C4<0>, C4<0>;
L_000002968641cc10 .functor XOR 1, L_00000296864707b0, L_00000296864712f0, C4<0>, C4<0>;
L_000002968641cd60 .functor XOR 1, L_0000029686471cf0, L_0000029686470530, C4<0>, C4<0>;
L_000002968641d310 .functor XOR 1, L_0000029686471610, L_0000029686471c50, C4<0>, C4<0>;
L_000002968641dcb0 .functor XOR 1, L_0000029686470210, L_0000029686470ad0, C4<0>, C4<0>;
L_000002968641d850 .functor XOR 1, L_0000029686471ed0, L_0000029686471a70, C4<0>, C4<0>;
L_000002968641c6d0 .functor XOR 1, L_00000296864702b0, L_0000029686470b70, C4<0>, C4<0>;
L_000002968641c270 .functor XOR 1, L_0000029686471430, L_00000296864721f0, C4<0>, C4<0>;
L_000002968641c350 .functor XOR 1, L_0000029686470670, L_0000029686471110, C4<0>, C4<0>;
L_000002968641c510 .functor XOR 1, L_0000029686471570, L_0000029686472290, C4<0>, C4<0>;
L_000002968641c5f0 .functor XOR 1, L_0000029686472330, L_0000029686470f30, C4<0>, C4<0>;
L_000002968641cf20 .functor XOR 1, L_0000029686471b10, L_0000029686472010, C4<0>, C4<0>;
L_000002968641c430 .functor XOR 1, L_0000029686470fd0, L_0000029686470350, C4<0>, C4<0>;
L_000002968641d8c0 .functor XOR 1, L_0000029686471070, L_00000296864725b0, C4<0>, C4<0>;
L_000002968641c740 .functor XOR 1, L_00000296864703f0, L_00000296864716b0, C4<0>, C4<0>;
L_000002968641cdd0 .functor XOR 1, L_0000029686470490, L_0000029686471d90, C4<0>, C4<0>;
L_000002968641da10 .functor XOR 1, L_0000029686471bb0, L_00000296864717f0, C4<0>, C4<0>;
L_000002968641cac0 .functor XOR 1, L_0000029686470030, L_0000029686470710, C4<0>, C4<0>;
L_000002968641c7b0 .functor XOR 1, L_00000296864711b0, L_0000029686471250, C4<0>, C4<0>;
L_000002968641da80 .functor XOR 1, L_0000029686471390, L_00000296864719d0, C4<0>, C4<0>;
L_000002968641cf90 .functor XOR 1, L_00000296864723d0, L_0000029686471750, C4<0>, C4<0>;
L_000002968641c820 .functor XOR 1, L_0000029686472470, L_00000296864708f0, C4<0>, C4<0>;
L_000002968641dd20 .functor XOR 1, L_0000029686471890, L_0000029686472650, C4<0>, C4<0>;
L_000002968641db60/0/0 .functor OR 1, L_0000029686471930, L_00000296864720b0, L_0000029686472150, L_00000296864726f0;
L_000002968641db60/0/4 .functor OR 1, L_000002968646ff90, L_00000296864700d0, L_0000029686470170, L_0000029686470a30;
L_000002968641db60/0/8 .functor OR 1, L_0000029686470c10, L_0000029686470cb0, L_0000029686470d50, L_0000029686474270;
L_000002968641db60/0/12 .functor OR 1, L_0000029686472dd0, L_0000029686472ab0, L_0000029686474310, L_0000029686472b50;
L_000002968641db60/0/16 .functor OR 1, L_0000029686473370, L_0000029686474ef0, L_00000296864741d0, L_0000029686473410;
L_000002968641db60/0/20 .functor OR 1, L_0000029686473c30, L_00000296864749f0, L_00000296864734b0, L_0000029686473550;
L_000002968641db60/0/24 .functor OR 1, L_00000296864746d0, L_0000029686474e50, L_0000029686474c70, L_0000029686473870;
L_000002968641db60/0/28 .functor OR 1, L_00000296864735f0, L_0000029686474090, L_00000296864748b0, L_0000029686472bf0;
L_000002968641db60/1/0 .functor OR 1, L_000002968641db60/0/0, L_000002968641db60/0/4, L_000002968641db60/0/8, L_000002968641db60/0/12;
L_000002968641db60/1/4 .functor OR 1, L_000002968641db60/0/16, L_000002968641db60/0/20, L_000002968641db60/0/24, L_000002968641db60/0/28;
L_000002968641db60 .functor NOR 1, L_000002968641db60/1/0, L_000002968641db60/1/4, C4<0>, C4<0>;
v00000296863c3b90_0 .net *"_ivl_0", 0 0, L_000002968641d230;  1 drivers
v00000296863c37d0_0 .net *"_ivl_101", 0 0, L_00000296864721f0;  1 drivers
v00000296863c4270_0 .net *"_ivl_102", 0 0, L_000002968641c350;  1 drivers
v00000296863c3190_0 .net *"_ivl_105", 0 0, L_0000029686470670;  1 drivers
v00000296863c50d0_0 .net *"_ivl_107", 0 0, L_0000029686471110;  1 drivers
v00000296863c4310_0 .net *"_ivl_108", 0 0, L_000002968641c510;  1 drivers
v00000296863c43b0_0 .net *"_ivl_11", 0 0, L_00000296864066b0;  1 drivers
v00000296863c46d0_0 .net *"_ivl_111", 0 0, L_0000029686471570;  1 drivers
v00000296863c4d10_0 .net *"_ivl_113", 0 0, L_0000029686472290;  1 drivers
v00000296863c4bd0_0 .net *"_ivl_114", 0 0, L_000002968641c5f0;  1 drivers
v00000296863c34b0_0 .net *"_ivl_117", 0 0, L_0000029686472330;  1 drivers
v00000296863c30f0_0 .net *"_ivl_119", 0 0, L_0000029686470f30;  1 drivers
v00000296863c4450_0 .net *"_ivl_12", 0 0, L_000002968641d000;  1 drivers
v00000296863c3af0_0 .net *"_ivl_120", 0 0, L_000002968641cf20;  1 drivers
v00000296863c4090_0 .net *"_ivl_123", 0 0, L_0000029686471b10;  1 drivers
v00000296863c4db0_0 .net *"_ivl_125", 0 0, L_0000029686472010;  1 drivers
v00000296863c3870_0 .net *"_ivl_126", 0 0, L_000002968641c430;  1 drivers
v00000296863c5030_0 .net *"_ivl_129", 0 0, L_0000029686470fd0;  1 drivers
v00000296863c4e50_0 .net *"_ivl_131", 0 0, L_0000029686470350;  1 drivers
v00000296863c3550_0 .net *"_ivl_132", 0 0, L_000002968641d8c0;  1 drivers
v00000296863c4ef0_0 .net *"_ivl_135", 0 0, L_0000029686471070;  1 drivers
v00000296863c52b0_0 .net *"_ivl_137", 0 0, L_00000296864725b0;  1 drivers
v00000296863c5710_0 .net *"_ivl_138", 0 0, L_000002968641c740;  1 drivers
v00000296863c32d0_0 .net *"_ivl_141", 0 0, L_00000296864703f0;  1 drivers
v00000296863c3a50_0 .net *"_ivl_143", 0 0, L_00000296864716b0;  1 drivers
v00000296863c4770_0 .net *"_ivl_144", 0 0, L_000002968641cdd0;  1 drivers
v00000296863c3c30_0 .net *"_ivl_147", 0 0, L_0000029686470490;  1 drivers
v00000296863c4f90_0 .net *"_ivl_149", 0 0, L_0000029686471d90;  1 drivers
v00000296863c3410_0 .net *"_ivl_15", 0 0, L_0000029686405fd0;  1 drivers
v00000296863c3cd0_0 .net *"_ivl_150", 0 0, L_000002968641da10;  1 drivers
v00000296863c4810_0 .net *"_ivl_153", 0 0, L_0000029686471bb0;  1 drivers
v00000296863c5490_0 .net *"_ivl_155", 0 0, L_00000296864717f0;  1 drivers
v00000296863c35f0_0 .net *"_ivl_156", 0 0, L_000002968641cac0;  1 drivers
v00000296863c48b0_0 .net *"_ivl_159", 0 0, L_0000029686470030;  1 drivers
v00000296863c5170_0 .net *"_ivl_161", 0 0, L_0000029686470710;  1 drivers
v00000296863c44f0_0 .net *"_ivl_162", 0 0, L_000002968641c7b0;  1 drivers
v00000296863c5210_0 .net *"_ivl_165", 0 0, L_00000296864711b0;  1 drivers
v00000296863c5350_0 .net *"_ivl_167", 0 0, L_0000029686471250;  1 drivers
v00000296863c5530_0 .net *"_ivl_168", 0 0, L_000002968641da80;  1 drivers
v00000296863c55d0_0 .net *"_ivl_17", 0 0, L_0000029686406070;  1 drivers
v00000296863c3e10_0 .net *"_ivl_171", 0 0, L_0000029686471390;  1 drivers
v00000296863c5670_0 .net *"_ivl_173", 0 0, L_00000296864719d0;  1 drivers
v00000296863c57b0_0 .net *"_ivl_174", 0 0, L_000002968641cf90;  1 drivers
v00000296863c3eb0_0 .net *"_ivl_177", 0 0, L_00000296864723d0;  1 drivers
v00000296863c3f50_0 .net *"_ivl_179", 0 0, L_0000029686471750;  1 drivers
v00000296863c3ff0_0 .net *"_ivl_18", 0 0, L_000002968641dbd0;  1 drivers
v00000296863c4130_0 .net *"_ivl_180", 0 0, L_000002968641c820;  1 drivers
v00000296863c4590_0 .net *"_ivl_183", 0 0, L_0000029686472470;  1 drivers
v00000296863c4950_0 .net *"_ivl_185", 0 0, L_00000296864708f0;  1 drivers
v00000296863c5fd0_0 .net *"_ivl_186", 0 0, L_000002968641dd20;  1 drivers
v00000296863c5b70_0 .net *"_ivl_190", 0 0, L_0000029686471890;  1 drivers
v00000296863c5cb0_0 .net *"_ivl_192", 0 0, L_0000029686472650;  1 drivers
v00000296863c6b10_0 .net *"_ivl_194", 0 0, L_0000029686471930;  1 drivers
v00000296863c5f30_0 .net *"_ivl_196", 0 0, L_00000296864720b0;  1 drivers
v00000296863c6e30_0 .net *"_ivl_198", 0 0, L_0000029686472150;  1 drivers
v00000296863c5990_0 .net *"_ivl_200", 0 0, L_00000296864726f0;  1 drivers
v00000296863c6110_0 .net *"_ivl_202", 0 0, L_000002968646ff90;  1 drivers
v00000296863c5d50_0 .net *"_ivl_204", 0 0, L_00000296864700d0;  1 drivers
v00000296863c61b0_0 .net *"_ivl_206", 0 0, L_0000029686470170;  1 drivers
v00000296863c6390_0 .net *"_ivl_208", 0 0, L_0000029686470a30;  1 drivers
v00000296863c6070_0 .net *"_ivl_21", 0 0, L_00000296864064d0;  1 drivers
v00000296863c6c50_0 .net *"_ivl_210", 0 0, L_0000029686470c10;  1 drivers
v00000296863c6430_0 .net *"_ivl_212", 0 0, L_0000029686470cb0;  1 drivers
v00000296863c5a30_0 .net *"_ivl_214", 0 0, L_0000029686470d50;  1 drivers
v00000296863c6750_0 .net *"_ivl_216", 0 0, L_0000029686474270;  1 drivers
v00000296863c66b0_0 .net *"_ivl_218", 0 0, L_0000029686472dd0;  1 drivers
v00000296863c5c10_0 .net *"_ivl_220", 0 0, L_0000029686472ab0;  1 drivers
v00000296863c6ed0_0 .net *"_ivl_222", 0 0, L_0000029686474310;  1 drivers
v00000296863c64d0_0 .net *"_ivl_224", 0 0, L_0000029686472b50;  1 drivers
v00000296863c6890_0 .net *"_ivl_226", 0 0, L_0000029686473370;  1 drivers
v00000296863c5ad0_0 .net *"_ivl_228", 0 0, L_0000029686474ef0;  1 drivers
v00000296863c6f70_0 .net *"_ivl_23", 0 0, L_0000029686406110;  1 drivers
v00000296863c6d90_0 .net *"_ivl_230", 0 0, L_00000296864741d0;  1 drivers
v00000296863c5df0_0 .net *"_ivl_232", 0 0, L_0000029686473410;  1 drivers
v00000296863c67f0_0 .net *"_ivl_234", 0 0, L_0000029686473c30;  1 drivers
v00000296863c6930_0 .net *"_ivl_236", 0 0, L_00000296864749f0;  1 drivers
v00000296863c58f0_0 .net *"_ivl_238", 0 0, L_00000296864734b0;  1 drivers
v00000296863c5e90_0 .net *"_ivl_24", 0 0, L_000002968641cb30;  1 drivers
v00000296863c69d0_0 .net *"_ivl_240", 0 0, L_0000029686473550;  1 drivers
v00000296863c6250_0 .net *"_ivl_242", 0 0, L_00000296864746d0;  1 drivers
v00000296863c6bb0_0 .net *"_ivl_244", 0 0, L_0000029686474e50;  1 drivers
v00000296863c6cf0_0 .net *"_ivl_246", 0 0, L_0000029686474c70;  1 drivers
v00000296863c62f0_0 .net *"_ivl_248", 0 0, L_0000029686473870;  1 drivers
v00000296863c6570_0 .net *"_ivl_250", 0 0, L_00000296864735f0;  1 drivers
v00000296863c6a70_0 .net *"_ivl_252", 0 0, L_0000029686474090;  1 drivers
v00000296863c6610_0 .net *"_ivl_254", 0 0, L_00000296864748b0;  1 drivers
v00000296862e61d0_0 .net *"_ivl_256", 0 0, L_0000029686472bf0;  1 drivers
v00000296863c8c80_0 .net *"_ivl_27", 0 0, L_0000029686406610;  1 drivers
v00000296863c7740_0 .net *"_ivl_29", 0 0, L_00000296864062f0;  1 drivers
v00000296863c92c0_0 .net *"_ivl_3", 0 0, L_0000029686406390;  1 drivers
v00000296863c88c0_0 .net *"_ivl_30", 0 0, L_000002968641de00;  1 drivers
v00000296863c77e0_0 .net *"_ivl_33", 0 0, L_00000296864061b0;  1 drivers
v00000296863c9040_0 .net *"_ivl_35", 0 0, L_0000029686406250;  1 drivers
v00000296863c7b00_0 .net *"_ivl_36", 0 0, L_000002968641d0e0;  1 drivers
v00000296863c8320_0 .net *"_ivl_39", 0 0, L_0000029686470850;  1 drivers
v00000296863c8640_0 .net *"_ivl_41", 0 0, L_0000029686472510;  1 drivers
v00000296863c8be0_0 .net *"_ivl_42", 0 0, L_000002968641d2a0;  1 drivers
v00000296863c9360_0 .net *"_ivl_45", 0 0, L_0000029686471f70;  1 drivers
v00000296863c76a0_0 .net *"_ivl_47", 0 0, L_00000296864705d0;  1 drivers
v00000296863c7c40_0 .net *"_ivl_48", 0 0, L_000002968641d9a0;  1 drivers
v00000296863c8140_0 .net *"_ivl_5", 0 0, L_0000029686406570;  1 drivers
v00000296863c81e0_0 .net *"_ivl_51", 0 0, L_0000029686470df0;  1 drivers
v00000296863c86e0_0 .net *"_ivl_53", 0 0, L_0000029686470e90;  1 drivers
v00000296863c8e60_0 .net *"_ivl_54", 0 0, L_000002968641dc40;  1 drivers
v00000296863c7380_0 .net *"_ivl_57", 0 0, L_0000029686471e30;  1 drivers
v00000296863c9720_0 .net *"_ivl_59", 0 0, L_00000296864714d0;  1 drivers
v00000296863c7100_0 .net *"_ivl_6", 0 0, L_000002968641ccf0;  1 drivers
v00000296863c7880_0 .net *"_ivl_60", 0 0, L_000002968641cc10;  1 drivers
v00000296863c71a0_0 .net *"_ivl_63", 0 0, L_00000296864707b0;  1 drivers
v00000296863c90e0_0 .net *"_ivl_65", 0 0, L_00000296864712f0;  1 drivers
v00000296863c8d20_0 .net *"_ivl_66", 0 0, L_000002968641cd60;  1 drivers
v00000296863c9680_0 .net *"_ivl_69", 0 0, L_0000029686471cf0;  1 drivers
v00000296863c7240_0 .net *"_ivl_71", 0 0, L_0000029686470530;  1 drivers
v00000296863c7ec0_0 .net *"_ivl_72", 0 0, L_000002968641d310;  1 drivers
v00000296863c7920_0 .net *"_ivl_75", 0 0, L_0000029686471610;  1 drivers
v00000296863c7f60_0 .net *"_ivl_77", 0 0, L_0000029686471c50;  1 drivers
v00000296863c83c0_0 .net *"_ivl_78", 0 0, L_000002968641dcb0;  1 drivers
v00000296863c7ce0_0 .net *"_ivl_81", 0 0, L_0000029686470210;  1 drivers
v00000296863c9400_0 .net *"_ivl_83", 0 0, L_0000029686470ad0;  1 drivers
v00000296863c8500_0 .net *"_ivl_84", 0 0, L_000002968641d850;  1 drivers
v00000296863c72e0_0 .net *"_ivl_87", 0 0, L_0000029686471ed0;  1 drivers
v00000296863c8a00_0 .net *"_ivl_89", 0 0, L_0000029686471a70;  1 drivers
v00000296863c8960_0 .net *"_ivl_9", 0 0, L_0000029686406430;  1 drivers
v00000296863c7600_0 .net *"_ivl_90", 0 0, L_000002968641c6d0;  1 drivers
v00000296863c97c0_0 .net *"_ivl_93", 0 0, L_00000296864702b0;  1 drivers
v00000296863c8460_0 .net *"_ivl_95", 0 0, L_0000029686470b70;  1 drivers
v00000296863c8dc0_0 .net *"_ivl_96", 0 0, L_000002968641c270;  1 drivers
v00000296863c7420_0 .net *"_ivl_99", 0 0, L_0000029686471430;  1 drivers
v00000296863c95e0_0 .net "a", 31 0, v00000296863d68a0_0;  alias, 1 drivers
v00000296863c94a0_0 .net "b", 31 0, v00000296863d5fe0_0;  alias, 1 drivers
v00000296863c74c0_0 .net "out", 0 0, L_000002968641db60;  alias, 1 drivers
v00000296863c7d80_0 .net "temp", 31 0, L_0000029686470990;  1 drivers
L_0000029686406390 .part v00000296863d68a0_0, 0, 1;
L_0000029686406570 .part v00000296863d5fe0_0, 0, 1;
L_0000029686406430 .part v00000296863d68a0_0, 1, 1;
L_00000296864066b0 .part v00000296863d5fe0_0, 1, 1;
L_0000029686405fd0 .part v00000296863d68a0_0, 2, 1;
L_0000029686406070 .part v00000296863d5fe0_0, 2, 1;
L_00000296864064d0 .part v00000296863d68a0_0, 3, 1;
L_0000029686406110 .part v00000296863d5fe0_0, 3, 1;
L_0000029686406610 .part v00000296863d68a0_0, 4, 1;
L_00000296864062f0 .part v00000296863d5fe0_0, 4, 1;
L_00000296864061b0 .part v00000296863d68a0_0, 5, 1;
L_0000029686406250 .part v00000296863d5fe0_0, 5, 1;
L_0000029686470850 .part v00000296863d68a0_0, 6, 1;
L_0000029686472510 .part v00000296863d5fe0_0, 6, 1;
L_0000029686471f70 .part v00000296863d68a0_0, 7, 1;
L_00000296864705d0 .part v00000296863d5fe0_0, 7, 1;
L_0000029686470df0 .part v00000296863d68a0_0, 8, 1;
L_0000029686470e90 .part v00000296863d5fe0_0, 8, 1;
L_0000029686471e30 .part v00000296863d68a0_0, 9, 1;
L_00000296864714d0 .part v00000296863d5fe0_0, 9, 1;
L_00000296864707b0 .part v00000296863d68a0_0, 10, 1;
L_00000296864712f0 .part v00000296863d5fe0_0, 10, 1;
L_0000029686471cf0 .part v00000296863d68a0_0, 11, 1;
L_0000029686470530 .part v00000296863d5fe0_0, 11, 1;
L_0000029686471610 .part v00000296863d68a0_0, 12, 1;
L_0000029686471c50 .part v00000296863d5fe0_0, 12, 1;
L_0000029686470210 .part v00000296863d68a0_0, 13, 1;
L_0000029686470ad0 .part v00000296863d5fe0_0, 13, 1;
L_0000029686471ed0 .part v00000296863d68a0_0, 14, 1;
L_0000029686471a70 .part v00000296863d5fe0_0, 14, 1;
L_00000296864702b0 .part v00000296863d68a0_0, 15, 1;
L_0000029686470b70 .part v00000296863d5fe0_0, 15, 1;
L_0000029686471430 .part v00000296863d68a0_0, 16, 1;
L_00000296864721f0 .part v00000296863d5fe0_0, 16, 1;
L_0000029686470670 .part v00000296863d68a0_0, 17, 1;
L_0000029686471110 .part v00000296863d5fe0_0, 17, 1;
L_0000029686471570 .part v00000296863d68a0_0, 18, 1;
L_0000029686472290 .part v00000296863d5fe0_0, 18, 1;
L_0000029686472330 .part v00000296863d68a0_0, 19, 1;
L_0000029686470f30 .part v00000296863d5fe0_0, 19, 1;
L_0000029686471b10 .part v00000296863d68a0_0, 20, 1;
L_0000029686472010 .part v00000296863d5fe0_0, 20, 1;
L_0000029686470fd0 .part v00000296863d68a0_0, 21, 1;
L_0000029686470350 .part v00000296863d5fe0_0, 21, 1;
L_0000029686471070 .part v00000296863d68a0_0, 22, 1;
L_00000296864725b0 .part v00000296863d5fe0_0, 22, 1;
L_00000296864703f0 .part v00000296863d68a0_0, 23, 1;
L_00000296864716b0 .part v00000296863d5fe0_0, 23, 1;
L_0000029686470490 .part v00000296863d68a0_0, 24, 1;
L_0000029686471d90 .part v00000296863d5fe0_0, 24, 1;
L_0000029686471bb0 .part v00000296863d68a0_0, 25, 1;
L_00000296864717f0 .part v00000296863d5fe0_0, 25, 1;
L_0000029686470030 .part v00000296863d68a0_0, 26, 1;
L_0000029686470710 .part v00000296863d5fe0_0, 26, 1;
L_00000296864711b0 .part v00000296863d68a0_0, 27, 1;
L_0000029686471250 .part v00000296863d5fe0_0, 27, 1;
L_0000029686471390 .part v00000296863d68a0_0, 28, 1;
L_00000296864719d0 .part v00000296863d5fe0_0, 28, 1;
L_00000296864723d0 .part v00000296863d68a0_0, 29, 1;
L_0000029686471750 .part v00000296863d5fe0_0, 29, 1;
L_0000029686472470 .part v00000296863d68a0_0, 30, 1;
L_00000296864708f0 .part v00000296863d5fe0_0, 30, 1;
LS_0000029686470990_0_0 .concat8 [ 1 1 1 1], L_000002968641d230, L_000002968641ccf0, L_000002968641d000, L_000002968641dbd0;
LS_0000029686470990_0_4 .concat8 [ 1 1 1 1], L_000002968641cb30, L_000002968641de00, L_000002968641d0e0, L_000002968641d2a0;
LS_0000029686470990_0_8 .concat8 [ 1 1 1 1], L_000002968641d9a0, L_000002968641dc40, L_000002968641cc10, L_000002968641cd60;
LS_0000029686470990_0_12 .concat8 [ 1 1 1 1], L_000002968641d310, L_000002968641dcb0, L_000002968641d850, L_000002968641c6d0;
LS_0000029686470990_0_16 .concat8 [ 1 1 1 1], L_000002968641c270, L_000002968641c350, L_000002968641c510, L_000002968641c5f0;
LS_0000029686470990_0_20 .concat8 [ 1 1 1 1], L_000002968641cf20, L_000002968641c430, L_000002968641d8c0, L_000002968641c740;
LS_0000029686470990_0_24 .concat8 [ 1 1 1 1], L_000002968641cdd0, L_000002968641da10, L_000002968641cac0, L_000002968641c7b0;
LS_0000029686470990_0_28 .concat8 [ 1 1 1 1], L_000002968641da80, L_000002968641cf90, L_000002968641c820, L_000002968641dd20;
LS_0000029686470990_1_0 .concat8 [ 4 4 4 4], LS_0000029686470990_0_0, LS_0000029686470990_0_4, LS_0000029686470990_0_8, LS_0000029686470990_0_12;
LS_0000029686470990_1_4 .concat8 [ 4 4 4 4], LS_0000029686470990_0_16, LS_0000029686470990_0_20, LS_0000029686470990_0_24, LS_0000029686470990_0_28;
L_0000029686470990 .concat8 [ 16 16 0 0], LS_0000029686470990_1_0, LS_0000029686470990_1_4;
L_0000029686471890 .part v00000296863d68a0_0, 31, 1;
L_0000029686472650 .part v00000296863d5fe0_0, 31, 1;
L_0000029686471930 .part L_0000029686470990, 0, 1;
L_00000296864720b0 .part L_0000029686470990, 1, 1;
L_0000029686472150 .part L_0000029686470990, 2, 1;
L_00000296864726f0 .part L_0000029686470990, 3, 1;
L_000002968646ff90 .part L_0000029686470990, 4, 1;
L_00000296864700d0 .part L_0000029686470990, 5, 1;
L_0000029686470170 .part L_0000029686470990, 6, 1;
L_0000029686470a30 .part L_0000029686470990, 7, 1;
L_0000029686470c10 .part L_0000029686470990, 8, 1;
L_0000029686470cb0 .part L_0000029686470990, 9, 1;
L_0000029686470d50 .part L_0000029686470990, 10, 1;
L_0000029686474270 .part L_0000029686470990, 11, 1;
L_0000029686472dd0 .part L_0000029686470990, 12, 1;
L_0000029686472ab0 .part L_0000029686470990, 13, 1;
L_0000029686474310 .part L_0000029686470990, 14, 1;
L_0000029686472b50 .part L_0000029686470990, 15, 1;
L_0000029686473370 .part L_0000029686470990, 16, 1;
L_0000029686474ef0 .part L_0000029686470990, 17, 1;
L_00000296864741d0 .part L_0000029686470990, 18, 1;
L_0000029686473410 .part L_0000029686470990, 19, 1;
L_0000029686473c30 .part L_0000029686470990, 20, 1;
L_00000296864749f0 .part L_0000029686470990, 21, 1;
L_00000296864734b0 .part L_0000029686470990, 22, 1;
L_0000029686473550 .part L_0000029686470990, 23, 1;
L_00000296864746d0 .part L_0000029686470990, 24, 1;
L_0000029686474e50 .part L_0000029686470990, 25, 1;
L_0000029686474c70 .part L_0000029686470990, 26, 1;
L_0000029686473870 .part L_0000029686470990, 27, 1;
L_00000296864735f0 .part L_0000029686470990, 28, 1;
L_0000029686474090 .part L_0000029686470990, 29, 1;
L_00000296864748b0 .part L_0000029686470990, 30, 1;
L_0000029686472bf0 .part L_0000029686470990, 31, 1;
S_0000029686189c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000296861169c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002968634b500 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002968641c3c0 .functor NOT 1, L_0000029686404a90, C4<0>, C4<0>, C4<0>;
v00000296863c8aa0_0 .net "A", 31 0, v00000296863d68a0_0;  alias, 1 drivers
v00000296863c85a0_0 .net "ALUOP", 3 0, v00000296863c8820_0;  alias, 1 drivers
v00000296863c7ba0_0 .net "B", 31 0, v00000296863d5fe0_0;  alias, 1 drivers
v00000296863c8780_0 .var "CF", 0 0;
v00000296863c8000_0 .net "ZF", 0 0, L_000002968641c3c0;  alias, 1 drivers
v00000296863c9180_0 .net *"_ivl_1", 0 0, L_0000029686404a90;  1 drivers
v00000296863c8fa0_0 .var "res", 31 0;
E_000002968634b780 .event anyedge, v00000296863c85a0_0, v00000296863c95e0_0, v00000296863c94a0_0, v00000296863c8780_0;
L_0000029686404a90 .reduce/or v00000296863c8fa0_0;
S_00000296861d0140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000296861169c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000296863cb8c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000296863cb8f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000296863cb930 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000296863cb968 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000296863cb9a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000296863cb9d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000296863cba10 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000296863cba48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000296863cba80 .param/l "j" 0 9 19, C4<000010000000>;
P_00000296863cbab8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000296863cbaf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000296863cbb28 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000296863cbb60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000296863cbb98 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000296863cbbd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000296863cbc08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000296863cbc40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000296863cbc78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000296863cbcb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000296863cbce8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000296863cbd20 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000296863cbd58 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000296863cbd90 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000296863cbdc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000296863cbe00 .param/l "xori" 0 9 12, C4<001110000000>;
v00000296863c8820_0 .var "ALU_OP", 3 0;
v00000296863c9220_0 .net "opcode", 11 0, v00000296863d6800_0;  alias, 1 drivers
E_000002968634b800 .event anyedge, v00000296862d00b0_0;
S_00000296863cbe40 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000296863d5360_0 .net "EX1_forward_to_B", 31 0, v00000296863d3420_0;  alias, 1 drivers
v00000296863d3880_0 .net "EX_PFC", 31 0, v00000296863d3740_0;  alias, 1 drivers
v00000296863d4d20_0 .net "EX_PFC_to_IF", 31 0, L_00000296864039b0;  alias, 1 drivers
v00000296863d5400_0 .net "alu_selA", 1 0, L_00000296863fe870;  alias, 1 drivers
v00000296863d37e0_0 .net "alu_selB", 1 0, L_0000029686403050;  alias, 1 drivers
v00000296863d4500_0 .net "ex_haz", 31 0, v00000296863c49f0_0;  alias, 1 drivers
v00000296863d4f00_0 .net "id_haz", 31 0, L_0000029686403af0;  alias, 1 drivers
v00000296863d39c0_0 .net "is_jr", 0 0, v00000296863d3a60_0;  alias, 1 drivers
v00000296863d46e0_0 .net "mem_haz", 31 0, L_00000296864882c0;  alias, 1 drivers
v00000296863d4280_0 .net "oper1", 31 0, L_0000029686408440;  alias, 1 drivers
v00000296863d45a0_0 .net "oper2", 31 0, L_000002968641d460;  alias, 1 drivers
v00000296863d3560_0 .net "pc", 31 0, v00000296863d5180_0;  alias, 1 drivers
v00000296863d5040_0 .net "rs1", 31 0, v00000296863d3e20_0;  alias, 1 drivers
v00000296863d36a0_0 .net "rs2_in", 31 0, v00000296863d4dc0_0;  alias, 1 drivers
v00000296863d50e0_0 .net "rs2_out", 31 0, L_000002968641ceb0;  alias, 1 drivers
v00000296863d55e0_0 .net "store_rs2_forward", 1 0, L_0000029686401430;  alias, 1 drivers
L_00000296864039b0 .functor MUXZ 32, v00000296863d3740_0, L_0000029686408440, v00000296863d3a60_0, C4<>;
S_00000296861d02d0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000296863cbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002968634afc0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000029686407a30 .functor NOT 1, L_0000029686403ff0, C4<0>, C4<0>, C4<0>;
L_0000029686407fe0 .functor NOT 1, L_0000029686404b30, C4<0>, C4<0>, C4<0>;
L_00000296864080c0 .functor NOT 1, L_0000029686405850, C4<0>, C4<0>, C4<0>;
L_0000029686408360 .functor NOT 1, L_0000029686405cb0, C4<0>, C4<0>, C4<0>;
L_0000029686406990 .functor AND 32, L_0000029686407f70, v00000296863d3e20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000296864071e0 .functor AND 32, L_0000029686407db0, L_00000296864882c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029686406ca0 .functor OR 32, L_0000029686406990, L_00000296864071e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029686406d10 .functor AND 32, L_0000029686406c30, v00000296863c49f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029686408600 .functor OR 32, L_0000029686406ca0, L_0000029686406d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000296864084b0 .functor AND 32, L_00000296864067d0, L_0000029686403af0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029686408440 .functor OR 32, L_0000029686408600, L_00000296864084b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296863caa80_0 .net *"_ivl_1", 0 0, L_0000029686403ff0;  1 drivers
v00000296863cada0_0 .net *"_ivl_13", 0 0, L_0000029686405850;  1 drivers
v00000296863caf80_0 .net *"_ivl_14", 0 0, L_00000296864080c0;  1 drivers
v00000296863c99a0_0 .net *"_ivl_19", 0 0, L_0000029686404130;  1 drivers
v00000296863c9a40_0 .net *"_ivl_2", 0 0, L_0000029686407a30;  1 drivers
v00000296863cd2c0_0 .net *"_ivl_23", 0 0, L_0000029686403d70;  1 drivers
v00000296863cd900_0 .net *"_ivl_27", 0 0, L_0000029686405cb0;  1 drivers
v00000296863cf660_0 .net *"_ivl_28", 0 0, L_0000029686408360;  1 drivers
v00000296863cd180_0 .net *"_ivl_33", 0 0, L_0000029686405670;  1 drivers
v00000296863cd360_0 .net *"_ivl_37", 0 0, L_00000296864048b0;  1 drivers
v00000296863cf700_0 .net *"_ivl_40", 31 0, L_0000029686406990;  1 drivers
v00000296863cd040_0 .net *"_ivl_42", 31 0, L_00000296864071e0;  1 drivers
v00000296863cd7c0_0 .net *"_ivl_44", 31 0, L_0000029686406ca0;  1 drivers
v00000296863cd0e0_0 .net *"_ivl_46", 31 0, L_0000029686406d10;  1 drivers
v00000296863cf020_0 .net *"_ivl_48", 31 0, L_0000029686408600;  1 drivers
v00000296863ceb20_0 .net *"_ivl_50", 31 0, L_00000296864084b0;  1 drivers
v00000296863cd860_0 .net *"_ivl_7", 0 0, L_0000029686404b30;  1 drivers
v00000296863cf520_0 .net *"_ivl_8", 0 0, L_0000029686407fe0;  1 drivers
v00000296863ce6c0_0 .net "ina", 31 0, v00000296863d3e20_0;  alias, 1 drivers
v00000296863cd220_0 .net "inb", 31 0, L_00000296864882c0;  alias, 1 drivers
v00000296863cdd60_0 .net "inc", 31 0, v00000296863c49f0_0;  alias, 1 drivers
v00000296863cd9a0_0 .net "ind", 31 0, L_0000029686403af0;  alias, 1 drivers
v00000296863cf340_0 .net "out", 31 0, L_0000029686408440;  alias, 1 drivers
v00000296863ce120_0 .net "s0", 31 0, L_0000029686407f70;  1 drivers
v00000296863ce940_0 .net "s1", 31 0, L_0000029686407db0;  1 drivers
v00000296863cf5c0_0 .net "s2", 31 0, L_0000029686406c30;  1 drivers
v00000296863cdcc0_0 .net "s3", 31 0, L_00000296864067d0;  1 drivers
v00000296863cd400_0 .net "sel", 1 0, L_00000296863fe870;  alias, 1 drivers
L_0000029686403ff0 .part L_00000296863fe870, 1, 1;
LS_0000029686403cd0_0_0 .concat [ 1 1 1 1], L_0000029686407a30, L_0000029686407a30, L_0000029686407a30, L_0000029686407a30;
LS_0000029686403cd0_0_4 .concat [ 1 1 1 1], L_0000029686407a30, L_0000029686407a30, L_0000029686407a30, L_0000029686407a30;
LS_0000029686403cd0_0_8 .concat [ 1 1 1 1], L_0000029686407a30, L_0000029686407a30, L_0000029686407a30, L_0000029686407a30;
LS_0000029686403cd0_0_12 .concat [ 1 1 1 1], L_0000029686407a30, L_0000029686407a30, L_0000029686407a30, L_0000029686407a30;
LS_0000029686403cd0_0_16 .concat [ 1 1 1 1], L_0000029686407a30, L_0000029686407a30, L_0000029686407a30, L_0000029686407a30;
LS_0000029686403cd0_0_20 .concat [ 1 1 1 1], L_0000029686407a30, L_0000029686407a30, L_0000029686407a30, L_0000029686407a30;
LS_0000029686403cd0_0_24 .concat [ 1 1 1 1], L_0000029686407a30, L_0000029686407a30, L_0000029686407a30, L_0000029686407a30;
LS_0000029686403cd0_0_28 .concat [ 1 1 1 1], L_0000029686407a30, L_0000029686407a30, L_0000029686407a30, L_0000029686407a30;
LS_0000029686403cd0_1_0 .concat [ 4 4 4 4], LS_0000029686403cd0_0_0, LS_0000029686403cd0_0_4, LS_0000029686403cd0_0_8, LS_0000029686403cd0_0_12;
LS_0000029686403cd0_1_4 .concat [ 4 4 4 4], LS_0000029686403cd0_0_16, LS_0000029686403cd0_0_20, LS_0000029686403cd0_0_24, LS_0000029686403cd0_0_28;
L_0000029686403cd0 .concat [ 16 16 0 0], LS_0000029686403cd0_1_0, LS_0000029686403cd0_1_4;
L_0000029686404b30 .part L_00000296863fe870, 0, 1;
LS_0000029686403c30_0_0 .concat [ 1 1 1 1], L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0;
LS_0000029686403c30_0_4 .concat [ 1 1 1 1], L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0;
LS_0000029686403c30_0_8 .concat [ 1 1 1 1], L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0;
LS_0000029686403c30_0_12 .concat [ 1 1 1 1], L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0;
LS_0000029686403c30_0_16 .concat [ 1 1 1 1], L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0;
LS_0000029686403c30_0_20 .concat [ 1 1 1 1], L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0;
LS_0000029686403c30_0_24 .concat [ 1 1 1 1], L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0;
LS_0000029686403c30_0_28 .concat [ 1 1 1 1], L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0, L_0000029686407fe0;
LS_0000029686403c30_1_0 .concat [ 4 4 4 4], LS_0000029686403c30_0_0, LS_0000029686403c30_0_4, LS_0000029686403c30_0_8, LS_0000029686403c30_0_12;
LS_0000029686403c30_1_4 .concat [ 4 4 4 4], LS_0000029686403c30_0_16, LS_0000029686403c30_0_20, LS_0000029686403c30_0_24, LS_0000029686403c30_0_28;
L_0000029686403c30 .concat [ 16 16 0 0], LS_0000029686403c30_1_0, LS_0000029686403c30_1_4;
L_0000029686405850 .part L_00000296863fe870, 1, 1;
LS_0000029686404590_0_0 .concat [ 1 1 1 1], L_00000296864080c0, L_00000296864080c0, L_00000296864080c0, L_00000296864080c0;
LS_0000029686404590_0_4 .concat [ 1 1 1 1], L_00000296864080c0, L_00000296864080c0, L_00000296864080c0, L_00000296864080c0;
LS_0000029686404590_0_8 .concat [ 1 1 1 1], L_00000296864080c0, L_00000296864080c0, L_00000296864080c0, L_00000296864080c0;
LS_0000029686404590_0_12 .concat [ 1 1 1 1], L_00000296864080c0, L_00000296864080c0, L_00000296864080c0, L_00000296864080c0;
LS_0000029686404590_0_16 .concat [ 1 1 1 1], L_00000296864080c0, L_00000296864080c0, L_00000296864080c0, L_00000296864080c0;
LS_0000029686404590_0_20 .concat [ 1 1 1 1], L_00000296864080c0, L_00000296864080c0, L_00000296864080c0, L_00000296864080c0;
LS_0000029686404590_0_24 .concat [ 1 1 1 1], L_00000296864080c0, L_00000296864080c0, L_00000296864080c0, L_00000296864080c0;
LS_0000029686404590_0_28 .concat [ 1 1 1 1], L_00000296864080c0, L_00000296864080c0, L_00000296864080c0, L_00000296864080c0;
LS_0000029686404590_1_0 .concat [ 4 4 4 4], LS_0000029686404590_0_0, LS_0000029686404590_0_4, LS_0000029686404590_0_8, LS_0000029686404590_0_12;
LS_0000029686404590_1_4 .concat [ 4 4 4 4], LS_0000029686404590_0_16, LS_0000029686404590_0_20, LS_0000029686404590_0_24, LS_0000029686404590_0_28;
L_0000029686404590 .concat [ 16 16 0 0], LS_0000029686404590_1_0, LS_0000029686404590_1_4;
L_0000029686404130 .part L_00000296863fe870, 0, 1;
LS_0000029686404db0_0_0 .concat [ 1 1 1 1], L_0000029686404130, L_0000029686404130, L_0000029686404130, L_0000029686404130;
LS_0000029686404db0_0_4 .concat [ 1 1 1 1], L_0000029686404130, L_0000029686404130, L_0000029686404130, L_0000029686404130;
LS_0000029686404db0_0_8 .concat [ 1 1 1 1], L_0000029686404130, L_0000029686404130, L_0000029686404130, L_0000029686404130;
LS_0000029686404db0_0_12 .concat [ 1 1 1 1], L_0000029686404130, L_0000029686404130, L_0000029686404130, L_0000029686404130;
LS_0000029686404db0_0_16 .concat [ 1 1 1 1], L_0000029686404130, L_0000029686404130, L_0000029686404130, L_0000029686404130;
LS_0000029686404db0_0_20 .concat [ 1 1 1 1], L_0000029686404130, L_0000029686404130, L_0000029686404130, L_0000029686404130;
LS_0000029686404db0_0_24 .concat [ 1 1 1 1], L_0000029686404130, L_0000029686404130, L_0000029686404130, L_0000029686404130;
LS_0000029686404db0_0_28 .concat [ 1 1 1 1], L_0000029686404130, L_0000029686404130, L_0000029686404130, L_0000029686404130;
LS_0000029686404db0_1_0 .concat [ 4 4 4 4], LS_0000029686404db0_0_0, LS_0000029686404db0_0_4, LS_0000029686404db0_0_8, LS_0000029686404db0_0_12;
LS_0000029686404db0_1_4 .concat [ 4 4 4 4], LS_0000029686404db0_0_16, LS_0000029686404db0_0_20, LS_0000029686404db0_0_24, LS_0000029686404db0_0_28;
L_0000029686404db0 .concat [ 16 16 0 0], LS_0000029686404db0_1_0, LS_0000029686404db0_1_4;
L_0000029686403d70 .part L_00000296863fe870, 1, 1;
LS_00000296864041d0_0_0 .concat [ 1 1 1 1], L_0000029686403d70, L_0000029686403d70, L_0000029686403d70, L_0000029686403d70;
LS_00000296864041d0_0_4 .concat [ 1 1 1 1], L_0000029686403d70, L_0000029686403d70, L_0000029686403d70, L_0000029686403d70;
LS_00000296864041d0_0_8 .concat [ 1 1 1 1], L_0000029686403d70, L_0000029686403d70, L_0000029686403d70, L_0000029686403d70;
LS_00000296864041d0_0_12 .concat [ 1 1 1 1], L_0000029686403d70, L_0000029686403d70, L_0000029686403d70, L_0000029686403d70;
LS_00000296864041d0_0_16 .concat [ 1 1 1 1], L_0000029686403d70, L_0000029686403d70, L_0000029686403d70, L_0000029686403d70;
LS_00000296864041d0_0_20 .concat [ 1 1 1 1], L_0000029686403d70, L_0000029686403d70, L_0000029686403d70, L_0000029686403d70;
LS_00000296864041d0_0_24 .concat [ 1 1 1 1], L_0000029686403d70, L_0000029686403d70, L_0000029686403d70, L_0000029686403d70;
LS_00000296864041d0_0_28 .concat [ 1 1 1 1], L_0000029686403d70, L_0000029686403d70, L_0000029686403d70, L_0000029686403d70;
LS_00000296864041d0_1_0 .concat [ 4 4 4 4], LS_00000296864041d0_0_0, LS_00000296864041d0_0_4, LS_00000296864041d0_0_8, LS_00000296864041d0_0_12;
LS_00000296864041d0_1_4 .concat [ 4 4 4 4], LS_00000296864041d0_0_16, LS_00000296864041d0_0_20, LS_00000296864041d0_0_24, LS_00000296864041d0_0_28;
L_00000296864041d0 .concat [ 16 16 0 0], LS_00000296864041d0_1_0, LS_00000296864041d0_1_4;
L_0000029686405cb0 .part L_00000296863fe870, 0, 1;
LS_0000029686405d50_0_0 .concat [ 1 1 1 1], L_0000029686408360, L_0000029686408360, L_0000029686408360, L_0000029686408360;
LS_0000029686405d50_0_4 .concat [ 1 1 1 1], L_0000029686408360, L_0000029686408360, L_0000029686408360, L_0000029686408360;
LS_0000029686405d50_0_8 .concat [ 1 1 1 1], L_0000029686408360, L_0000029686408360, L_0000029686408360, L_0000029686408360;
LS_0000029686405d50_0_12 .concat [ 1 1 1 1], L_0000029686408360, L_0000029686408360, L_0000029686408360, L_0000029686408360;
LS_0000029686405d50_0_16 .concat [ 1 1 1 1], L_0000029686408360, L_0000029686408360, L_0000029686408360, L_0000029686408360;
LS_0000029686405d50_0_20 .concat [ 1 1 1 1], L_0000029686408360, L_0000029686408360, L_0000029686408360, L_0000029686408360;
LS_0000029686405d50_0_24 .concat [ 1 1 1 1], L_0000029686408360, L_0000029686408360, L_0000029686408360, L_0000029686408360;
LS_0000029686405d50_0_28 .concat [ 1 1 1 1], L_0000029686408360, L_0000029686408360, L_0000029686408360, L_0000029686408360;
LS_0000029686405d50_1_0 .concat [ 4 4 4 4], LS_0000029686405d50_0_0, LS_0000029686405d50_0_4, LS_0000029686405d50_0_8, LS_0000029686405d50_0_12;
LS_0000029686405d50_1_4 .concat [ 4 4 4 4], LS_0000029686405d50_0_16, LS_0000029686405d50_0_20, LS_0000029686405d50_0_24, LS_0000029686405d50_0_28;
L_0000029686405d50 .concat [ 16 16 0 0], LS_0000029686405d50_1_0, LS_0000029686405d50_1_4;
L_0000029686405670 .part L_00000296863fe870, 1, 1;
LS_00000296864049f0_0_0 .concat [ 1 1 1 1], L_0000029686405670, L_0000029686405670, L_0000029686405670, L_0000029686405670;
LS_00000296864049f0_0_4 .concat [ 1 1 1 1], L_0000029686405670, L_0000029686405670, L_0000029686405670, L_0000029686405670;
LS_00000296864049f0_0_8 .concat [ 1 1 1 1], L_0000029686405670, L_0000029686405670, L_0000029686405670, L_0000029686405670;
LS_00000296864049f0_0_12 .concat [ 1 1 1 1], L_0000029686405670, L_0000029686405670, L_0000029686405670, L_0000029686405670;
LS_00000296864049f0_0_16 .concat [ 1 1 1 1], L_0000029686405670, L_0000029686405670, L_0000029686405670, L_0000029686405670;
LS_00000296864049f0_0_20 .concat [ 1 1 1 1], L_0000029686405670, L_0000029686405670, L_0000029686405670, L_0000029686405670;
LS_00000296864049f0_0_24 .concat [ 1 1 1 1], L_0000029686405670, L_0000029686405670, L_0000029686405670, L_0000029686405670;
LS_00000296864049f0_0_28 .concat [ 1 1 1 1], L_0000029686405670, L_0000029686405670, L_0000029686405670, L_0000029686405670;
LS_00000296864049f0_1_0 .concat [ 4 4 4 4], LS_00000296864049f0_0_0, LS_00000296864049f0_0_4, LS_00000296864049f0_0_8, LS_00000296864049f0_0_12;
LS_00000296864049f0_1_4 .concat [ 4 4 4 4], LS_00000296864049f0_0_16, LS_00000296864049f0_0_20, LS_00000296864049f0_0_24, LS_00000296864049f0_0_28;
L_00000296864049f0 .concat [ 16 16 0 0], LS_00000296864049f0_1_0, LS_00000296864049f0_1_4;
L_00000296864048b0 .part L_00000296863fe870, 0, 1;
LS_0000029686405990_0_0 .concat [ 1 1 1 1], L_00000296864048b0, L_00000296864048b0, L_00000296864048b0, L_00000296864048b0;
LS_0000029686405990_0_4 .concat [ 1 1 1 1], L_00000296864048b0, L_00000296864048b0, L_00000296864048b0, L_00000296864048b0;
LS_0000029686405990_0_8 .concat [ 1 1 1 1], L_00000296864048b0, L_00000296864048b0, L_00000296864048b0, L_00000296864048b0;
LS_0000029686405990_0_12 .concat [ 1 1 1 1], L_00000296864048b0, L_00000296864048b0, L_00000296864048b0, L_00000296864048b0;
LS_0000029686405990_0_16 .concat [ 1 1 1 1], L_00000296864048b0, L_00000296864048b0, L_00000296864048b0, L_00000296864048b0;
LS_0000029686405990_0_20 .concat [ 1 1 1 1], L_00000296864048b0, L_00000296864048b0, L_00000296864048b0, L_00000296864048b0;
LS_0000029686405990_0_24 .concat [ 1 1 1 1], L_00000296864048b0, L_00000296864048b0, L_00000296864048b0, L_00000296864048b0;
LS_0000029686405990_0_28 .concat [ 1 1 1 1], L_00000296864048b0, L_00000296864048b0, L_00000296864048b0, L_00000296864048b0;
LS_0000029686405990_1_0 .concat [ 4 4 4 4], LS_0000029686405990_0_0, LS_0000029686405990_0_4, LS_0000029686405990_0_8, LS_0000029686405990_0_12;
LS_0000029686405990_1_4 .concat [ 4 4 4 4], LS_0000029686405990_0_16, LS_0000029686405990_0_20, LS_0000029686405990_0_24, LS_0000029686405990_0_28;
L_0000029686405990 .concat [ 16 16 0 0], LS_0000029686405990_1_0, LS_0000029686405990_1_4;
S_00000296861cd8a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000296861d02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029686407f70 .functor AND 32, L_0000029686403cd0, L_0000029686403c30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000296863ca080_0 .net "in1", 31 0, L_0000029686403cd0;  1 drivers
v00000296863ca8a0_0 .net "in2", 31 0, L_0000029686403c30;  1 drivers
v00000296863ca940_0 .net "out", 31 0, L_0000029686407f70;  alias, 1 drivers
S_00000296861cda30 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000296861d02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029686407db0 .functor AND 32, L_0000029686404590, L_0000029686404db0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000296863ca760_0 .net "in1", 31 0, L_0000029686404590;  1 drivers
v00000296863c9ae0_0 .net "in2", 31 0, L_0000029686404db0;  1 drivers
v00000296863ca9e0_0 .net "out", 31 0, L_0000029686407db0;  alias, 1 drivers
S_0000029686188200 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000296861d02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029686406c30 .functor AND 32, L_00000296864041d0, L_0000029686405d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000296863ca440_0 .net "in1", 31 0, L_00000296864041d0;  1 drivers
v00000296863ca580_0 .net "in2", 31 0, L_0000029686405d50;  1 drivers
v00000296863ca620_0 .net "out", 31 0, L_0000029686406c30;  alias, 1 drivers
S_00000296863cc020 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000296861d02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000296864067d0 .functor AND 32, L_00000296864049f0, L_0000029686405990, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000296863ca800_0 .net "in1", 31 0, L_00000296864049f0;  1 drivers
v00000296863cad00_0 .net "in2", 31 0, L_0000029686405990;  1 drivers
v00000296863c9900_0 .net "out", 31 0, L_00000296864067d0;  alias, 1 drivers
S_00000296863ccca0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000296863cbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002968634ab40 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000029686408670 .functor NOT 1, L_0000029686405a30, C4<0>, C4<0>, C4<0>;
L_0000029686408520 .functor NOT 1, L_00000296864053f0, C4<0>, C4<0>, C4<0>;
L_0000029686408590 .functor NOT 1, L_0000029686405170, C4<0>, C4<0>, C4<0>;
L_000002968641d7e0 .functor NOT 1, L_0000029686404270, C4<0>, C4<0>, C4<0>;
L_000002968641cc80 .functor AND 32, L_00000296864083d0, v00000296863d3420_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002968641d620 .functor AND 32, L_00000296864086e0, L_00000296864882c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002968641c660 .functor OR 32, L_000002968641cc80, L_000002968641d620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002968641dd90 .functor AND 32, L_0000029686342de0, v00000296863c49f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002968641d690 .functor OR 32, L_000002968641c660, L_000002968641dd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002968641d1c0 .functor AND 32, L_000002968641c2e0, L_0000029686403af0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002968641d460 .functor OR 32, L_000002968641d690, L_000002968641d1c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296863ce9e0_0 .net *"_ivl_1", 0 0, L_0000029686405a30;  1 drivers
v00000296863cf160_0 .net *"_ivl_13", 0 0, L_0000029686405170;  1 drivers
v00000296863cf200_0 .net *"_ivl_14", 0 0, L_0000029686408590;  1 drivers
v00000296863cdae0_0 .net *"_ivl_19", 0 0, L_0000029686404ef0;  1 drivers
v00000296863cebc0_0 .net *"_ivl_2", 0 0, L_0000029686408670;  1 drivers
v00000296863cf2a0_0 .net *"_ivl_23", 0 0, L_0000029686404c70;  1 drivers
v00000296863cdea0_0 .net *"_ivl_27", 0 0, L_0000029686404270;  1 drivers
v00000296863cdc20_0 .net *"_ivl_28", 0 0, L_000002968641d7e0;  1 drivers
v00000296863cda40_0 .net *"_ivl_33", 0 0, L_0000029686405490;  1 drivers
v00000296863ceda0_0 .net *"_ivl_37", 0 0, L_00000296864044f0;  1 drivers
v00000296863cdfe0_0 .net *"_ivl_40", 31 0, L_000002968641cc80;  1 drivers
v00000296863cdb80_0 .net *"_ivl_42", 31 0, L_000002968641d620;  1 drivers
v00000296863ce1c0_0 .net *"_ivl_44", 31 0, L_000002968641c660;  1 drivers
v00000296863ced00_0 .net *"_ivl_46", 31 0, L_000002968641dd90;  1 drivers
v00000296863cde00_0 .net *"_ivl_48", 31 0, L_000002968641d690;  1 drivers
v00000296863cdf40_0 .net *"_ivl_50", 31 0, L_000002968641d1c0;  1 drivers
v00000296863ce260_0 .net *"_ivl_7", 0 0, L_00000296864053f0;  1 drivers
v00000296863cf3e0_0 .net *"_ivl_8", 0 0, L_0000029686408520;  1 drivers
v00000296863ce3a0_0 .net "ina", 31 0, v00000296863d3420_0;  alias, 1 drivers
v00000296863ce080_0 .net "inb", 31 0, L_00000296864882c0;  alias, 1 drivers
v00000296863cf480_0 .net "inc", 31 0, v00000296863c49f0_0;  alias, 1 drivers
v00000296863cef80_0 .net "ind", 31 0, L_0000029686403af0;  alias, 1 drivers
v00000296863ce300_0 .net "out", 31 0, L_000002968641d460;  alias, 1 drivers
v00000296863ce4e0_0 .net "s0", 31 0, L_00000296864083d0;  1 drivers
v00000296863ce580_0 .net "s1", 31 0, L_00000296864086e0;  1 drivers
v00000296863ce8a0_0 .net "s2", 31 0, L_0000029686342de0;  1 drivers
v00000296863ce620_0 .net "s3", 31 0, L_000002968641c2e0;  1 drivers
v00000296863ce800_0 .net "sel", 1 0, L_0000029686403050;  alias, 1 drivers
L_0000029686405a30 .part L_0000029686403050, 1, 1;
LS_0000029686404630_0_0 .concat [ 1 1 1 1], L_0000029686408670, L_0000029686408670, L_0000029686408670, L_0000029686408670;
LS_0000029686404630_0_4 .concat [ 1 1 1 1], L_0000029686408670, L_0000029686408670, L_0000029686408670, L_0000029686408670;
LS_0000029686404630_0_8 .concat [ 1 1 1 1], L_0000029686408670, L_0000029686408670, L_0000029686408670, L_0000029686408670;
LS_0000029686404630_0_12 .concat [ 1 1 1 1], L_0000029686408670, L_0000029686408670, L_0000029686408670, L_0000029686408670;
LS_0000029686404630_0_16 .concat [ 1 1 1 1], L_0000029686408670, L_0000029686408670, L_0000029686408670, L_0000029686408670;
LS_0000029686404630_0_20 .concat [ 1 1 1 1], L_0000029686408670, L_0000029686408670, L_0000029686408670, L_0000029686408670;
LS_0000029686404630_0_24 .concat [ 1 1 1 1], L_0000029686408670, L_0000029686408670, L_0000029686408670, L_0000029686408670;
LS_0000029686404630_0_28 .concat [ 1 1 1 1], L_0000029686408670, L_0000029686408670, L_0000029686408670, L_0000029686408670;
LS_0000029686404630_1_0 .concat [ 4 4 4 4], LS_0000029686404630_0_0, LS_0000029686404630_0_4, LS_0000029686404630_0_8, LS_0000029686404630_0_12;
LS_0000029686404630_1_4 .concat [ 4 4 4 4], LS_0000029686404630_0_16, LS_0000029686404630_0_20, LS_0000029686404630_0_24, LS_0000029686404630_0_28;
L_0000029686404630 .concat [ 16 16 0 0], LS_0000029686404630_1_0, LS_0000029686404630_1_4;
L_00000296864053f0 .part L_0000029686403050, 0, 1;
LS_0000029686404e50_0_0 .concat [ 1 1 1 1], L_0000029686408520, L_0000029686408520, L_0000029686408520, L_0000029686408520;
LS_0000029686404e50_0_4 .concat [ 1 1 1 1], L_0000029686408520, L_0000029686408520, L_0000029686408520, L_0000029686408520;
LS_0000029686404e50_0_8 .concat [ 1 1 1 1], L_0000029686408520, L_0000029686408520, L_0000029686408520, L_0000029686408520;
LS_0000029686404e50_0_12 .concat [ 1 1 1 1], L_0000029686408520, L_0000029686408520, L_0000029686408520, L_0000029686408520;
LS_0000029686404e50_0_16 .concat [ 1 1 1 1], L_0000029686408520, L_0000029686408520, L_0000029686408520, L_0000029686408520;
LS_0000029686404e50_0_20 .concat [ 1 1 1 1], L_0000029686408520, L_0000029686408520, L_0000029686408520, L_0000029686408520;
LS_0000029686404e50_0_24 .concat [ 1 1 1 1], L_0000029686408520, L_0000029686408520, L_0000029686408520, L_0000029686408520;
LS_0000029686404e50_0_28 .concat [ 1 1 1 1], L_0000029686408520, L_0000029686408520, L_0000029686408520, L_0000029686408520;
LS_0000029686404e50_1_0 .concat [ 4 4 4 4], LS_0000029686404e50_0_0, LS_0000029686404e50_0_4, LS_0000029686404e50_0_8, LS_0000029686404e50_0_12;
LS_0000029686404e50_1_4 .concat [ 4 4 4 4], LS_0000029686404e50_0_16, LS_0000029686404e50_0_20, LS_0000029686404e50_0_24, LS_0000029686404e50_0_28;
L_0000029686404e50 .concat [ 16 16 0 0], LS_0000029686404e50_1_0, LS_0000029686404e50_1_4;
L_0000029686405170 .part L_0000029686403050, 1, 1;
LS_0000029686404770_0_0 .concat [ 1 1 1 1], L_0000029686408590, L_0000029686408590, L_0000029686408590, L_0000029686408590;
LS_0000029686404770_0_4 .concat [ 1 1 1 1], L_0000029686408590, L_0000029686408590, L_0000029686408590, L_0000029686408590;
LS_0000029686404770_0_8 .concat [ 1 1 1 1], L_0000029686408590, L_0000029686408590, L_0000029686408590, L_0000029686408590;
LS_0000029686404770_0_12 .concat [ 1 1 1 1], L_0000029686408590, L_0000029686408590, L_0000029686408590, L_0000029686408590;
LS_0000029686404770_0_16 .concat [ 1 1 1 1], L_0000029686408590, L_0000029686408590, L_0000029686408590, L_0000029686408590;
LS_0000029686404770_0_20 .concat [ 1 1 1 1], L_0000029686408590, L_0000029686408590, L_0000029686408590, L_0000029686408590;
LS_0000029686404770_0_24 .concat [ 1 1 1 1], L_0000029686408590, L_0000029686408590, L_0000029686408590, L_0000029686408590;
LS_0000029686404770_0_28 .concat [ 1 1 1 1], L_0000029686408590, L_0000029686408590, L_0000029686408590, L_0000029686408590;
LS_0000029686404770_1_0 .concat [ 4 4 4 4], LS_0000029686404770_0_0, LS_0000029686404770_0_4, LS_0000029686404770_0_8, LS_0000029686404770_0_12;
LS_0000029686404770_1_4 .concat [ 4 4 4 4], LS_0000029686404770_0_16, LS_0000029686404770_0_20, LS_0000029686404770_0_24, LS_0000029686404770_0_28;
L_0000029686404770 .concat [ 16 16 0 0], LS_0000029686404770_1_0, LS_0000029686404770_1_4;
L_0000029686404ef0 .part L_0000029686403050, 0, 1;
LS_0000029686405df0_0_0 .concat [ 1 1 1 1], L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0;
LS_0000029686405df0_0_4 .concat [ 1 1 1 1], L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0;
LS_0000029686405df0_0_8 .concat [ 1 1 1 1], L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0;
LS_0000029686405df0_0_12 .concat [ 1 1 1 1], L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0;
LS_0000029686405df0_0_16 .concat [ 1 1 1 1], L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0;
LS_0000029686405df0_0_20 .concat [ 1 1 1 1], L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0;
LS_0000029686405df0_0_24 .concat [ 1 1 1 1], L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0;
LS_0000029686405df0_0_28 .concat [ 1 1 1 1], L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0, L_0000029686404ef0;
LS_0000029686405df0_1_0 .concat [ 4 4 4 4], LS_0000029686405df0_0_0, LS_0000029686405df0_0_4, LS_0000029686405df0_0_8, LS_0000029686405df0_0_12;
LS_0000029686405df0_1_4 .concat [ 4 4 4 4], LS_0000029686405df0_0_16, LS_0000029686405df0_0_20, LS_0000029686405df0_0_24, LS_0000029686405df0_0_28;
L_0000029686405df0 .concat [ 16 16 0 0], LS_0000029686405df0_1_0, LS_0000029686405df0_1_4;
L_0000029686404c70 .part L_0000029686403050, 1, 1;
LS_0000029686405e90_0_0 .concat [ 1 1 1 1], L_0000029686404c70, L_0000029686404c70, L_0000029686404c70, L_0000029686404c70;
LS_0000029686405e90_0_4 .concat [ 1 1 1 1], L_0000029686404c70, L_0000029686404c70, L_0000029686404c70, L_0000029686404c70;
LS_0000029686405e90_0_8 .concat [ 1 1 1 1], L_0000029686404c70, L_0000029686404c70, L_0000029686404c70, L_0000029686404c70;
LS_0000029686405e90_0_12 .concat [ 1 1 1 1], L_0000029686404c70, L_0000029686404c70, L_0000029686404c70, L_0000029686404c70;
LS_0000029686405e90_0_16 .concat [ 1 1 1 1], L_0000029686404c70, L_0000029686404c70, L_0000029686404c70, L_0000029686404c70;
LS_0000029686405e90_0_20 .concat [ 1 1 1 1], L_0000029686404c70, L_0000029686404c70, L_0000029686404c70, L_0000029686404c70;
LS_0000029686405e90_0_24 .concat [ 1 1 1 1], L_0000029686404c70, L_0000029686404c70, L_0000029686404c70, L_0000029686404c70;
LS_0000029686405e90_0_28 .concat [ 1 1 1 1], L_0000029686404c70, L_0000029686404c70, L_0000029686404c70, L_0000029686404c70;
LS_0000029686405e90_1_0 .concat [ 4 4 4 4], LS_0000029686405e90_0_0, LS_0000029686405e90_0_4, LS_0000029686405e90_0_8, LS_0000029686405e90_0_12;
LS_0000029686405e90_1_4 .concat [ 4 4 4 4], LS_0000029686405e90_0_16, LS_0000029686405e90_0_20, LS_0000029686405e90_0_24, LS_0000029686405e90_0_28;
L_0000029686405e90 .concat [ 16 16 0 0], LS_0000029686405e90_1_0, LS_0000029686405e90_1_4;
L_0000029686404270 .part L_0000029686403050, 0, 1;
LS_0000029686404450_0_0 .concat [ 1 1 1 1], L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0;
LS_0000029686404450_0_4 .concat [ 1 1 1 1], L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0;
LS_0000029686404450_0_8 .concat [ 1 1 1 1], L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0;
LS_0000029686404450_0_12 .concat [ 1 1 1 1], L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0;
LS_0000029686404450_0_16 .concat [ 1 1 1 1], L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0;
LS_0000029686404450_0_20 .concat [ 1 1 1 1], L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0;
LS_0000029686404450_0_24 .concat [ 1 1 1 1], L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0;
LS_0000029686404450_0_28 .concat [ 1 1 1 1], L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0, L_000002968641d7e0;
LS_0000029686404450_1_0 .concat [ 4 4 4 4], LS_0000029686404450_0_0, LS_0000029686404450_0_4, LS_0000029686404450_0_8, LS_0000029686404450_0_12;
LS_0000029686404450_1_4 .concat [ 4 4 4 4], LS_0000029686404450_0_16, LS_0000029686404450_0_20, LS_0000029686404450_0_24, LS_0000029686404450_0_28;
L_0000029686404450 .concat [ 16 16 0 0], LS_0000029686404450_1_0, LS_0000029686404450_1_4;
L_0000029686405490 .part L_0000029686403050, 1, 1;
LS_0000029686403b90_0_0 .concat [ 1 1 1 1], L_0000029686405490, L_0000029686405490, L_0000029686405490, L_0000029686405490;
LS_0000029686403b90_0_4 .concat [ 1 1 1 1], L_0000029686405490, L_0000029686405490, L_0000029686405490, L_0000029686405490;
LS_0000029686403b90_0_8 .concat [ 1 1 1 1], L_0000029686405490, L_0000029686405490, L_0000029686405490, L_0000029686405490;
LS_0000029686403b90_0_12 .concat [ 1 1 1 1], L_0000029686405490, L_0000029686405490, L_0000029686405490, L_0000029686405490;
LS_0000029686403b90_0_16 .concat [ 1 1 1 1], L_0000029686405490, L_0000029686405490, L_0000029686405490, L_0000029686405490;
LS_0000029686403b90_0_20 .concat [ 1 1 1 1], L_0000029686405490, L_0000029686405490, L_0000029686405490, L_0000029686405490;
LS_0000029686403b90_0_24 .concat [ 1 1 1 1], L_0000029686405490, L_0000029686405490, L_0000029686405490, L_0000029686405490;
LS_0000029686403b90_0_28 .concat [ 1 1 1 1], L_0000029686405490, L_0000029686405490, L_0000029686405490, L_0000029686405490;
LS_0000029686403b90_1_0 .concat [ 4 4 4 4], LS_0000029686403b90_0_0, LS_0000029686403b90_0_4, LS_0000029686403b90_0_8, LS_0000029686403b90_0_12;
LS_0000029686403b90_1_4 .concat [ 4 4 4 4], LS_0000029686403b90_0_16, LS_0000029686403b90_0_20, LS_0000029686403b90_0_24, LS_0000029686403b90_0_28;
L_0000029686403b90 .concat [ 16 16 0 0], LS_0000029686403b90_1_0, LS_0000029686403b90_1_4;
L_00000296864044f0 .part L_0000029686403050, 0, 1;
LS_0000029686404310_0_0 .concat [ 1 1 1 1], L_00000296864044f0, L_00000296864044f0, L_00000296864044f0, L_00000296864044f0;
LS_0000029686404310_0_4 .concat [ 1 1 1 1], L_00000296864044f0, L_00000296864044f0, L_00000296864044f0, L_00000296864044f0;
LS_0000029686404310_0_8 .concat [ 1 1 1 1], L_00000296864044f0, L_00000296864044f0, L_00000296864044f0, L_00000296864044f0;
LS_0000029686404310_0_12 .concat [ 1 1 1 1], L_00000296864044f0, L_00000296864044f0, L_00000296864044f0, L_00000296864044f0;
LS_0000029686404310_0_16 .concat [ 1 1 1 1], L_00000296864044f0, L_00000296864044f0, L_00000296864044f0, L_00000296864044f0;
LS_0000029686404310_0_20 .concat [ 1 1 1 1], L_00000296864044f0, L_00000296864044f0, L_00000296864044f0, L_00000296864044f0;
LS_0000029686404310_0_24 .concat [ 1 1 1 1], L_00000296864044f0, L_00000296864044f0, L_00000296864044f0, L_00000296864044f0;
LS_0000029686404310_0_28 .concat [ 1 1 1 1], L_00000296864044f0, L_00000296864044f0, L_00000296864044f0, L_00000296864044f0;
LS_0000029686404310_1_0 .concat [ 4 4 4 4], LS_0000029686404310_0_0, LS_0000029686404310_0_4, LS_0000029686404310_0_8, LS_0000029686404310_0_12;
LS_0000029686404310_1_4 .concat [ 4 4 4 4], LS_0000029686404310_0_16, LS_0000029686404310_0_20, LS_0000029686404310_0_24, LS_0000029686404310_0_28;
L_0000029686404310 .concat [ 16 16 0 0], LS_0000029686404310_1_0, LS_0000029686404310_1_4;
S_00000296863cc1b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000296863ccca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000296864083d0 .functor AND 32, L_0000029686404630, L_0000029686404e50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000296863ceee0_0 .net "in1", 31 0, L_0000029686404630;  1 drivers
v00000296863ce760_0 .net "in2", 31 0, L_0000029686404e50;  1 drivers
v00000296863cf0c0_0 .net "out", 31 0, L_00000296864083d0;  alias, 1 drivers
S_00000296863cc980 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000296863ccca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000296864086e0 .functor AND 32, L_0000029686404770, L_0000029686405df0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000296863cd4a0_0 .net "in1", 31 0, L_0000029686404770;  1 drivers
v00000296863cf7a0_0 .net "in2", 31 0, L_0000029686405df0;  1 drivers
v00000296863cd540_0 .net "out", 31 0, L_00000296864086e0;  alias, 1 drivers
S_00000296863cc340 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000296863ccca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029686342de0 .functor AND 32, L_0000029686405e90, L_0000029686404450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000296863ce440_0 .net "in1", 31 0, L_0000029686405e90;  1 drivers
v00000296863cd5e0_0 .net "in2", 31 0, L_0000029686404450;  1 drivers
v00000296863cea80_0 .net "out", 31 0, L_0000029686342de0;  alias, 1 drivers
S_00000296863cc7f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000296863ccca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002968641c2e0 .functor AND 32, L_0000029686403b90, L_0000029686404310, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000296863cd680_0 .net "in1", 31 0, L_0000029686403b90;  1 drivers
v00000296863cd720_0 .net "in2", 31 0, L_0000029686404310;  1 drivers
v00000296863cec60_0 .net "out", 31 0, L_000002968641c2e0;  alias, 1 drivers
S_00000296863ccb10 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000296863cbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002968634b700 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002968641d540 .functor NOT 1, L_00000296864043b0, C4<0>, C4<0>, C4<0>;
L_000002968641d4d0 .functor NOT 1, L_0000029686405ad0, C4<0>, C4<0>, C4<0>;
L_000002968641d5b0 .functor NOT 1, L_0000029686405f30, C4<0>, C4<0>, C4<0>;
L_000002968641c580 .functor NOT 1, L_0000029686403870, C4<0>, C4<0>, C4<0>;
L_000002968641d700 .functor AND 32, L_000002968641cba0, v00000296863d4dc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002968641c4a0 .functor AND 32, L_000002968641d3f0, L_00000296864882c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002968641ce40 .functor OR 32, L_000002968641d700, L_000002968641c4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002968641d770 .functor AND 32, L_000002968641d380, v00000296863c49f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002968641daf0 .functor OR 32, L_000002968641ce40, L_000002968641d770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002968641d930 .functor AND 32, L_000002968641ca50, L_0000029686403af0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002968641ceb0 .functor OR 32, L_000002968641daf0, L_000002968641d930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296863d0e20_0 .net *"_ivl_1", 0 0, L_00000296864043b0;  1 drivers
v00000296863d09c0_0 .net *"_ivl_13", 0 0, L_0000029686405f30;  1 drivers
v00000296863d0100_0 .net *"_ivl_14", 0 0, L_000002968641d5b0;  1 drivers
v00000296863cfde0_0 .net *"_ivl_19", 0 0, L_0000029686405350;  1 drivers
v00000296863d0b00_0 .net *"_ivl_2", 0 0, L_000002968641d540;  1 drivers
v00000296863d0ec0_0 .net *"_ivl_23", 0 0, L_00000296864037d0;  1 drivers
v00000296863cfb60_0 .net *"_ivl_27", 0 0, L_0000029686403870;  1 drivers
v00000296863d0240_0 .net *"_ivl_28", 0 0, L_000002968641c580;  1 drivers
v00000296863cfc00_0 .net *"_ivl_33", 0 0, L_00000296864052b0;  1 drivers
v00000296863d0420_0 .net *"_ivl_37", 0 0, L_0000029686404950;  1 drivers
v00000296863cf840_0 .net *"_ivl_40", 31 0, L_000002968641d700;  1 drivers
v00000296863d06a0_0 .net *"_ivl_42", 31 0, L_000002968641c4a0;  1 drivers
v00000296863cfac0_0 .net *"_ivl_44", 31 0, L_000002968641ce40;  1 drivers
v00000296863d04c0_0 .net *"_ivl_46", 31 0, L_000002968641d770;  1 drivers
v00000296863cfe80_0 .net *"_ivl_48", 31 0, L_000002968641daf0;  1 drivers
v00000296863cffc0_0 .net *"_ivl_50", 31 0, L_000002968641d930;  1 drivers
v00000296863cfa20_0 .net *"_ivl_7", 0 0, L_0000029686405ad0;  1 drivers
v00000296863cf980_0 .net *"_ivl_8", 0 0, L_000002968641d4d0;  1 drivers
v00000296863d0060_0 .net "ina", 31 0, v00000296863d4dc0_0;  alias, 1 drivers
v00000296863d0560_0 .net "inb", 31 0, L_00000296864882c0;  alias, 1 drivers
v00000296863d0600_0 .net "inc", 31 0, v00000296863c49f0_0;  alias, 1 drivers
v00000296863d0740_0 .net "ind", 31 0, L_0000029686403af0;  alias, 1 drivers
v00000296863d0920_0 .net "out", 31 0, L_000002968641ceb0;  alias, 1 drivers
v00000296863d07e0_0 .net "s0", 31 0, L_000002968641cba0;  1 drivers
v00000296863d0a60_0 .net "s1", 31 0, L_000002968641d3f0;  1 drivers
v00000296863d0ba0_0 .net "s2", 31 0, L_000002968641d380;  1 drivers
v00000296863d4780_0 .net "s3", 31 0, L_000002968641ca50;  1 drivers
v00000296863d4be0_0 .net "sel", 1 0, L_0000029686401430;  alias, 1 drivers
L_00000296864043b0 .part L_0000029686401430, 1, 1;
LS_0000029686405710_0_0 .concat [ 1 1 1 1], L_000002968641d540, L_000002968641d540, L_000002968641d540, L_000002968641d540;
LS_0000029686405710_0_4 .concat [ 1 1 1 1], L_000002968641d540, L_000002968641d540, L_000002968641d540, L_000002968641d540;
LS_0000029686405710_0_8 .concat [ 1 1 1 1], L_000002968641d540, L_000002968641d540, L_000002968641d540, L_000002968641d540;
LS_0000029686405710_0_12 .concat [ 1 1 1 1], L_000002968641d540, L_000002968641d540, L_000002968641d540, L_000002968641d540;
LS_0000029686405710_0_16 .concat [ 1 1 1 1], L_000002968641d540, L_000002968641d540, L_000002968641d540, L_000002968641d540;
LS_0000029686405710_0_20 .concat [ 1 1 1 1], L_000002968641d540, L_000002968641d540, L_000002968641d540, L_000002968641d540;
LS_0000029686405710_0_24 .concat [ 1 1 1 1], L_000002968641d540, L_000002968641d540, L_000002968641d540, L_000002968641d540;
LS_0000029686405710_0_28 .concat [ 1 1 1 1], L_000002968641d540, L_000002968641d540, L_000002968641d540, L_000002968641d540;
LS_0000029686405710_1_0 .concat [ 4 4 4 4], LS_0000029686405710_0_0, LS_0000029686405710_0_4, LS_0000029686405710_0_8, LS_0000029686405710_0_12;
LS_0000029686405710_1_4 .concat [ 4 4 4 4], LS_0000029686405710_0_16, LS_0000029686405710_0_20, LS_0000029686405710_0_24, LS_0000029686405710_0_28;
L_0000029686405710 .concat [ 16 16 0 0], LS_0000029686405710_1_0, LS_0000029686405710_1_4;
L_0000029686405ad0 .part L_0000029686401430, 0, 1;
LS_00000296864046d0_0_0 .concat [ 1 1 1 1], L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0;
LS_00000296864046d0_0_4 .concat [ 1 1 1 1], L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0;
LS_00000296864046d0_0_8 .concat [ 1 1 1 1], L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0;
LS_00000296864046d0_0_12 .concat [ 1 1 1 1], L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0;
LS_00000296864046d0_0_16 .concat [ 1 1 1 1], L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0;
LS_00000296864046d0_0_20 .concat [ 1 1 1 1], L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0;
LS_00000296864046d0_0_24 .concat [ 1 1 1 1], L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0;
LS_00000296864046d0_0_28 .concat [ 1 1 1 1], L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0, L_000002968641d4d0;
LS_00000296864046d0_1_0 .concat [ 4 4 4 4], LS_00000296864046d0_0_0, LS_00000296864046d0_0_4, LS_00000296864046d0_0_8, LS_00000296864046d0_0_12;
LS_00000296864046d0_1_4 .concat [ 4 4 4 4], LS_00000296864046d0_0_16, LS_00000296864046d0_0_20, LS_00000296864046d0_0_24, LS_00000296864046d0_0_28;
L_00000296864046d0 .concat [ 16 16 0 0], LS_00000296864046d0_1_0, LS_00000296864046d0_1_4;
L_0000029686405f30 .part L_0000029686401430, 1, 1;
LS_0000029686404bd0_0_0 .concat [ 1 1 1 1], L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0;
LS_0000029686404bd0_0_4 .concat [ 1 1 1 1], L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0;
LS_0000029686404bd0_0_8 .concat [ 1 1 1 1], L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0;
LS_0000029686404bd0_0_12 .concat [ 1 1 1 1], L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0;
LS_0000029686404bd0_0_16 .concat [ 1 1 1 1], L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0;
LS_0000029686404bd0_0_20 .concat [ 1 1 1 1], L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0;
LS_0000029686404bd0_0_24 .concat [ 1 1 1 1], L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0;
LS_0000029686404bd0_0_28 .concat [ 1 1 1 1], L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0, L_000002968641d5b0;
LS_0000029686404bd0_1_0 .concat [ 4 4 4 4], LS_0000029686404bd0_0_0, LS_0000029686404bd0_0_4, LS_0000029686404bd0_0_8, LS_0000029686404bd0_0_12;
LS_0000029686404bd0_1_4 .concat [ 4 4 4 4], LS_0000029686404bd0_0_16, LS_0000029686404bd0_0_20, LS_0000029686404bd0_0_24, LS_0000029686404bd0_0_28;
L_0000029686404bd0 .concat [ 16 16 0 0], LS_0000029686404bd0_1_0, LS_0000029686404bd0_1_4;
L_0000029686405350 .part L_0000029686401430, 0, 1;
LS_0000029686405210_0_0 .concat [ 1 1 1 1], L_0000029686405350, L_0000029686405350, L_0000029686405350, L_0000029686405350;
LS_0000029686405210_0_4 .concat [ 1 1 1 1], L_0000029686405350, L_0000029686405350, L_0000029686405350, L_0000029686405350;
LS_0000029686405210_0_8 .concat [ 1 1 1 1], L_0000029686405350, L_0000029686405350, L_0000029686405350, L_0000029686405350;
LS_0000029686405210_0_12 .concat [ 1 1 1 1], L_0000029686405350, L_0000029686405350, L_0000029686405350, L_0000029686405350;
LS_0000029686405210_0_16 .concat [ 1 1 1 1], L_0000029686405350, L_0000029686405350, L_0000029686405350, L_0000029686405350;
LS_0000029686405210_0_20 .concat [ 1 1 1 1], L_0000029686405350, L_0000029686405350, L_0000029686405350, L_0000029686405350;
LS_0000029686405210_0_24 .concat [ 1 1 1 1], L_0000029686405350, L_0000029686405350, L_0000029686405350, L_0000029686405350;
LS_0000029686405210_0_28 .concat [ 1 1 1 1], L_0000029686405350, L_0000029686405350, L_0000029686405350, L_0000029686405350;
LS_0000029686405210_1_0 .concat [ 4 4 4 4], LS_0000029686405210_0_0, LS_0000029686405210_0_4, LS_0000029686405210_0_8, LS_0000029686405210_0_12;
LS_0000029686405210_1_4 .concat [ 4 4 4 4], LS_0000029686405210_0_16, LS_0000029686405210_0_20, LS_0000029686405210_0_24, LS_0000029686405210_0_28;
L_0000029686405210 .concat [ 16 16 0 0], LS_0000029686405210_1_0, LS_0000029686405210_1_4;
L_00000296864037d0 .part L_0000029686401430, 1, 1;
LS_0000029686404f90_0_0 .concat [ 1 1 1 1], L_00000296864037d0, L_00000296864037d0, L_00000296864037d0, L_00000296864037d0;
LS_0000029686404f90_0_4 .concat [ 1 1 1 1], L_00000296864037d0, L_00000296864037d0, L_00000296864037d0, L_00000296864037d0;
LS_0000029686404f90_0_8 .concat [ 1 1 1 1], L_00000296864037d0, L_00000296864037d0, L_00000296864037d0, L_00000296864037d0;
LS_0000029686404f90_0_12 .concat [ 1 1 1 1], L_00000296864037d0, L_00000296864037d0, L_00000296864037d0, L_00000296864037d0;
LS_0000029686404f90_0_16 .concat [ 1 1 1 1], L_00000296864037d0, L_00000296864037d0, L_00000296864037d0, L_00000296864037d0;
LS_0000029686404f90_0_20 .concat [ 1 1 1 1], L_00000296864037d0, L_00000296864037d0, L_00000296864037d0, L_00000296864037d0;
LS_0000029686404f90_0_24 .concat [ 1 1 1 1], L_00000296864037d0, L_00000296864037d0, L_00000296864037d0, L_00000296864037d0;
LS_0000029686404f90_0_28 .concat [ 1 1 1 1], L_00000296864037d0, L_00000296864037d0, L_00000296864037d0, L_00000296864037d0;
LS_0000029686404f90_1_0 .concat [ 4 4 4 4], LS_0000029686404f90_0_0, LS_0000029686404f90_0_4, LS_0000029686404f90_0_8, LS_0000029686404f90_0_12;
LS_0000029686404f90_1_4 .concat [ 4 4 4 4], LS_0000029686404f90_0_16, LS_0000029686404f90_0_20, LS_0000029686404f90_0_24, LS_0000029686404f90_0_28;
L_0000029686404f90 .concat [ 16 16 0 0], LS_0000029686404f90_1_0, LS_0000029686404f90_1_4;
L_0000029686403870 .part L_0000029686401430, 0, 1;
LS_0000029686404810_0_0 .concat [ 1 1 1 1], L_000002968641c580, L_000002968641c580, L_000002968641c580, L_000002968641c580;
LS_0000029686404810_0_4 .concat [ 1 1 1 1], L_000002968641c580, L_000002968641c580, L_000002968641c580, L_000002968641c580;
LS_0000029686404810_0_8 .concat [ 1 1 1 1], L_000002968641c580, L_000002968641c580, L_000002968641c580, L_000002968641c580;
LS_0000029686404810_0_12 .concat [ 1 1 1 1], L_000002968641c580, L_000002968641c580, L_000002968641c580, L_000002968641c580;
LS_0000029686404810_0_16 .concat [ 1 1 1 1], L_000002968641c580, L_000002968641c580, L_000002968641c580, L_000002968641c580;
LS_0000029686404810_0_20 .concat [ 1 1 1 1], L_000002968641c580, L_000002968641c580, L_000002968641c580, L_000002968641c580;
LS_0000029686404810_0_24 .concat [ 1 1 1 1], L_000002968641c580, L_000002968641c580, L_000002968641c580, L_000002968641c580;
LS_0000029686404810_0_28 .concat [ 1 1 1 1], L_000002968641c580, L_000002968641c580, L_000002968641c580, L_000002968641c580;
LS_0000029686404810_1_0 .concat [ 4 4 4 4], LS_0000029686404810_0_0, LS_0000029686404810_0_4, LS_0000029686404810_0_8, LS_0000029686404810_0_12;
LS_0000029686404810_1_4 .concat [ 4 4 4 4], LS_0000029686404810_0_16, LS_0000029686404810_0_20, LS_0000029686404810_0_24, LS_0000029686404810_0_28;
L_0000029686404810 .concat [ 16 16 0 0], LS_0000029686404810_1_0, LS_0000029686404810_1_4;
L_00000296864052b0 .part L_0000029686401430, 1, 1;
LS_0000029686403910_0_0 .concat [ 1 1 1 1], L_00000296864052b0, L_00000296864052b0, L_00000296864052b0, L_00000296864052b0;
LS_0000029686403910_0_4 .concat [ 1 1 1 1], L_00000296864052b0, L_00000296864052b0, L_00000296864052b0, L_00000296864052b0;
LS_0000029686403910_0_8 .concat [ 1 1 1 1], L_00000296864052b0, L_00000296864052b0, L_00000296864052b0, L_00000296864052b0;
LS_0000029686403910_0_12 .concat [ 1 1 1 1], L_00000296864052b0, L_00000296864052b0, L_00000296864052b0, L_00000296864052b0;
LS_0000029686403910_0_16 .concat [ 1 1 1 1], L_00000296864052b0, L_00000296864052b0, L_00000296864052b0, L_00000296864052b0;
LS_0000029686403910_0_20 .concat [ 1 1 1 1], L_00000296864052b0, L_00000296864052b0, L_00000296864052b0, L_00000296864052b0;
LS_0000029686403910_0_24 .concat [ 1 1 1 1], L_00000296864052b0, L_00000296864052b0, L_00000296864052b0, L_00000296864052b0;
LS_0000029686403910_0_28 .concat [ 1 1 1 1], L_00000296864052b0, L_00000296864052b0, L_00000296864052b0, L_00000296864052b0;
LS_0000029686403910_1_0 .concat [ 4 4 4 4], LS_0000029686403910_0_0, LS_0000029686403910_0_4, LS_0000029686403910_0_8, LS_0000029686403910_0_12;
LS_0000029686403910_1_4 .concat [ 4 4 4 4], LS_0000029686403910_0_16, LS_0000029686403910_0_20, LS_0000029686403910_0_24, LS_0000029686403910_0_28;
L_0000029686403910 .concat [ 16 16 0 0], LS_0000029686403910_1_0, LS_0000029686403910_1_4;
L_0000029686404950 .part L_0000029686401430, 0, 1;
LS_0000029686405530_0_0 .concat [ 1 1 1 1], L_0000029686404950, L_0000029686404950, L_0000029686404950, L_0000029686404950;
LS_0000029686405530_0_4 .concat [ 1 1 1 1], L_0000029686404950, L_0000029686404950, L_0000029686404950, L_0000029686404950;
LS_0000029686405530_0_8 .concat [ 1 1 1 1], L_0000029686404950, L_0000029686404950, L_0000029686404950, L_0000029686404950;
LS_0000029686405530_0_12 .concat [ 1 1 1 1], L_0000029686404950, L_0000029686404950, L_0000029686404950, L_0000029686404950;
LS_0000029686405530_0_16 .concat [ 1 1 1 1], L_0000029686404950, L_0000029686404950, L_0000029686404950, L_0000029686404950;
LS_0000029686405530_0_20 .concat [ 1 1 1 1], L_0000029686404950, L_0000029686404950, L_0000029686404950, L_0000029686404950;
LS_0000029686405530_0_24 .concat [ 1 1 1 1], L_0000029686404950, L_0000029686404950, L_0000029686404950, L_0000029686404950;
LS_0000029686405530_0_28 .concat [ 1 1 1 1], L_0000029686404950, L_0000029686404950, L_0000029686404950, L_0000029686404950;
LS_0000029686405530_1_0 .concat [ 4 4 4 4], LS_0000029686405530_0_0, LS_0000029686405530_0_4, LS_0000029686405530_0_8, LS_0000029686405530_0_12;
LS_0000029686405530_1_4 .concat [ 4 4 4 4], LS_0000029686405530_0_16, LS_0000029686405530_0_20, LS_0000029686405530_0_24, LS_0000029686405530_0_28;
L_0000029686405530 .concat [ 16 16 0 0], LS_0000029686405530_1_0, LS_0000029686405530_1_4;
S_00000296863cce30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000296863ccb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002968641cba0 .functor AND 32, L_0000029686405710, L_00000296864046d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000296863cee40_0 .net "in1", 31 0, L_0000029686405710;  1 drivers
v00000296863d0d80_0 .net "in2", 31 0, L_00000296864046d0;  1 drivers
v00000296863cf8e0_0 .net "out", 31 0, L_000002968641cba0;  alias, 1 drivers
S_00000296863cc660 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000296863ccb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002968641d3f0 .functor AND 32, L_0000029686404bd0, L_0000029686405210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000296863d0c40_0 .net "in1", 31 0, L_0000029686404bd0;  1 drivers
v00000296863d0380_0 .net "in2", 31 0, L_0000029686405210;  1 drivers
v00000296863d01a0_0 .net "out", 31 0, L_000002968641d3f0;  alias, 1 drivers
S_00000296863cc4d0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000296863ccb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002968641d380 .functor AND 32, L_0000029686404f90, L_0000029686404810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000296863cfca0_0 .net "in1", 31 0, L_0000029686404f90;  1 drivers
v00000296863d0880_0 .net "in2", 31 0, L_0000029686404810;  1 drivers
v00000296863d0ce0_0 .net "out", 31 0, L_000002968641d380;  alias, 1 drivers
S_00000296863d14f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000296863ccb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002968641ca50 .functor AND 32, L_0000029686403910, L_0000029686405530, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000296863cfd40_0 .net "in1", 31 0, L_0000029686403910;  1 drivers
v00000296863d02e0_0 .net "in2", 31 0, L_0000029686405530;  1 drivers
v00000296863cff20_0 .net "out", 31 0, L_000002968641ca50;  alias, 1 drivers
S_00000296863d2c60 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000296863d7010 .param/l "add" 0 9 6, C4<000000100000>;
P_00000296863d7048 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000296863d7080 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000296863d70b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000296863d70f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000296863d7128 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000296863d7160 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000296863d7198 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000296863d71d0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000296863d7208 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000296863d7240 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000296863d7278 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000296863d72b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000296863d72e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000296863d7320 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000296863d7358 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000296863d7390 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000296863d73c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000296863d7400 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000296863d7438 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000296863d7470 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000296863d74a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000296863d74e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000296863d7518 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000296863d7550 .param/l "xori" 0 9 12, C4<001110000000>;
v00000296863d5180_0 .var "EX1_PC", 31 0;
v00000296863d3740_0 .var "EX1_PFC", 31 0;
v00000296863d3420_0 .var "EX1_forward_to_B", 31 0;
v00000296863d3920_0 .var "EX1_is_beq", 0 0;
v00000296863d3600_0 .var "EX1_is_bne", 0 0;
v00000296863d5720_0 .var "EX1_is_jal", 0 0;
v00000296863d3a60_0 .var "EX1_is_jr", 0 0;
v00000296863d54a0_0 .var "EX1_is_oper2_immed", 0 0;
v00000296863d4c80_0 .var "EX1_memread", 0 0;
v00000296863d3240_0 .var "EX1_memwrite", 0 0;
v00000296863d3380_0 .var "EX1_opcode", 11 0;
v00000296863d3b00_0 .var "EX1_predicted", 0 0;
v00000296863d4640_0 .var "EX1_rd_ind", 4 0;
v00000296863d5680_0 .var "EX1_rd_indzero", 0 0;
v00000296863d4a00_0 .var "EX1_regwrite", 0 0;
v00000296863d3e20_0 .var "EX1_rs1", 31 0;
v00000296863d34c0_0 .var "EX1_rs1_ind", 4 0;
v00000296863d4dc0_0 .var "EX1_rs2", 31 0;
v00000296863d3ba0_0 .var "EX1_rs2_ind", 4 0;
v00000296863d4b40_0 .net "FLUSH", 0 0, v00000296863d9330_0;  alias, 1 drivers
v00000296863d3c40_0 .net "ID_PC", 31 0, v00000296863df7d0_0;  alias, 1 drivers
v00000296863d41e0_0 .net "ID_PFC_to_EX", 31 0, L_00000296864020b0;  alias, 1 drivers
v00000296863d3ce0_0 .net "ID_forward_to_B", 31 0, L_0000029686402ab0;  alias, 1 drivers
v00000296863d5220_0 .net "ID_is_beq", 0 0, L_00000296864035f0;  alias, 1 drivers
v00000296863d5540_0 .net "ID_is_bne", 0 0, L_0000029686400fd0;  alias, 1 drivers
v00000296863d3d80_0 .net "ID_is_jal", 0 0, L_00000296864057b0;  alias, 1 drivers
v00000296863d4e60_0 .net "ID_is_jr", 0 0, L_0000029686403690;  alias, 1 drivers
v00000296863d3ec0_0 .net "ID_is_oper2_immed", 0 0, L_0000029686406920;  alias, 1 drivers
v00000296863d3f60_0 .net "ID_memread", 0 0, L_00000296864050d0;  alias, 1 drivers
v00000296863d32e0_0 .net "ID_memwrite", 0 0, L_0000029686405b70;  alias, 1 drivers
v00000296863d57c0_0 .net "ID_opcode", 11 0, v00000296863ece00_0;  alias, 1 drivers
v00000296863d4000_0 .net "ID_predicted", 0 0, v00000296863d8d90_0;  alias, 1 drivers
v00000296863d40a0_0 .net "ID_rd_ind", 4 0, v00000296863ed800_0;  alias, 1 drivers
v00000296863d4fa0_0 .net "ID_rd_indzero", 0 0, L_0000029686403eb0;  1 drivers
v00000296863d3060_0 .net "ID_regwrite", 0 0, L_0000029686403f50;  alias, 1 drivers
v00000296863d4140_0 .net "ID_rs1", 31 0, v00000296863dcfd0_0;  alias, 1 drivers
v00000296863d52c0_0 .net "ID_rs1_ind", 4 0, v00000296863ec220_0;  alias, 1 drivers
v00000296863d4320_0 .net "ID_rs2", 31 0, v00000296863ded30_0;  alias, 1 drivers
v00000296863d43c0_0 .net "ID_rs2_ind", 4 0, v00000296863edd00_0;  alias, 1 drivers
v00000296863d4820_0 .net "clk", 0 0, L_00000296864078e0;  1 drivers
v00000296863d3100_0 .net "rst", 0 0, v00000296863fe7d0_0;  alias, 1 drivers
E_000002968634af80 .event posedge, v00000296863c3910_0, v00000296863d4820_0;
S_00000296863d2490 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000296863d7590 .param/l "add" 0 9 6, C4<000000100000>;
P_00000296863d75c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000296863d7600 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000296863d7638 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000296863d7670 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000296863d76a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000296863d76e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000296863d7718 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000296863d7750 .param/l "j" 0 9 19, C4<000010000000>;
P_00000296863d7788 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000296863d77c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000296863d77f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000296863d7830 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000296863d7868 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000296863d78a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000296863d78d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000296863d7910 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000296863d7948 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000296863d7980 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000296863d79b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000296863d79f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000296863d7a28 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000296863d7a60 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000296863d7a98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000296863d7ad0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000296863d4460_0 .net "EX1_ALU_OPER1", 31 0, L_0000029686408440;  alias, 1 drivers
v00000296863d48c0_0 .net "EX1_ALU_OPER2", 31 0, L_000002968641d460;  alias, 1 drivers
v00000296863d31a0_0 .net "EX1_PC", 31 0, v00000296863d5180_0;  alias, 1 drivers
v00000296863d4960_0 .net "EX1_PFC_to_IF", 31 0, L_00000296864039b0;  alias, 1 drivers
v00000296863d4aa0_0 .net "EX1_forward_to_B", 31 0, v00000296863d3420_0;  alias, 1 drivers
v00000296863d5a40_0 .net "EX1_is_beq", 0 0, v00000296863d3920_0;  alias, 1 drivers
v00000296863d69e0_0 .net "EX1_is_bne", 0 0, v00000296863d3600_0;  alias, 1 drivers
v00000296863d6300_0 .net "EX1_is_jal", 0 0, v00000296863d5720_0;  alias, 1 drivers
v00000296863d6440_0 .net "EX1_is_jr", 0 0, v00000296863d3a60_0;  alias, 1 drivers
v00000296863d5f40_0 .net "EX1_is_oper2_immed", 0 0, v00000296863d54a0_0;  alias, 1 drivers
v00000296863d6bc0_0 .net "EX1_memread", 0 0, v00000296863d4c80_0;  alias, 1 drivers
v00000296863d63a0_0 .net "EX1_memwrite", 0 0, v00000296863d3240_0;  alias, 1 drivers
v00000296863d5860_0 .net "EX1_opcode", 11 0, v00000296863d3380_0;  alias, 1 drivers
v00000296863d6c60_0 .net "EX1_predicted", 0 0, v00000296863d3b00_0;  alias, 1 drivers
v00000296863d64e0_0 .net "EX1_rd_ind", 4 0, v00000296863d4640_0;  alias, 1 drivers
v00000296863d6620_0 .net "EX1_rd_indzero", 0 0, v00000296863d5680_0;  alias, 1 drivers
v00000296863d6580_0 .net "EX1_regwrite", 0 0, v00000296863d4a00_0;  alias, 1 drivers
v00000296863d6e40_0 .net "EX1_rs1", 31 0, v00000296863d3e20_0;  alias, 1 drivers
v00000296863d6d00_0 .net "EX1_rs1_ind", 4 0, v00000296863d34c0_0;  alias, 1 drivers
v00000296863d6760_0 .net "EX1_rs2_ind", 4 0, v00000296863d3ba0_0;  alias, 1 drivers
v00000296863d6da0_0 .net "EX1_rs2_out", 31 0, L_000002968641ceb0;  alias, 1 drivers
v00000296863d68a0_0 .var "EX2_ALU_OPER1", 31 0;
v00000296863d5fe0_0 .var "EX2_ALU_OPER2", 31 0;
v00000296863d6ee0_0 .var "EX2_PC", 31 0;
v00000296863d5900_0 .var "EX2_PFC_to_IF", 31 0;
v00000296863d5e00_0 .var "EX2_forward_to_B", 31 0;
v00000296863d59a0_0 .var "EX2_is_beq", 0 0;
v00000296863d6940_0 .var "EX2_is_bne", 0 0;
v00000296863d5ae0_0 .var "EX2_is_jal", 0 0;
v00000296863d6080_0 .var "EX2_is_jr", 0 0;
v00000296863d6a80_0 .var "EX2_is_oper2_immed", 0 0;
v00000296863d6b20_0 .var "EX2_memread", 0 0;
v00000296863d5ea0_0 .var "EX2_memwrite", 0 0;
v00000296863d6800_0 .var "EX2_opcode", 11 0;
v00000296863d5b80_0 .var "EX2_predicted", 0 0;
v00000296863d6120_0 .var "EX2_rd_ind", 4 0;
v00000296863d61c0_0 .var "EX2_rd_indzero", 0 0;
v00000296863d6260_0 .var "EX2_regwrite", 0 0;
v00000296863d5c20_0 .var "EX2_rs1", 31 0;
v00000296863d66c0_0 .var "EX2_rs1_ind", 4 0;
v00000296863d5cc0_0 .var "EX2_rs2_ind", 4 0;
v00000296863d5d60_0 .var "EX2_rs2_out", 31 0;
v00000296863d9fb0_0 .net "FLUSH", 0 0, v00000296863d9a10_0;  alias, 1 drivers
v00000296863d8cf0_0 .net "clk", 0 0, L_000002968641d150;  1 drivers
v00000296863d7f30_0 .net "rst", 0 0, v00000296863fe7d0_0;  alias, 1 drivers
E_000002968634b6c0 .event posedge, v00000296863c3910_0, v00000296863d8cf0_0;
S_00000296863d2df0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000296863dfb20 .param/l "add" 0 9 6, C4<000000100000>;
P_00000296863dfb58 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000296863dfb90 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000296863dfbc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000296863dfc00 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000296863dfc38 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000296863dfc70 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000296863dfca8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000296863dfce0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000296863dfd18 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000296863dfd50 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000296863dfd88 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000296863dfdc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000296863dfdf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000296863dfe30 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000296863dfe68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000296863dfea0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000296863dfed8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000296863dff10 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000296863dff48 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000296863dff80 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000296863dffb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000296863dfff0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000296863e0028 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000296863e0060 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029686407480 .functor OR 1, L_00000296864035f0, L_0000029686400fd0, C4<0>, C4<0>;
L_0000029686407b10 .functor AND 1, L_0000029686407480, L_00000296864074f0, C4<1>, C4<1>;
L_00000296864079c0 .functor OR 1, L_00000296864035f0, L_0000029686400fd0, C4<0>, C4<0>;
L_00000296864072c0 .functor AND 1, L_00000296864079c0, L_00000296864074f0, C4<1>, C4<1>;
L_0000029686407e90 .functor OR 1, L_00000296864035f0, L_0000029686400fd0, C4<0>, C4<0>;
L_0000029686407170 .functor AND 1, L_0000029686407e90, v00000296863d8d90_0, C4<1>, C4<1>;
v00000296863de3d0_0 .net "EX1_memread", 0 0, v00000296863d4c80_0;  alias, 1 drivers
v00000296863ddbb0_0 .net "EX1_opcode", 11 0, v00000296863d3380_0;  alias, 1 drivers
v00000296863de150_0 .net "EX1_rd_ind", 4 0, v00000296863d4640_0;  alias, 1 drivers
v00000296863de8d0_0 .net "EX1_rd_indzero", 0 0, v00000296863d5680_0;  alias, 1 drivers
v00000296863de290_0 .net "EX2_memread", 0 0, v00000296863d6b20_0;  alias, 1 drivers
v00000296863dcdf0_0 .net "EX2_opcode", 11 0, v00000296863d6800_0;  alias, 1 drivers
v00000296863de330_0 .net "EX2_rd_ind", 4 0, v00000296863d6120_0;  alias, 1 drivers
v00000296863ddb10_0 .net "EX2_rd_indzero", 0 0, v00000296863d61c0_0;  alias, 1 drivers
v00000296863dcb70_0 .net "ID_EX1_flush", 0 0, v00000296863d9330_0;  alias, 1 drivers
v00000296863dd070_0 .net "ID_EX2_flush", 0 0, v00000296863d9a10_0;  alias, 1 drivers
v00000296863dea10_0 .net "ID_is_beq", 0 0, L_00000296864035f0;  alias, 1 drivers
v00000296863dedd0_0 .net "ID_is_bne", 0 0, L_0000029686400fd0;  alias, 1 drivers
v00000296863deb50_0 .net "ID_is_j", 0 0, L_0000029686405030;  alias, 1 drivers
v00000296863df0f0_0 .net "ID_is_jal", 0 0, L_00000296864057b0;  alias, 1 drivers
v00000296863dd930_0 .net "ID_is_jr", 0 0, L_0000029686403690;  alias, 1 drivers
v00000296863dd430_0 .net "ID_opcode", 11 0, v00000296863ece00_0;  alias, 1 drivers
v00000296863df190_0 .net "ID_rs1_ind", 4 0, v00000296863ec220_0;  alias, 1 drivers
v00000296863dded0_0 .net "ID_rs2_ind", 4 0, v00000296863edd00_0;  alias, 1 drivers
v00000296863de470_0 .net "IF_ID_flush", 0 0, v00000296863dab90_0;  alias, 1 drivers
v00000296863dd2f0_0 .net "IF_ID_write", 0 0, v00000296863da910_0;  alias, 1 drivers
v00000296863df2d0_0 .net "PC_src", 2 0, L_0000029686402bf0;  alias, 1 drivers
v00000296863dd1b0_0 .net "PFC_to_EX", 31 0, L_00000296864020b0;  alias, 1 drivers
v00000296863debf0_0 .net "PFC_to_IF", 31 0, L_0000029686401110;  alias, 1 drivers
v00000296863dde30_0 .net "WB_rd_ind", 4 0, v00000296863f0280_0;  alias, 1 drivers
v00000296863de510_0 .net "Wrong_prediction", 0 0, L_000002968641dee0;  alias, 1 drivers
v00000296863de5b0_0 .net *"_ivl_11", 0 0, L_00000296864072c0;  1 drivers
v00000296863ddc50_0 .net *"_ivl_13", 9 0, L_0000029686402010;  1 drivers
v00000296863dec90_0 .net *"_ivl_15", 9 0, L_0000029686403730;  1 drivers
v00000296863de6f0_0 .net *"_ivl_16", 9 0, L_0000029686401750;  1 drivers
v00000296863dee70_0 .net *"_ivl_19", 9 0, L_0000029686402330;  1 drivers
v00000296863de790_0 .net *"_ivl_20", 9 0, L_00000296864025b0;  1 drivers
v00000296863dd6b0_0 .net *"_ivl_25", 0 0, L_0000029686407e90;  1 drivers
v00000296863de830_0 .net *"_ivl_27", 0 0, L_0000029686407170;  1 drivers
v00000296863dd4d0_0 .net *"_ivl_29", 9 0, L_0000029686402dd0;  1 drivers
v00000296863dd570_0 .net *"_ivl_3", 0 0, L_0000029686407480;  1 drivers
L_00000296864201f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000296863dd610_0 .net/2u *"_ivl_30", 9 0, L_00000296864201f0;  1 drivers
v00000296863def10_0 .net *"_ivl_32", 9 0, L_0000029686402650;  1 drivers
v00000296863dd750_0 .net *"_ivl_35", 9 0, L_0000029686401cf0;  1 drivers
v00000296863dd7f0_0 .net *"_ivl_37", 9 0, L_0000029686401930;  1 drivers
v00000296863dd890_0 .net *"_ivl_38", 9 0, L_0000029686403410;  1 drivers
v00000296863dd9d0_0 .net *"_ivl_40", 9 0, L_0000029686402790;  1 drivers
L_0000029686420238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296863dda70_0 .net/2s *"_ivl_45", 21 0, L_0000029686420238;  1 drivers
L_0000029686420280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296863ddcf0_0 .net/2s *"_ivl_50", 21 0, L_0000029686420280;  1 drivers
v00000296863ddf70_0 .net *"_ivl_9", 0 0, L_00000296864079c0;  1 drivers
v00000296863de010_0 .net "clk", 0 0, L_00000296863431d0;  alias, 1 drivers
v00000296863defb0_0 .net "forward_to_B", 31 0, L_0000029686402ab0;  alias, 1 drivers
v00000296863df230_0 .net "imm", 31 0, v00000296863db090_0;  1 drivers
v00000296863dcc10_0 .net "inst", 31 0, v00000296863df730_0;  alias, 1 drivers
v00000296863dccb0_0 .net "is_branch_and_taken", 0 0, L_0000029686407b10;  alias, 1 drivers
v00000296863dcd50_0 .net "is_oper2_immed", 0 0, L_0000029686406920;  alias, 1 drivers
v00000296863dce90_0 .net "mem_read", 0 0, L_00000296864050d0;  alias, 1 drivers
v00000296863dcf30_0 .net "mem_write", 0 0, L_0000029686405b70;  alias, 1 drivers
v00000296863df690_0 .net "pc", 31 0, v00000296863df7d0_0;  alias, 1 drivers
v00000296863df910_0 .net "pc_write", 0 0, v00000296863db270_0;  alias, 1 drivers
v00000296863df9b0_0 .net "predicted", 0 0, L_00000296864074f0;  1 drivers
v00000296863df550_0 .net "predicted_to_EX", 0 0, v00000296863d8d90_0;  alias, 1 drivers
v00000296863dfa50_0 .net "reg_write", 0 0, L_0000029686403f50;  alias, 1 drivers
v00000296863df370_0 .net "reg_write_from_wb", 0 0, v00000296863f05a0_0;  alias, 1 drivers
v00000296863df870_0 .net "rs1", 31 0, v00000296863dcfd0_0;  alias, 1 drivers
v00000296863df410_0 .net "rs2", 31 0, v00000296863ded30_0;  alias, 1 drivers
v00000296863df4b0_0 .net "rst", 0 0, v00000296863fe7d0_0;  alias, 1 drivers
v00000296863df5f0_0 .net "wr_reg_data", 31 0, L_00000296864882c0;  alias, 1 drivers
L_0000029686402ab0 .functor MUXZ 32, v00000296863ded30_0, v00000296863db090_0, L_0000029686406920, C4<>;
L_0000029686402010 .part v00000296863df7d0_0, 0, 10;
L_0000029686403730 .part v00000296863df730_0, 0, 10;
L_0000029686401750 .arith/sum 10, L_0000029686402010, L_0000029686403730;
L_0000029686402330 .part v00000296863df730_0, 0, 10;
L_00000296864025b0 .functor MUXZ 10, L_0000029686402330, L_0000029686401750, L_00000296864072c0, C4<>;
L_0000029686402dd0 .part v00000296863df7d0_0, 0, 10;
L_0000029686402650 .arith/sum 10, L_0000029686402dd0, L_00000296864201f0;
L_0000029686401cf0 .part v00000296863df7d0_0, 0, 10;
L_0000029686401930 .part v00000296863df730_0, 0, 10;
L_0000029686403410 .arith/sum 10, L_0000029686401cf0, L_0000029686401930;
L_0000029686402790 .functor MUXZ 10, L_0000029686403410, L_0000029686402650, L_0000029686407170, C4<>;
L_0000029686401110 .concat8 [ 10 22 0 0], L_00000296864025b0, L_0000029686420238;
L_00000296864020b0 .concat8 [ 10 22 0 0], L_0000029686402790, L_0000029686420280;
S_00000296863d1b30 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000296863d2df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000296863e00a0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000296863e00d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000296863e0110 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000296863e0148 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000296863e0180 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000296863e01b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000296863e01f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000296863e0228 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000296863e0260 .param/l "j" 0 9 19, C4<000010000000>;
P_00000296863e0298 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000296863e02d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000296863e0308 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000296863e0340 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000296863e0378 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000296863e03b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000296863e03e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000296863e0420 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000296863e0458 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000296863e0490 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000296863e04c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000296863e0500 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000296863e0538 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000296863e0570 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000296863e05a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000296863e05e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029686408130 .functor OR 1, L_00000296864074f0, L_0000029686401c50, C4<0>, C4<0>;
L_0000029686406f40 .functor OR 1, L_0000029686408130, L_0000029686403230, C4<0>, C4<0>;
v00000296863d8890_0 .net "EX1_opcode", 11 0, v00000296863d3380_0;  alias, 1 drivers
v00000296863da230_0 .net "EX2_opcode", 11 0, v00000296863d6800_0;  alias, 1 drivers
v00000296863d8250_0 .net "ID_opcode", 11 0, v00000296863ece00_0;  alias, 1 drivers
v00000296863d7fd0_0 .net "PC_src", 2 0, L_0000029686402bf0;  alias, 1 drivers
v00000296863d7b70_0 .net "Wrong_prediction", 0 0, L_000002968641dee0;  alias, 1 drivers
L_00000296864203e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000296863d8e30_0 .net/2u *"_ivl_0", 2 0, L_00000296864203e8;  1 drivers
v00000296863d8610_0 .net *"_ivl_10", 0 0, L_0000029686401f70;  1 drivers
L_0000029686420508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000296863d8750_0 .net/2u *"_ivl_12", 2 0, L_0000029686420508;  1 drivers
L_0000029686420550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000296863d8ed0_0 .net/2u *"_ivl_14", 11 0, L_0000029686420550;  1 drivers
v00000296863d8110_0 .net *"_ivl_16", 0 0, L_0000029686401c50;  1 drivers
v00000296863d9790_0 .net *"_ivl_19", 0 0, L_0000029686408130;  1 drivers
L_0000029686420430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000296863d9ab0_0 .net/2u *"_ivl_2", 11 0, L_0000029686420430;  1 drivers
L_0000029686420598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000296863d95b0_0 .net/2u *"_ivl_20", 11 0, L_0000029686420598;  1 drivers
v00000296863d8430_0 .net *"_ivl_22", 0 0, L_0000029686403230;  1 drivers
v00000296863d8f70_0 .net *"_ivl_25", 0 0, L_0000029686406f40;  1 drivers
L_00000296864205e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000296863d84d0_0 .net/2u *"_ivl_26", 2 0, L_00000296864205e0;  1 drivers
L_0000029686420628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000296863d8bb0_0 .net/2u *"_ivl_28", 2 0, L_0000029686420628;  1 drivers
v00000296863da2d0_0 .net *"_ivl_30", 2 0, L_0000029686402150;  1 drivers
v00000296863d9290_0 .net *"_ivl_32", 2 0, L_0000029686403190;  1 drivers
v00000296863d8070_0 .net *"_ivl_34", 2 0, L_0000029686401250;  1 drivers
v00000296863d8c50_0 .net *"_ivl_4", 0 0, L_0000029686403550;  1 drivers
L_0000029686420478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000296863d7cb0_0 .net/2u *"_ivl_6", 2 0, L_0000029686420478;  1 drivers
L_00000296864204c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000296863d87f0_0 .net/2u *"_ivl_8", 11 0, L_00000296864204c0;  1 drivers
v00000296863d9d30_0 .net "clk", 0 0, L_00000296863431d0;  alias, 1 drivers
v00000296863d9b50_0 .net "predicted", 0 0, L_00000296864074f0;  alias, 1 drivers
v00000296863d7d50_0 .net "predicted_to_EX", 0 0, v00000296863d8d90_0;  alias, 1 drivers
v00000296863d8930_0 .net "rst", 0 0, v00000296863fe7d0_0;  alias, 1 drivers
v00000296863d93d0_0 .net "state", 1 0, v00000296863d7c10_0;  1 drivers
L_0000029686403550 .cmp/eq 12, v00000296863ece00_0, L_0000029686420430;
L_0000029686401f70 .cmp/eq 12, v00000296863d3380_0, L_00000296864204c0;
L_0000029686401c50 .cmp/eq 12, v00000296863ece00_0, L_0000029686420550;
L_0000029686403230 .cmp/eq 12, v00000296863ece00_0, L_0000029686420598;
L_0000029686402150 .functor MUXZ 3, L_0000029686420628, L_00000296864205e0, L_0000029686406f40, C4<>;
L_0000029686403190 .functor MUXZ 3, L_0000029686402150, L_0000029686420508, L_0000029686401f70, C4<>;
L_0000029686401250 .functor MUXZ 3, L_0000029686403190, L_0000029686420478, L_0000029686403550, C4<>;
L_0000029686402bf0 .functor MUXZ 3, L_0000029686401250, L_00000296864203e8, L_000002968641dee0, C4<>;
S_00000296863d19a0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000296863d1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000296863e0620 .param/l "add" 0 9 6, C4<000000100000>;
P_00000296863e0658 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000296863e0690 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000296863e06c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000296863e0700 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000296863e0738 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000296863e0770 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000296863e07a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000296863e07e0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000296863e0818 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000296863e0850 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000296863e0888 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000296863e08c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000296863e08f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000296863e0930 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000296863e0968 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000296863e09a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000296863e09d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000296863e0a10 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000296863e0a48 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000296863e0a80 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000296863e0ab8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000296863e0af0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000296863e0b28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000296863e0b60 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029686407640 .functor OR 1, L_00000296864016b0, L_00000296864019d0, C4<0>, C4<0>;
L_0000029686406b50 .functor OR 1, L_0000029686401b10, L_0000029686402b50, C4<0>, C4<0>;
L_0000029686407f00 .functor AND 1, L_0000029686407640, L_0000029686406b50, C4<1>, C4<1>;
L_00000296864082f0 .functor NOT 1, L_0000029686407f00, C4<0>, C4<0>, C4<0>;
L_0000029686407250 .functor OR 1, v00000296863fe7d0_0, L_00000296864082f0, C4<0>, C4<0>;
L_00000296864074f0 .functor NOT 1, L_0000029686407250, C4<0>, C4<0>, C4<0>;
v00000296863d9470_0 .net "EX_opcode", 11 0, v00000296863d6800_0;  alias, 1 drivers
v00000296863d8390_0 .net "ID_opcode", 11 0, v00000296863ece00_0;  alias, 1 drivers
v00000296863d8570_0 .net "Wrong_prediction", 0 0, L_000002968641dee0;  alias, 1 drivers
L_00000296864202c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000296863d82f0_0 .net/2u *"_ivl_0", 11 0, L_00000296864202c8;  1 drivers
L_0000029686420358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000296863da190_0 .net/2u *"_ivl_10", 1 0, L_0000029686420358;  1 drivers
v00000296863d9830_0 .net *"_ivl_12", 0 0, L_0000029686401b10;  1 drivers
L_00000296864203a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000296863da050_0 .net/2u *"_ivl_14", 1 0, L_00000296864203a0;  1 drivers
v00000296863d9f10_0 .net *"_ivl_16", 0 0, L_0000029686402b50;  1 drivers
v00000296863d91f0_0 .net *"_ivl_19", 0 0, L_0000029686406b50;  1 drivers
v00000296863d86b0_0 .net *"_ivl_2", 0 0, L_00000296864016b0;  1 drivers
v00000296863d9510_0 .net *"_ivl_21", 0 0, L_0000029686407f00;  1 drivers
v00000296863d9650_0 .net *"_ivl_22", 0 0, L_00000296864082f0;  1 drivers
v00000296863da0f0_0 .net *"_ivl_25", 0 0, L_0000029686407250;  1 drivers
L_0000029686420310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000296863d9bf0_0 .net/2u *"_ivl_4", 11 0, L_0000029686420310;  1 drivers
v00000296863d81b0_0 .net *"_ivl_6", 0 0, L_00000296864019d0;  1 drivers
v00000296863d7e90_0 .net *"_ivl_9", 0 0, L_0000029686407640;  1 drivers
v00000296863d96f0_0 .net "clk", 0 0, L_00000296863431d0;  alias, 1 drivers
v00000296863d8b10_0 .net "predicted", 0 0, L_00000296864074f0;  alias, 1 drivers
v00000296863d8d90_0 .var "predicted_to_EX", 0 0;
v00000296863d89d0_0 .net "rst", 0 0, v00000296863fe7d0_0;  alias, 1 drivers
v00000296863d7c10_0 .var "state", 1 0;
E_000002968634aa40 .event posedge, v00000296863d96f0_0, v00000296863c3910_0;
L_00000296864016b0 .cmp/eq 12, v00000296863ece00_0, L_00000296864202c8;
L_00000296864019d0 .cmp/eq 12, v00000296863ece00_0, L_0000029686420310;
L_0000029686401b10 .cmp/eq 2, v00000296863d7c10_0, L_0000029686420358;
L_0000029686402b50 .cmp/eq 2, v00000296863d7c10_0, L_00000296864203a0;
S_00000296863d11d0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000296863d2df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000296863eabc0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000296863eabf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000296863eac30 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000296863eac68 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000296863eaca0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000296863eacd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000296863ead10 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000296863ead48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000296863ead80 .param/l "j" 0 9 19, C4<000010000000>;
P_00000296863eadb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000296863eadf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000296863eae28 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000296863eae60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000296863eae98 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000296863eaed0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000296863eaf08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000296863eaf40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000296863eaf78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000296863eafb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000296863eafe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000296863eb020 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000296863eb058 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000296863eb090 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000296863eb0c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000296863eb100 .param/l "xori" 0 9 12, C4<001110000000>;
v00000296863d9010_0 .net "EX1_memread", 0 0, v00000296863d4c80_0;  alias, 1 drivers
v00000296863d8a70_0 .net "EX1_rd_ind", 4 0, v00000296863d4640_0;  alias, 1 drivers
v00000296863d9970_0 .net "EX1_rd_indzero", 0 0, v00000296863d5680_0;  alias, 1 drivers
v00000296863d90b0_0 .net "EX2_memread", 0 0, v00000296863d6b20_0;  alias, 1 drivers
v00000296863d9150_0 .net "EX2_rd_ind", 4 0, v00000296863d6120_0;  alias, 1 drivers
v00000296863d98d0_0 .net "EX2_rd_indzero", 0 0, v00000296863d61c0_0;  alias, 1 drivers
v00000296863d9330_0 .var "ID_EX1_flush", 0 0;
v00000296863d9a10_0 .var "ID_EX2_flush", 0 0;
v00000296863d9dd0_0 .net "ID_opcode", 11 0, v00000296863ece00_0;  alias, 1 drivers
v00000296863d9e70_0 .net "ID_rs1_ind", 4 0, v00000296863ec220_0;  alias, 1 drivers
v00000296863d7df0_0 .net "ID_rs2_ind", 4 0, v00000296863edd00_0;  alias, 1 drivers
v00000296863da910_0 .var "IF_ID_Write", 0 0;
v00000296863dab90_0 .var "IF_ID_flush", 0 0;
v00000296863db270_0 .var "PC_Write", 0 0;
v00000296863db590_0 .net "Wrong_prediction", 0 0, L_000002968641dee0;  alias, 1 drivers
E_000002968634ab80/0 .event anyedge, v00000296863c9b80_0, v00000296863d4c80_0, v00000296863d5680_0, v00000296863d52c0_0;
E_000002968634ab80/1 .event anyedge, v00000296863d4640_0, v00000296863d43c0_0, v00000296862e66d0_0, v00000296863d61c0_0;
E_000002968634ab80/2 .event anyedge, v00000296863c3690_0, v00000296863d57c0_0;
E_000002968634ab80 .event/or E_000002968634ab80/0, E_000002968634ab80/1, E_000002968634ab80/2;
S_00000296863d1cc0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000296863d2df0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000296863eb140 .param/l "add" 0 9 6, C4<000000100000>;
P_00000296863eb178 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000296863eb1b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000296863eb1e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000296863eb220 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000296863eb258 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000296863eb290 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000296863eb2c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000296863eb300 .param/l "j" 0 9 19, C4<000010000000>;
P_00000296863eb338 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000296863eb370 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000296863eb3a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000296863eb3e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000296863eb418 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000296863eb450 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000296863eb488 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000296863eb4c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000296863eb4f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000296863eb530 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000296863eb568 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000296863eb5a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000296863eb5d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000296863eb610 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000296863eb648 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000296863eb680 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029686407790 .functor OR 1, L_0000029686402c90, L_00000296864023d0, C4<0>, C4<0>;
L_0000029686407330 .functor OR 1, L_0000029686407790, L_0000029686402470, C4<0>, C4<0>;
L_0000029686407d40 .functor OR 1, L_0000029686407330, L_00000296864034b0, C4<0>, C4<0>;
L_00000296864068b0 .functor OR 1, L_0000029686407d40, L_0000029686402d30, C4<0>, C4<0>;
L_0000029686407090 .functor OR 1, L_00000296864068b0, L_0000029686402e70, C4<0>, C4<0>;
L_0000029686406bc0 .functor OR 1, L_0000029686407090, L_0000029686402f10, C4<0>, C4<0>;
L_00000296864073a0 .functor OR 1, L_0000029686406bc0, L_00000296864032d0, C4<0>, C4<0>;
L_0000029686406920 .functor OR 1, L_00000296864073a0, L_0000029686403370, C4<0>, C4<0>;
L_00000296864076b0 .functor OR 1, L_00000296864055d0, L_0000029686403e10, C4<0>, C4<0>;
L_0000029686407870 .functor OR 1, L_00000296864076b0, L_0000029686405c10, C4<0>, C4<0>;
L_0000029686406a70 .functor OR 1, L_0000029686407870, L_00000296864058f0, C4<0>, C4<0>;
L_0000029686408050 .functor OR 1, L_0000029686406a70, L_0000029686404090, C4<0>, C4<0>;
v00000296863dbbd0_0 .net "ID_opcode", 11 0, v00000296863ece00_0;  alias, 1 drivers
L_0000029686420670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000296863dc0d0_0 .net/2u *"_ivl_0", 11 0, L_0000029686420670;  1 drivers
L_0000029686420700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000296863dc170_0 .net/2u *"_ivl_10", 11 0, L_0000029686420700;  1 drivers
L_0000029686420bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000296863dc990_0 .net/2u *"_ivl_102", 11 0, L_0000029686420bc8;  1 drivers
L_0000029686420c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000296863da550_0 .net/2u *"_ivl_106", 11 0, L_0000029686420c10;  1 drivers
v00000296863dbf90_0 .net *"_ivl_12", 0 0, L_0000029686402470;  1 drivers
v00000296863dc710_0 .net *"_ivl_15", 0 0, L_0000029686407330;  1 drivers
L_0000029686420748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000296863db9f0_0 .net/2u *"_ivl_16", 11 0, L_0000029686420748;  1 drivers
v00000296863daeb0_0 .net *"_ivl_18", 0 0, L_00000296864034b0;  1 drivers
v00000296863db130_0 .net *"_ivl_2", 0 0, L_0000029686402c90;  1 drivers
v00000296863dc350_0 .net *"_ivl_21", 0 0, L_0000029686407d40;  1 drivers
L_0000029686420790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000296863dc7b0_0 .net/2u *"_ivl_22", 11 0, L_0000029686420790;  1 drivers
v00000296863dc210_0 .net *"_ivl_24", 0 0, L_0000029686402d30;  1 drivers
v00000296863dc850_0 .net *"_ivl_27", 0 0, L_00000296864068b0;  1 drivers
L_00000296864207d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000296863db6d0_0 .net/2u *"_ivl_28", 11 0, L_00000296864207d8;  1 drivers
v00000296863db810_0 .net *"_ivl_30", 0 0, L_0000029686402e70;  1 drivers
v00000296863dbef0_0 .net *"_ivl_33", 0 0, L_0000029686407090;  1 drivers
L_0000029686420820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000296863dbdb0_0 .net/2u *"_ivl_34", 11 0, L_0000029686420820;  1 drivers
v00000296863da4b0_0 .net *"_ivl_36", 0 0, L_0000029686402f10;  1 drivers
v00000296863da690_0 .net *"_ivl_39", 0 0, L_0000029686406bc0;  1 drivers
L_00000296864206b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000296863dc670_0 .net/2u *"_ivl_4", 11 0, L_00000296864206b8;  1 drivers
L_0000029686420868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000296863dc030_0 .net/2u *"_ivl_40", 11 0, L_0000029686420868;  1 drivers
v00000296863daf50_0 .net *"_ivl_42", 0 0, L_00000296864032d0;  1 drivers
v00000296863dc2b0_0 .net *"_ivl_45", 0 0, L_00000296864073a0;  1 drivers
L_00000296864208b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000296863da9b0_0 .net/2u *"_ivl_46", 11 0, L_00000296864208b0;  1 drivers
v00000296863dac30_0 .net *"_ivl_48", 0 0, L_0000029686403370;  1 drivers
L_00000296864208f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000296863daaf0_0 .net/2u *"_ivl_52", 11 0, L_00000296864208f8;  1 drivers
L_0000029686420940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000296863dc3f0_0 .net/2u *"_ivl_56", 11 0, L_0000029686420940;  1 drivers
v00000296863daa50_0 .net *"_ivl_6", 0 0, L_00000296864023d0;  1 drivers
L_0000029686420988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000296863daff0_0 .net/2u *"_ivl_60", 11 0, L_0000029686420988;  1 drivers
L_00000296864209d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000296863dba90_0 .net/2u *"_ivl_64", 11 0, L_00000296864209d0;  1 drivers
L_0000029686420a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000296863db630_0 .net/2u *"_ivl_68", 11 0, L_0000029686420a18;  1 drivers
L_0000029686420a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000296863db8b0_0 .net/2u *"_ivl_72", 11 0, L_0000029686420a60;  1 drivers
v00000296863da870_0 .net *"_ivl_74", 0 0, L_00000296864055d0;  1 drivers
L_0000029686420aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000296863dc8f0_0 .net/2u *"_ivl_76", 11 0, L_0000029686420aa8;  1 drivers
v00000296863da5f0_0 .net *"_ivl_78", 0 0, L_0000029686403e10;  1 drivers
v00000296863dc490_0 .net *"_ivl_81", 0 0, L_00000296864076b0;  1 drivers
L_0000029686420af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000296863dc530_0 .net/2u *"_ivl_82", 11 0, L_0000029686420af0;  1 drivers
v00000296863dca30_0 .net *"_ivl_84", 0 0, L_0000029686405c10;  1 drivers
v00000296863dc5d0_0 .net *"_ivl_87", 0 0, L_0000029686407870;  1 drivers
L_0000029686420b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000296863da410_0 .net/2u *"_ivl_88", 11 0, L_0000029686420b38;  1 drivers
v00000296863db3b0_0 .net *"_ivl_9", 0 0, L_0000029686407790;  1 drivers
v00000296863dcad0_0 .net *"_ivl_90", 0 0, L_00000296864058f0;  1 drivers
v00000296863db4f0_0 .net *"_ivl_93", 0 0, L_0000029686406a70;  1 drivers
L_0000029686420b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000296863da730_0 .net/2u *"_ivl_94", 11 0, L_0000029686420b80;  1 drivers
v00000296863db770_0 .net *"_ivl_96", 0 0, L_0000029686404090;  1 drivers
v00000296863db950_0 .net *"_ivl_99", 0 0, L_0000029686408050;  1 drivers
v00000296863da370_0 .net "is_beq", 0 0, L_00000296864035f0;  alias, 1 drivers
v00000296863da7d0_0 .net "is_bne", 0 0, L_0000029686400fd0;  alias, 1 drivers
v00000296863dbb30_0 .net "is_j", 0 0, L_0000029686405030;  alias, 1 drivers
v00000296863dbc70_0 .net "is_jal", 0 0, L_00000296864057b0;  alias, 1 drivers
v00000296863dacd0_0 .net "is_jr", 0 0, L_0000029686403690;  alias, 1 drivers
v00000296863dad70_0 .net "is_oper2_immed", 0 0, L_0000029686406920;  alias, 1 drivers
v00000296863db1d0_0 .net "memread", 0 0, L_00000296864050d0;  alias, 1 drivers
v00000296863dbd10_0 .net "memwrite", 0 0, L_0000029686405b70;  alias, 1 drivers
v00000296863dae10_0 .net "regwrite", 0 0, L_0000029686403f50;  alias, 1 drivers
L_0000029686402c90 .cmp/eq 12, v00000296863ece00_0, L_0000029686420670;
L_00000296864023d0 .cmp/eq 12, v00000296863ece00_0, L_00000296864206b8;
L_0000029686402470 .cmp/eq 12, v00000296863ece00_0, L_0000029686420700;
L_00000296864034b0 .cmp/eq 12, v00000296863ece00_0, L_0000029686420748;
L_0000029686402d30 .cmp/eq 12, v00000296863ece00_0, L_0000029686420790;
L_0000029686402e70 .cmp/eq 12, v00000296863ece00_0, L_00000296864207d8;
L_0000029686402f10 .cmp/eq 12, v00000296863ece00_0, L_0000029686420820;
L_00000296864032d0 .cmp/eq 12, v00000296863ece00_0, L_0000029686420868;
L_0000029686403370 .cmp/eq 12, v00000296863ece00_0, L_00000296864208b0;
L_00000296864035f0 .cmp/eq 12, v00000296863ece00_0, L_00000296864208f8;
L_0000029686400fd0 .cmp/eq 12, v00000296863ece00_0, L_0000029686420940;
L_0000029686403690 .cmp/eq 12, v00000296863ece00_0, L_0000029686420988;
L_00000296864057b0 .cmp/eq 12, v00000296863ece00_0, L_00000296864209d0;
L_0000029686405030 .cmp/eq 12, v00000296863ece00_0, L_0000029686420a18;
L_00000296864055d0 .cmp/eq 12, v00000296863ece00_0, L_0000029686420a60;
L_0000029686403e10 .cmp/eq 12, v00000296863ece00_0, L_0000029686420aa8;
L_0000029686405c10 .cmp/eq 12, v00000296863ece00_0, L_0000029686420af0;
L_00000296864058f0 .cmp/eq 12, v00000296863ece00_0, L_0000029686420b38;
L_0000029686404090 .cmp/eq 12, v00000296863ece00_0, L_0000029686420b80;
L_0000029686403f50 .reduce/nor L_0000029686408050;
L_00000296864050d0 .cmp/eq 12, v00000296863ece00_0, L_0000029686420bc8;
L_0000029686405b70 .cmp/eq 12, v00000296863ece00_0, L_0000029686420c10;
S_00000296863d1360 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000296863d2df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000296863eb6c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000296863eb6f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000296863eb730 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000296863eb768 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000296863eb7a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000296863eb7d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000296863eb810 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000296863eb848 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000296863eb880 .param/l "j" 0 9 19, C4<000010000000>;
P_00000296863eb8b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000296863eb8f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000296863eb928 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000296863eb960 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000296863eb998 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000296863eb9d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000296863eba08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000296863eba40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000296863eba78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000296863ebab0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000296863ebae8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000296863ebb20 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000296863ebb58 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000296863ebb90 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000296863ebbc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000296863ebc00 .param/l "xori" 0 9 12, C4<001110000000>;
v00000296863db090_0 .var "Immed", 31 0;
v00000296863db310_0 .net "Inst", 31 0, v00000296863df730_0;  alias, 1 drivers
v00000296863db450_0 .net "opcode", 11 0, v00000296863ece00_0;  alias, 1 drivers
E_000002968634b580 .event anyedge, v00000296863d57c0_0, v00000296863db310_0;
S_00000296863d2170 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000296863d2df0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000296863dcfd0_0 .var "Read_data1", 31 0;
v00000296863ded30_0 .var "Read_data2", 31 0;
v00000296863df050_0 .net "Read_reg1", 4 0, v00000296863ec220_0;  alias, 1 drivers
v00000296863dd390_0 .net "Read_reg2", 4 0, v00000296863edd00_0;  alias, 1 drivers
v00000296863de970_0 .net "Write_data", 31 0, L_00000296864882c0;  alias, 1 drivers
v00000296863de1f0_0 .net "Write_en", 0 0, v00000296863f05a0_0;  alias, 1 drivers
v00000296863dd250_0 .net "Write_reg", 4 0, v00000296863f0280_0;  alias, 1 drivers
v00000296863de0b0_0 .net "clk", 0 0, L_00000296863431d0;  alias, 1 drivers
v00000296863dd110_0 .var/i "i", 31 0;
v00000296863de650 .array "reg_file", 0 31, 31 0;
v00000296863deab0_0 .net "rst", 0 0, v00000296863fe7d0_0;  alias, 1 drivers
E_000002968634ad00 .event posedge, v00000296863d96f0_0;
S_00000296863d1fe0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000296863d2170;
 .timescale 0 0;
v00000296863ddd90_0 .var/i "i", 31 0;
S_00000296863d1680 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000296863ebc40 .param/l "add" 0 9 6, C4<000000100000>;
P_00000296863ebc78 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000296863ebcb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000296863ebce8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000296863ebd20 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000296863ebd58 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000296863ebd90 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000296863ebdc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000296863ebe00 .param/l "j" 0 9 19, C4<000010000000>;
P_00000296863ebe38 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000296863ebe70 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000296863ebea8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000296863ebee0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000296863ebf18 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000296863ebf50 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000296863ebf88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000296863ebfc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000296863ebff8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000296863ec030 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000296863ec068 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000296863ec0a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000296863ec0d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000296863ec110 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000296863ec148 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000296863ec180 .param/l "xori" 0 9 12, C4<001110000000>;
v00000296863df730_0 .var "ID_INST", 31 0;
v00000296863df7d0_0 .var "ID_PC", 31 0;
v00000296863ece00_0 .var "ID_opcode", 11 0;
v00000296863ed800_0 .var "ID_rd_ind", 4 0;
v00000296863ec220_0 .var "ID_rs1_ind", 4 0;
v00000296863edd00_0 .var "ID_rs2_ind", 4 0;
v00000296863ecc20_0 .net "IF_FLUSH", 0 0, v00000296863dab90_0;  alias, 1 drivers
v00000296863ed580_0 .net "IF_INST", 31 0, L_0000029686407950;  alias, 1 drivers
v00000296863eccc0_0 .net "IF_PC", 31 0, v00000296863ee340_0;  alias, 1 drivers
v00000296863edda0_0 .net "clk", 0 0, L_0000029686406ae0;  1 drivers
v00000296863ee160_0 .net "if_id_Write", 0 0, v00000296863da910_0;  alias, 1 drivers
v00000296863ec400_0 .net "rst", 0 0, v00000296863fe7d0_0;  alias, 1 drivers
E_000002968634b5c0 .event posedge, v00000296863c3910_0, v00000296863edda0_0;
S_00000296863d1040 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000296863efba0_0 .net "EX1_PFC", 31 0, L_00000296864039b0;  alias, 1 drivers
v00000296863ef380_0 .net "EX2_PFC", 31 0, v00000296863d5900_0;  alias, 1 drivers
v00000296863f06e0_0 .net "ID_PFC", 31 0, L_0000029686401110;  alias, 1 drivers
v00000296863f0d20_0 .net "PC_src", 2 0, L_0000029686402bf0;  alias, 1 drivers
v00000296863efce0_0 .net "PC_write", 0 0, v00000296863db270_0;  alias, 1 drivers
L_0000029686420088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000296863eede0_0 .net/2u *"_ivl_0", 31 0, L_0000029686420088;  1 drivers
v00000296863efec0_0 .net "clk", 0 0, L_00000296863431d0;  alias, 1 drivers
v00000296863f0320_0 .net "inst", 31 0, L_0000029686407950;  alias, 1 drivers
v00000296863ef560_0 .net "inst_mem_in", 31 0, v00000296863ee340_0;  alias, 1 drivers
v00000296863ef100_0 .net "pc_reg_in", 31 0, L_0000029686406a00;  1 drivers
v00000296863ef1a0_0 .net "rst", 0 0, v00000296863fe7d0_0;  alias, 1 drivers
L_0000029686401e30 .arith/sum 32, v00000296863ee340_0, L_0000029686420088;
S_00000296863d1e50 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000296863d1040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000029686407950 .functor BUFZ 32, L_0000029686401890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296863ed1c0_0 .net "Data_Out", 31 0, L_0000029686407950;  alias, 1 drivers
v00000296863ed940 .array "InstMem", 0 1023, 31 0;
v00000296863ee020_0 .net *"_ivl_0", 31 0, L_0000029686401890;  1 drivers
v00000296863ee200_0 .net *"_ivl_3", 9 0, L_0000029686401ed0;  1 drivers
v00000296863ede40_0 .net *"_ivl_4", 11 0, L_0000029686401610;  1 drivers
L_00000296864201a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000296863ecd60_0 .net *"_ivl_7", 1 0, L_00000296864201a8;  1 drivers
v00000296863ee700_0 .net "addr", 31 0, v00000296863ee340_0;  alias, 1 drivers
v00000296863ed9e0_0 .net "clk", 0 0, L_00000296863431d0;  alias, 1 drivers
v00000296863ec900_0 .var/i "i", 31 0;
L_0000029686401890 .array/port v00000296863ed940, L_0000029686401610;
L_0000029686401ed0 .part v00000296863ee340_0, 0, 10;
L_0000029686401610 .concat [ 10 2 0 0], L_0000029686401ed0, L_00000296864201a8;
S_00000296863d1810 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000296863d1040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002968634b1c0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000296863edee0_0 .net "DataIn", 31 0, L_0000029686406a00;  alias, 1 drivers
v00000296863ee340_0 .var "DataOut", 31 0;
v00000296863ec540_0 .net "PC_Write", 0 0, v00000296863db270_0;  alias, 1 drivers
v00000296863ed3a0_0 .net "clk", 0 0, L_00000296863431d0;  alias, 1 drivers
v00000296863ed300_0 .net "rst", 0 0, v00000296863fe7d0_0;  alias, 1 drivers
S_00000296863d2620 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000296863d1040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002968634ad40 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000029686343630 .functor NOT 1, L_0000029686401d90, C4<0>, C4<0>, C4<0>;
L_0000029686343780 .functor NOT 1, L_0000029686401070, C4<0>, C4<0>, C4<0>;
L_0000029686343550 .functor AND 1, L_0000029686343630, L_0000029686343780, C4<1>, C4<1>;
L_00000296862de100 .functor NOT 1, L_00000296864021f0, C4<0>, C4<0>, C4<0>;
L_00000296862dd840 .functor AND 1, L_0000029686343550, L_00000296862de100, C4<1>, C4<1>;
L_00000296862dd990 .functor AND 32, L_00000296864012f0, L_0000029686401e30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000296862ddca0 .functor NOT 1, L_0000029686401390, C4<0>, C4<0>, C4<0>;
L_0000029686407c60 .functor NOT 1, L_00000296864028d0, C4<0>, C4<0>, C4<0>;
L_0000029686407bf0 .functor AND 1, L_00000296862ddca0, L_0000029686407c60, C4<1>, C4<1>;
L_0000029686407e20 .functor AND 1, L_0000029686407bf0, L_00000296864014d0, C4<1>, C4<1>;
L_0000029686406840 .functor AND 32, L_00000296864030f0, L_0000029686401110, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029686407b80 .functor OR 32, L_00000296862dd990, L_0000029686406840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029686406fb0 .functor NOT 1, L_0000029686402290, C4<0>, C4<0>, C4<0>;
L_0000029686406d80 .functor AND 1, L_0000029686406fb0, L_00000296864017f0, C4<1>, C4<1>;
L_0000029686407cd0 .functor NOT 1, L_0000029686402a10, C4<0>, C4<0>, C4<0>;
L_0000029686406df0 .functor AND 1, L_0000029686406d80, L_0000029686407cd0, C4<1>, C4<1>;
L_0000029686406e60 .functor AND 32, L_0000029686401bb0, v00000296863ee340_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029686408280 .functor OR 32, L_0000029686407b80, L_0000029686406e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029686407560 .functor NOT 1, L_0000029686402fb0, C4<0>, C4<0>, C4<0>;
L_0000029686407aa0 .functor AND 1, L_0000029686407560, L_0000029686401a70, C4<1>, C4<1>;
L_0000029686407410 .functor AND 1, L_0000029686407aa0, L_00000296864026f0, C4<1>, C4<1>;
L_0000029686407100 .functor AND 32, L_0000029686402510, L_00000296864039b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029686406ed0 .functor OR 32, L_0000029686408280, L_0000029686407100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029686407800 .functor NOT 1, L_0000029686401570, C4<0>, C4<0>, C4<0>;
L_0000029686407020 .functor AND 1, L_0000029686402830, L_0000029686407800, C4<1>, C4<1>;
L_00000296864081a0 .functor NOT 1, L_00000296864011b0, C4<0>, C4<0>, C4<0>;
L_0000029686407720 .functor AND 1, L_0000029686407020, L_00000296864081a0, C4<1>, C4<1>;
L_0000029686408210 .functor AND 32, L_0000029686402970, v00000296863d5900_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029686406a00 .functor OR 32, L_0000029686406ed0, L_0000029686408210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296863ed6c0_0 .net *"_ivl_1", 0 0, L_0000029686401d90;  1 drivers
v00000296863ecea0_0 .net *"_ivl_11", 0 0, L_00000296864021f0;  1 drivers
v00000296863ec9a0_0 .net *"_ivl_12", 0 0, L_00000296862de100;  1 drivers
v00000296863ee980_0 .net *"_ivl_14", 0 0, L_00000296862dd840;  1 drivers
v00000296863ec2c0_0 .net *"_ivl_16", 31 0, L_00000296864012f0;  1 drivers
v00000296863ee2a0_0 .net *"_ivl_18", 31 0, L_00000296862dd990;  1 drivers
v00000296863ec860_0 .net *"_ivl_2", 0 0, L_0000029686343630;  1 drivers
v00000296863ee3e0_0 .net *"_ivl_21", 0 0, L_0000029686401390;  1 drivers
v00000296863ee7a0_0 .net *"_ivl_22", 0 0, L_00000296862ddca0;  1 drivers
v00000296863ec360_0 .net *"_ivl_25", 0 0, L_00000296864028d0;  1 drivers
v00000296863ed260_0 .net *"_ivl_26", 0 0, L_0000029686407c60;  1 drivers
v00000296863edf80_0 .net *"_ivl_28", 0 0, L_0000029686407bf0;  1 drivers
v00000296863ec5e0_0 .net *"_ivl_31", 0 0, L_00000296864014d0;  1 drivers
v00000296863ed4e0_0 .net *"_ivl_32", 0 0, L_0000029686407e20;  1 drivers
v00000296863ecf40_0 .net *"_ivl_34", 31 0, L_00000296864030f0;  1 drivers
v00000296863ee480_0 .net *"_ivl_36", 31 0, L_0000029686406840;  1 drivers
v00000296863ed620_0 .net *"_ivl_38", 31 0, L_0000029686407b80;  1 drivers
v00000296863ed760_0 .net *"_ivl_41", 0 0, L_0000029686402290;  1 drivers
v00000296863edc60_0 .net *"_ivl_42", 0 0, L_0000029686406fb0;  1 drivers
v00000296863ee0c0_0 .net *"_ivl_45", 0 0, L_00000296864017f0;  1 drivers
v00000296863eda80_0 .net *"_ivl_46", 0 0, L_0000029686406d80;  1 drivers
v00000296863ee520_0 .net *"_ivl_49", 0 0, L_0000029686402a10;  1 drivers
v00000296863edb20_0 .net *"_ivl_5", 0 0, L_0000029686401070;  1 drivers
v00000296863edbc0_0 .net *"_ivl_50", 0 0, L_0000029686407cd0;  1 drivers
v00000296863ec680_0 .net *"_ivl_52", 0 0, L_0000029686406df0;  1 drivers
v00000296863ecae0_0 .net *"_ivl_54", 31 0, L_0000029686401bb0;  1 drivers
v00000296863ee5c0_0 .net *"_ivl_56", 31 0, L_0000029686406e60;  1 drivers
v00000296863ecfe0_0 .net *"_ivl_58", 31 0, L_0000029686408280;  1 drivers
v00000296863ed080_0 .net *"_ivl_6", 0 0, L_0000029686343780;  1 drivers
v00000296863ec720_0 .net *"_ivl_61", 0 0, L_0000029686402fb0;  1 drivers
v00000296863ee660_0 .net *"_ivl_62", 0 0, L_0000029686407560;  1 drivers
v00000296863ed120_0 .net *"_ivl_65", 0 0, L_0000029686401a70;  1 drivers
v00000296863ed440_0 .net *"_ivl_66", 0 0, L_0000029686407aa0;  1 drivers
v00000296863ee840_0 .net *"_ivl_69", 0 0, L_00000296864026f0;  1 drivers
v00000296863ee8e0_0 .net *"_ivl_70", 0 0, L_0000029686407410;  1 drivers
v00000296863ec4a0_0 .net *"_ivl_72", 31 0, L_0000029686402510;  1 drivers
v00000296863ec7c0_0 .net *"_ivl_74", 31 0, L_0000029686407100;  1 drivers
v00000296863eca40_0 .net *"_ivl_76", 31 0, L_0000029686406ed0;  1 drivers
v00000296863ecb80_0 .net *"_ivl_79", 0 0, L_0000029686402830;  1 drivers
v00000296863efa60_0 .net *"_ivl_8", 0 0, L_0000029686343550;  1 drivers
v00000296863f0000_0 .net *"_ivl_81", 0 0, L_0000029686401570;  1 drivers
v00000296863f0780_0 .net *"_ivl_82", 0 0, L_0000029686407800;  1 drivers
v00000296863eeca0_0 .net *"_ivl_84", 0 0, L_0000029686407020;  1 drivers
v00000296863f1040_0 .net *"_ivl_87", 0 0, L_00000296864011b0;  1 drivers
v00000296863eea20_0 .net *"_ivl_88", 0 0, L_00000296864081a0;  1 drivers
v00000296863eee80_0 .net *"_ivl_90", 0 0, L_0000029686407720;  1 drivers
v00000296863ef240_0 .net *"_ivl_92", 31 0, L_0000029686402970;  1 drivers
v00000296863f0a00_0 .net *"_ivl_94", 31 0, L_0000029686408210;  1 drivers
v00000296863f0500_0 .net "ina", 31 0, L_0000029686401e30;  1 drivers
v00000296863ef2e0_0 .net "inb", 31 0, L_0000029686401110;  alias, 1 drivers
v00000296863f0820_0 .net "inc", 31 0, v00000296863ee340_0;  alias, 1 drivers
v00000296863efd80_0 .net "ind", 31 0, L_00000296864039b0;  alias, 1 drivers
v00000296863ef060_0 .net "ine", 31 0, v00000296863d5900_0;  alias, 1 drivers
L_00000296864200d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296863f1180_0 .net "inf", 31 0, L_00000296864200d0;  1 drivers
L_0000029686420118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296863eefc0_0 .net "ing", 31 0, L_0000029686420118;  1 drivers
L_0000029686420160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000296863f08c0_0 .net "inh", 31 0, L_0000029686420160;  1 drivers
v00000296863efc40_0 .net "out", 31 0, L_0000029686406a00;  alias, 1 drivers
v00000296863f0140_0 .net "sel", 2 0, L_0000029686402bf0;  alias, 1 drivers
L_0000029686401d90 .part L_0000029686402bf0, 2, 1;
L_0000029686401070 .part L_0000029686402bf0, 1, 1;
L_00000296864021f0 .part L_0000029686402bf0, 0, 1;
LS_00000296864012f0_0_0 .concat [ 1 1 1 1], L_00000296862dd840, L_00000296862dd840, L_00000296862dd840, L_00000296862dd840;
LS_00000296864012f0_0_4 .concat [ 1 1 1 1], L_00000296862dd840, L_00000296862dd840, L_00000296862dd840, L_00000296862dd840;
LS_00000296864012f0_0_8 .concat [ 1 1 1 1], L_00000296862dd840, L_00000296862dd840, L_00000296862dd840, L_00000296862dd840;
LS_00000296864012f0_0_12 .concat [ 1 1 1 1], L_00000296862dd840, L_00000296862dd840, L_00000296862dd840, L_00000296862dd840;
LS_00000296864012f0_0_16 .concat [ 1 1 1 1], L_00000296862dd840, L_00000296862dd840, L_00000296862dd840, L_00000296862dd840;
LS_00000296864012f0_0_20 .concat [ 1 1 1 1], L_00000296862dd840, L_00000296862dd840, L_00000296862dd840, L_00000296862dd840;
LS_00000296864012f0_0_24 .concat [ 1 1 1 1], L_00000296862dd840, L_00000296862dd840, L_00000296862dd840, L_00000296862dd840;
LS_00000296864012f0_0_28 .concat [ 1 1 1 1], L_00000296862dd840, L_00000296862dd840, L_00000296862dd840, L_00000296862dd840;
LS_00000296864012f0_1_0 .concat [ 4 4 4 4], LS_00000296864012f0_0_0, LS_00000296864012f0_0_4, LS_00000296864012f0_0_8, LS_00000296864012f0_0_12;
LS_00000296864012f0_1_4 .concat [ 4 4 4 4], LS_00000296864012f0_0_16, LS_00000296864012f0_0_20, LS_00000296864012f0_0_24, LS_00000296864012f0_0_28;
L_00000296864012f0 .concat [ 16 16 0 0], LS_00000296864012f0_1_0, LS_00000296864012f0_1_4;
L_0000029686401390 .part L_0000029686402bf0, 2, 1;
L_00000296864028d0 .part L_0000029686402bf0, 1, 1;
L_00000296864014d0 .part L_0000029686402bf0, 0, 1;
LS_00000296864030f0_0_0 .concat [ 1 1 1 1], L_0000029686407e20, L_0000029686407e20, L_0000029686407e20, L_0000029686407e20;
LS_00000296864030f0_0_4 .concat [ 1 1 1 1], L_0000029686407e20, L_0000029686407e20, L_0000029686407e20, L_0000029686407e20;
LS_00000296864030f0_0_8 .concat [ 1 1 1 1], L_0000029686407e20, L_0000029686407e20, L_0000029686407e20, L_0000029686407e20;
LS_00000296864030f0_0_12 .concat [ 1 1 1 1], L_0000029686407e20, L_0000029686407e20, L_0000029686407e20, L_0000029686407e20;
LS_00000296864030f0_0_16 .concat [ 1 1 1 1], L_0000029686407e20, L_0000029686407e20, L_0000029686407e20, L_0000029686407e20;
LS_00000296864030f0_0_20 .concat [ 1 1 1 1], L_0000029686407e20, L_0000029686407e20, L_0000029686407e20, L_0000029686407e20;
LS_00000296864030f0_0_24 .concat [ 1 1 1 1], L_0000029686407e20, L_0000029686407e20, L_0000029686407e20, L_0000029686407e20;
LS_00000296864030f0_0_28 .concat [ 1 1 1 1], L_0000029686407e20, L_0000029686407e20, L_0000029686407e20, L_0000029686407e20;
LS_00000296864030f0_1_0 .concat [ 4 4 4 4], LS_00000296864030f0_0_0, LS_00000296864030f0_0_4, LS_00000296864030f0_0_8, LS_00000296864030f0_0_12;
LS_00000296864030f0_1_4 .concat [ 4 4 4 4], LS_00000296864030f0_0_16, LS_00000296864030f0_0_20, LS_00000296864030f0_0_24, LS_00000296864030f0_0_28;
L_00000296864030f0 .concat [ 16 16 0 0], LS_00000296864030f0_1_0, LS_00000296864030f0_1_4;
L_0000029686402290 .part L_0000029686402bf0, 2, 1;
L_00000296864017f0 .part L_0000029686402bf0, 1, 1;
L_0000029686402a10 .part L_0000029686402bf0, 0, 1;
LS_0000029686401bb0_0_0 .concat [ 1 1 1 1], L_0000029686406df0, L_0000029686406df0, L_0000029686406df0, L_0000029686406df0;
LS_0000029686401bb0_0_4 .concat [ 1 1 1 1], L_0000029686406df0, L_0000029686406df0, L_0000029686406df0, L_0000029686406df0;
LS_0000029686401bb0_0_8 .concat [ 1 1 1 1], L_0000029686406df0, L_0000029686406df0, L_0000029686406df0, L_0000029686406df0;
LS_0000029686401bb0_0_12 .concat [ 1 1 1 1], L_0000029686406df0, L_0000029686406df0, L_0000029686406df0, L_0000029686406df0;
LS_0000029686401bb0_0_16 .concat [ 1 1 1 1], L_0000029686406df0, L_0000029686406df0, L_0000029686406df0, L_0000029686406df0;
LS_0000029686401bb0_0_20 .concat [ 1 1 1 1], L_0000029686406df0, L_0000029686406df0, L_0000029686406df0, L_0000029686406df0;
LS_0000029686401bb0_0_24 .concat [ 1 1 1 1], L_0000029686406df0, L_0000029686406df0, L_0000029686406df0, L_0000029686406df0;
LS_0000029686401bb0_0_28 .concat [ 1 1 1 1], L_0000029686406df0, L_0000029686406df0, L_0000029686406df0, L_0000029686406df0;
LS_0000029686401bb0_1_0 .concat [ 4 4 4 4], LS_0000029686401bb0_0_0, LS_0000029686401bb0_0_4, LS_0000029686401bb0_0_8, LS_0000029686401bb0_0_12;
LS_0000029686401bb0_1_4 .concat [ 4 4 4 4], LS_0000029686401bb0_0_16, LS_0000029686401bb0_0_20, LS_0000029686401bb0_0_24, LS_0000029686401bb0_0_28;
L_0000029686401bb0 .concat [ 16 16 0 0], LS_0000029686401bb0_1_0, LS_0000029686401bb0_1_4;
L_0000029686402fb0 .part L_0000029686402bf0, 2, 1;
L_0000029686401a70 .part L_0000029686402bf0, 1, 1;
L_00000296864026f0 .part L_0000029686402bf0, 0, 1;
LS_0000029686402510_0_0 .concat [ 1 1 1 1], L_0000029686407410, L_0000029686407410, L_0000029686407410, L_0000029686407410;
LS_0000029686402510_0_4 .concat [ 1 1 1 1], L_0000029686407410, L_0000029686407410, L_0000029686407410, L_0000029686407410;
LS_0000029686402510_0_8 .concat [ 1 1 1 1], L_0000029686407410, L_0000029686407410, L_0000029686407410, L_0000029686407410;
LS_0000029686402510_0_12 .concat [ 1 1 1 1], L_0000029686407410, L_0000029686407410, L_0000029686407410, L_0000029686407410;
LS_0000029686402510_0_16 .concat [ 1 1 1 1], L_0000029686407410, L_0000029686407410, L_0000029686407410, L_0000029686407410;
LS_0000029686402510_0_20 .concat [ 1 1 1 1], L_0000029686407410, L_0000029686407410, L_0000029686407410, L_0000029686407410;
LS_0000029686402510_0_24 .concat [ 1 1 1 1], L_0000029686407410, L_0000029686407410, L_0000029686407410, L_0000029686407410;
LS_0000029686402510_0_28 .concat [ 1 1 1 1], L_0000029686407410, L_0000029686407410, L_0000029686407410, L_0000029686407410;
LS_0000029686402510_1_0 .concat [ 4 4 4 4], LS_0000029686402510_0_0, LS_0000029686402510_0_4, LS_0000029686402510_0_8, LS_0000029686402510_0_12;
LS_0000029686402510_1_4 .concat [ 4 4 4 4], LS_0000029686402510_0_16, LS_0000029686402510_0_20, LS_0000029686402510_0_24, LS_0000029686402510_0_28;
L_0000029686402510 .concat [ 16 16 0 0], LS_0000029686402510_1_0, LS_0000029686402510_1_4;
L_0000029686402830 .part L_0000029686402bf0, 2, 1;
L_0000029686401570 .part L_0000029686402bf0, 1, 1;
L_00000296864011b0 .part L_0000029686402bf0, 0, 1;
LS_0000029686402970_0_0 .concat [ 1 1 1 1], L_0000029686407720, L_0000029686407720, L_0000029686407720, L_0000029686407720;
LS_0000029686402970_0_4 .concat [ 1 1 1 1], L_0000029686407720, L_0000029686407720, L_0000029686407720, L_0000029686407720;
LS_0000029686402970_0_8 .concat [ 1 1 1 1], L_0000029686407720, L_0000029686407720, L_0000029686407720, L_0000029686407720;
LS_0000029686402970_0_12 .concat [ 1 1 1 1], L_0000029686407720, L_0000029686407720, L_0000029686407720, L_0000029686407720;
LS_0000029686402970_0_16 .concat [ 1 1 1 1], L_0000029686407720, L_0000029686407720, L_0000029686407720, L_0000029686407720;
LS_0000029686402970_0_20 .concat [ 1 1 1 1], L_0000029686407720, L_0000029686407720, L_0000029686407720, L_0000029686407720;
LS_0000029686402970_0_24 .concat [ 1 1 1 1], L_0000029686407720, L_0000029686407720, L_0000029686407720, L_0000029686407720;
LS_0000029686402970_0_28 .concat [ 1 1 1 1], L_0000029686407720, L_0000029686407720, L_0000029686407720, L_0000029686407720;
LS_0000029686402970_1_0 .concat [ 4 4 4 4], LS_0000029686402970_0_0, LS_0000029686402970_0_4, LS_0000029686402970_0_8, LS_0000029686402970_0_12;
LS_0000029686402970_1_4 .concat [ 4 4 4 4], LS_0000029686402970_0_16, LS_0000029686402970_0_20, LS_0000029686402970_0_24, LS_0000029686402970_0_28;
L_0000029686402970 .concat [ 16 16 0 0], LS_0000029686402970_1_0, LS_0000029686402970_1_4;
S_00000296863d27b0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000296863ef4c0_0 .net "Write_Data", 31 0, v00000296863c5850_0;  alias, 1 drivers
v00000296863f0460_0 .net "addr", 31 0, v00000296863c49f0_0;  alias, 1 drivers
v00000296863f0960_0 .net "clk", 0 0, L_00000296863431d0;  alias, 1 drivers
v00000296863f01e0_0 .net "mem_out", 31 0, v00000296863f0640_0;  alias, 1 drivers
v00000296863ef6a0_0 .net "mem_read", 0 0, v00000296863c4b30_0;  alias, 1 drivers
v00000296863f0e60_0 .net "mem_write", 0 0, v00000296863c3d70_0;  alias, 1 drivers
S_00000296863d2ad0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000296863d27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000296863ef880 .array "DataMem", 1023 0, 31 0;
v00000296863ef920_0 .net "Data_In", 31 0, v00000296863c5850_0;  alias, 1 drivers
v00000296863f0640_0 .var "Data_Out", 31 0;
v00000296863ef420_0 .net "Write_en", 0 0, v00000296863c3d70_0;  alias, 1 drivers
v00000296863efe20_0 .net "addr", 31 0, v00000296863c49f0_0;  alias, 1 drivers
v00000296863ef600_0 .net "clk", 0 0, L_00000296863431d0;  alias, 1 drivers
v00000296863f0fa0_0 .var/i "i", 31 0;
S_00000296863d2300 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000296863fe1f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000296863fe228 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000296863fe260 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000296863fe298 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000296863fe2d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000296863fe308 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000296863fe340 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000296863fe378 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000296863fe3b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000296863fe3e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000296863fe420 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000296863fe458 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000296863fe490 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000296863fe4c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000296863fe500 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000296863fe538 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000296863fe570 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000296863fe5a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000296863fe5e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000296863fe618 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000296863fe650 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000296863fe688 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000296863fe6c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000296863fe6f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000296863fe730 .param/l "xori" 0 9 12, C4<001110000000>;
v00000296863ef740_0 .net "MEM_ALU_OUT", 31 0, v00000296863c49f0_0;  alias, 1 drivers
v00000296863eef20_0 .net "MEM_Data_mem_out", 31 0, v00000296863f0640_0;  alias, 1 drivers
v00000296863eec00_0 .net "MEM_memread", 0 0, v00000296863c4b30_0;  alias, 1 drivers
v00000296863f0dc0_0 .net "MEM_opcode", 11 0, v00000296863c4a90_0;  alias, 1 drivers
v00000296863eff60_0 .net "MEM_rd_ind", 4 0, v00000296863c53f0_0;  alias, 1 drivers
v00000296863ef9c0_0 .net "MEM_rd_indzero", 0 0, v00000296863c4c70_0;  alias, 1 drivers
v00000296863efb00_0 .net "MEM_regwrite", 0 0, v00000296863c39b0_0;  alias, 1 drivers
v00000296863f00a0_0 .var "WB_ALU_OUT", 31 0;
v00000296863f0aa0_0 .var "WB_Data_mem_out", 31 0;
v00000296863ef7e0_0 .var "WB_memread", 0 0;
v00000296863f0280_0 .var "WB_rd_ind", 4 0;
v00000296863f03c0_0 .var "WB_rd_indzero", 0 0;
v00000296863f05a0_0 .var "WB_regwrite", 0 0;
v00000296863f0c80_0 .net "clk", 0 0, L_000002968641e0a0;  1 drivers
v00000296863f0b40_0 .var "hlt", 0 0;
v00000296863f0be0_0 .net "rst", 0 0, v00000296863fe7d0_0;  alias, 1 drivers
E_000002968634ac40 .event posedge, v00000296863c3910_0, v00000296863f0c80_0;
S_00000296863d2940 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000029686199f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002968641dfc0 .functor AND 32, v00000296863f0aa0_0, L_0000029686474130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002968641de70 .functor NOT 1, v00000296863ef7e0_0, C4<0>, C4<0>, C4<0>;
L_000002968641e110 .functor AND 32, v00000296863f00a0_0, L_0000029686472fb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000296864882c0 .functor OR 32, L_000002968641dfc0, L_000002968641e110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000296863eed40_0 .net "Write_Data_RegFile", 31 0, L_00000296864882c0;  alias, 1 drivers
v00000296863f0f00_0 .net *"_ivl_0", 31 0, L_0000029686474130;  1 drivers
v00000296863f10e0_0 .net *"_ivl_2", 31 0, L_000002968641dfc0;  1 drivers
v00000296863eeac0_0 .net *"_ivl_4", 0 0, L_000002968641de70;  1 drivers
v00000296863eeb60_0 .net *"_ivl_6", 31 0, L_0000029686472fb0;  1 drivers
v00000296863f3660_0 .net *"_ivl_8", 31 0, L_000002968641e110;  1 drivers
v00000296863f2ee0_0 .net "alu_out", 31 0, v00000296863f00a0_0;  alias, 1 drivers
v00000296863f1cc0_0 .net "mem_out", 31 0, v00000296863f0aa0_0;  alias, 1 drivers
v00000296863f2d00_0 .net "mem_read", 0 0, v00000296863ef7e0_0;  alias, 1 drivers
LS_0000029686474130_0_0 .concat [ 1 1 1 1], v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0;
LS_0000029686474130_0_4 .concat [ 1 1 1 1], v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0;
LS_0000029686474130_0_8 .concat [ 1 1 1 1], v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0;
LS_0000029686474130_0_12 .concat [ 1 1 1 1], v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0;
LS_0000029686474130_0_16 .concat [ 1 1 1 1], v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0;
LS_0000029686474130_0_20 .concat [ 1 1 1 1], v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0;
LS_0000029686474130_0_24 .concat [ 1 1 1 1], v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0;
LS_0000029686474130_0_28 .concat [ 1 1 1 1], v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0, v00000296863ef7e0_0;
LS_0000029686474130_1_0 .concat [ 4 4 4 4], LS_0000029686474130_0_0, LS_0000029686474130_0_4, LS_0000029686474130_0_8, LS_0000029686474130_0_12;
LS_0000029686474130_1_4 .concat [ 4 4 4 4], LS_0000029686474130_0_16, LS_0000029686474130_0_20, LS_0000029686474130_0_24, LS_0000029686474130_0_28;
L_0000029686474130 .concat [ 16 16 0 0], LS_0000029686474130_1_0, LS_0000029686474130_1_4;
LS_0000029686472fb0_0_0 .concat [ 1 1 1 1], L_000002968641de70, L_000002968641de70, L_000002968641de70, L_000002968641de70;
LS_0000029686472fb0_0_4 .concat [ 1 1 1 1], L_000002968641de70, L_000002968641de70, L_000002968641de70, L_000002968641de70;
LS_0000029686472fb0_0_8 .concat [ 1 1 1 1], L_000002968641de70, L_000002968641de70, L_000002968641de70, L_000002968641de70;
LS_0000029686472fb0_0_12 .concat [ 1 1 1 1], L_000002968641de70, L_000002968641de70, L_000002968641de70, L_000002968641de70;
LS_0000029686472fb0_0_16 .concat [ 1 1 1 1], L_000002968641de70, L_000002968641de70, L_000002968641de70, L_000002968641de70;
LS_0000029686472fb0_0_20 .concat [ 1 1 1 1], L_000002968641de70, L_000002968641de70, L_000002968641de70, L_000002968641de70;
LS_0000029686472fb0_0_24 .concat [ 1 1 1 1], L_000002968641de70, L_000002968641de70, L_000002968641de70, L_000002968641de70;
LS_0000029686472fb0_0_28 .concat [ 1 1 1 1], L_000002968641de70, L_000002968641de70, L_000002968641de70, L_000002968641de70;
LS_0000029686472fb0_1_0 .concat [ 4 4 4 4], LS_0000029686472fb0_0_0, LS_0000029686472fb0_0_4, LS_0000029686472fb0_0_8, LS_0000029686472fb0_0_12;
LS_0000029686472fb0_1_4 .concat [ 4 4 4 4], LS_0000029686472fb0_0_16, LS_0000029686472fb0_0_20, LS_0000029686472fb0_0_24, LS_0000029686472fb0_0_28;
L_0000029686472fb0 .concat [ 16 16 0 0], LS_0000029686472fb0_1_0, LS_0000029686472fb0_1_4;
    .scope S_00000296863d1810;
T_0 ;
    %wait E_000002968634aa40;
    %load/vec4 v00000296863ed300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000296863ee340_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000296863ec540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000296863edee0_0;
    %assign/vec4 v00000296863ee340_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000296863d1e50;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000296863ec900_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000296863ec900_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000296863ec900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %load/vec4 v00000296863ec900_0;
    %addi 1, 0, 32;
    %store/vec4 v00000296863ec900_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ed940, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000296863d1680;
T_2 ;
    %wait E_000002968634b5c0;
    %load/vec4 v00000296863ec400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000296863df7d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863df730_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863ed800_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863edd00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863ec220_0, 0;
    %assign/vec4 v00000296863ece00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000296863ee160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000296863ecc20_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000296863df7d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863df730_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863ed800_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863edd00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863ec220_0, 0;
    %assign/vec4 v00000296863ece00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000296863ee160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000296863ed580_0;
    %assign/vec4 v00000296863df730_0, 0;
    %load/vec4 v00000296863eccc0_0;
    %assign/vec4 v00000296863df7d0_0, 0;
    %load/vec4 v00000296863ed580_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000296863edd00_0, 0;
    %load/vec4 v00000296863ed580_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000296863ece00_0, 4, 5;
    %load/vec4 v00000296863ed580_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000296863ed580_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000296863ece00_0, 4, 5;
    %load/vec4 v00000296863ed580_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000296863ed580_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000296863ed580_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000296863ed580_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000296863ed580_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000296863ed580_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000296863ec220_0, 0;
    %load/vec4 v00000296863ed580_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000296863ed580_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000296863ed800_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000296863ed580_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000296863ed800_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000296863ed580_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000296863ed800_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000296863d2170;
T_3 ;
    %wait E_000002968634aa40;
    %load/vec4 v00000296863deab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000296863dd110_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000296863dd110_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000296863dd110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863de650, 0, 4;
    %load/vec4 v00000296863dd110_0;
    %addi 1, 0, 32;
    %store/vec4 v00000296863dd110_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000296863dd250_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000296863de1f0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000296863de970_0;
    %load/vec4 v00000296863dd250_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863de650, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863de650, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000296863d2170;
T_4 ;
    %wait E_000002968634ad00;
    %load/vec4 v00000296863dd250_0;
    %load/vec4 v00000296863df050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000296863dd250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000296863de1f0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000296863de970_0;
    %assign/vec4 v00000296863dcfd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000296863df050_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000296863de650, 4;
    %assign/vec4 v00000296863dcfd0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000296863d2170;
T_5 ;
    %wait E_000002968634ad00;
    %load/vec4 v00000296863dd250_0;
    %load/vec4 v00000296863dd390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000296863dd250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000296863de1f0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000296863de970_0;
    %assign/vec4 v00000296863ded30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000296863dd390_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000296863de650, 4;
    %assign/vec4 v00000296863ded30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000296863d2170;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000296863d1fe0;
    %jmp t_0;
    .scope S_00000296863d1fe0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000296863ddd90_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000296863ddd90_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000296863ddd90_0;
    %ix/getv/s 4, v00000296863ddd90_0;
    %load/vec4a v00000296863de650, 4;
    %ix/getv/s 4, v00000296863ddd90_0;
    %load/vec4a v00000296863de650, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000296863ddd90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000296863ddd90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000296863d2170;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000296863d1360;
T_7 ;
    %wait E_000002968634b580;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000296863db090_0, 0, 32;
    %load/vec4 v00000296863db450_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000296863db450_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000296863db310_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000296863db090_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000296863db450_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000296863db450_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000296863db450_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000296863db310_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000296863db090_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000296863db450_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000296863db450_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000296863db450_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000296863db450_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000296863db450_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000296863db450_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000296863db310_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000296863db310_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000296863db090_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000296863d19a0;
T_8 ;
    %wait E_000002968634aa40;
    %load/vec4 v00000296863d89d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000296863d7c10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000296863d9470_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000296863d9470_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000296863d7c10_0;
    %load/vec4 v00000296863d8570_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000296863d7c10_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000296863d7c10_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000296863d7c10_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000296863d7c10_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000296863d7c10_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000296863d7c10_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000296863d19a0;
T_9 ;
    %wait E_000002968634aa40;
    %load/vec4 v00000296863d89d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863d8d90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000296863d8b10_0;
    %assign/vec4 v00000296863d8d90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000296863d11d0;
T_10 ;
    %wait E_000002968634ab80;
    %load/vec4 v00000296863db590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296863db270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296863da910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863dab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296863d9330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296863d9a10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000296863d9010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000296863d9970_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000296863d9e70_0;
    %load/vec4 v00000296863d8a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000296863d7df0_0;
    %load/vec4 v00000296863d8a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000296863d90b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000296863d98d0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000296863d9e70_0;
    %load/vec4 v00000296863d9150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000296863d7df0_0;
    %load/vec4 v00000296863d9150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863db270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863da910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863dab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296863d9330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863d9a10_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000296863d9dd0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863db270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296863da910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296863dab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863d9330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863d9a10_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296863db270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000296863da910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863dab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863d9330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863d9a10_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000296863d2c60;
T_11 ;
    %wait E_000002968634af80;
    %load/vec4 v00000296863d3100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000296863d5680_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d3420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d5720_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d3600_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d3920_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d54a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d3b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d3740_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d3240_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d4c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d4a00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d4dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d3e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d5180_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863d4640_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863d3ba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863d34c0_0, 0;
    %assign/vec4 v00000296863d3380_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000296863d4b40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000296863d57c0_0;
    %assign/vec4 v00000296863d3380_0, 0;
    %load/vec4 v00000296863d52c0_0;
    %assign/vec4 v00000296863d34c0_0, 0;
    %load/vec4 v00000296863d43c0_0;
    %assign/vec4 v00000296863d3ba0_0, 0;
    %load/vec4 v00000296863d40a0_0;
    %assign/vec4 v00000296863d4640_0, 0;
    %load/vec4 v00000296863d3c40_0;
    %assign/vec4 v00000296863d5180_0, 0;
    %load/vec4 v00000296863d4140_0;
    %assign/vec4 v00000296863d3e20_0, 0;
    %load/vec4 v00000296863d4320_0;
    %assign/vec4 v00000296863d4dc0_0, 0;
    %load/vec4 v00000296863d3060_0;
    %assign/vec4 v00000296863d4a00_0, 0;
    %load/vec4 v00000296863d3f60_0;
    %assign/vec4 v00000296863d4c80_0, 0;
    %load/vec4 v00000296863d32e0_0;
    %assign/vec4 v00000296863d3240_0, 0;
    %load/vec4 v00000296863d41e0_0;
    %assign/vec4 v00000296863d3740_0, 0;
    %load/vec4 v00000296863d4000_0;
    %assign/vec4 v00000296863d3b00_0, 0;
    %load/vec4 v00000296863d3ec0_0;
    %assign/vec4 v00000296863d54a0_0, 0;
    %load/vec4 v00000296863d5220_0;
    %assign/vec4 v00000296863d3920_0, 0;
    %load/vec4 v00000296863d5540_0;
    %assign/vec4 v00000296863d3600_0, 0;
    %load/vec4 v00000296863d4e60_0;
    %assign/vec4 v00000296863d3a60_0, 0;
    %load/vec4 v00000296863d3d80_0;
    %assign/vec4 v00000296863d5720_0, 0;
    %load/vec4 v00000296863d3ce0_0;
    %assign/vec4 v00000296863d3420_0, 0;
    %load/vec4 v00000296863d4fa0_0;
    %assign/vec4 v00000296863d5680_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000296863d5680_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d3420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d5720_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d3a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d3600_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d3920_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d54a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d3b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d3740_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d3240_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d4c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d4a00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d4dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d3e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d5180_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863d4640_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863d3ba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863d34c0_0, 0;
    %assign/vec4 v00000296863d3380_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000296863d2490;
T_12 ;
    %wait E_000002968634b6c0;
    %load/vec4 v00000296863d7f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000296863d61c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d5900_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d5e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d5ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d6080_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d6940_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d59a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d6a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d5b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d5ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d6b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d6260_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d5d60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d5c20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d6ee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863d6120_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863d5cc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863d66c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000296863d6800_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d5fe0_0, 0;
    %assign/vec4 v00000296863d68a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000296863d9fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000296863d4460_0;
    %assign/vec4 v00000296863d68a0_0, 0;
    %load/vec4 v00000296863d48c0_0;
    %assign/vec4 v00000296863d5fe0_0, 0;
    %load/vec4 v00000296863d5860_0;
    %assign/vec4 v00000296863d6800_0, 0;
    %load/vec4 v00000296863d6d00_0;
    %assign/vec4 v00000296863d66c0_0, 0;
    %load/vec4 v00000296863d6760_0;
    %assign/vec4 v00000296863d5cc0_0, 0;
    %load/vec4 v00000296863d64e0_0;
    %assign/vec4 v00000296863d6120_0, 0;
    %load/vec4 v00000296863d31a0_0;
    %assign/vec4 v00000296863d6ee0_0, 0;
    %load/vec4 v00000296863d6e40_0;
    %assign/vec4 v00000296863d5c20_0, 0;
    %load/vec4 v00000296863d6da0_0;
    %assign/vec4 v00000296863d5d60_0, 0;
    %load/vec4 v00000296863d6580_0;
    %assign/vec4 v00000296863d6260_0, 0;
    %load/vec4 v00000296863d6bc0_0;
    %assign/vec4 v00000296863d6b20_0, 0;
    %load/vec4 v00000296863d63a0_0;
    %assign/vec4 v00000296863d5ea0_0, 0;
    %load/vec4 v00000296863d6c60_0;
    %assign/vec4 v00000296863d5b80_0, 0;
    %load/vec4 v00000296863d5f40_0;
    %assign/vec4 v00000296863d6a80_0, 0;
    %load/vec4 v00000296863d5a40_0;
    %assign/vec4 v00000296863d59a0_0, 0;
    %load/vec4 v00000296863d69e0_0;
    %assign/vec4 v00000296863d6940_0, 0;
    %load/vec4 v00000296863d6440_0;
    %assign/vec4 v00000296863d6080_0, 0;
    %load/vec4 v00000296863d6300_0;
    %assign/vec4 v00000296863d5ae0_0, 0;
    %load/vec4 v00000296863d4aa0_0;
    %assign/vec4 v00000296863d5e00_0, 0;
    %load/vec4 v00000296863d4960_0;
    %assign/vec4 v00000296863d5900_0, 0;
    %load/vec4 v00000296863d6620_0;
    %assign/vec4 v00000296863d61c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000296863d61c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d5900_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d5e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d5ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d6080_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d6940_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d59a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d6a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d5b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d5ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d6b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863d6260_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d5d60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d5c20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d6ee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863d6120_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863d5cc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863d66c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000296863d6800_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863d5fe0_0, 0;
    %assign/vec4 v00000296863d68a0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000296861d0140;
T_13 ;
    %wait E_000002968634b800;
    %load/vec4 v00000296863c9220_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000296863c8820_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000029686189c30;
T_14 ;
    %wait E_000002968634b780;
    %load/vec4 v00000296863c85a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000296863c8aa0_0;
    %pad/u 33;
    %load/vec4 v00000296863c7ba0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000296863c8fa0_0, 0;
    %assign/vec4 v00000296863c8780_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000296863c8aa0_0;
    %pad/u 33;
    %load/vec4 v00000296863c7ba0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000296863c8fa0_0, 0;
    %assign/vec4 v00000296863c8780_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000296863c8aa0_0;
    %pad/u 33;
    %load/vec4 v00000296863c7ba0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000296863c8fa0_0, 0;
    %assign/vec4 v00000296863c8780_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000296863c8aa0_0;
    %pad/u 33;
    %load/vec4 v00000296863c7ba0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000296863c8fa0_0, 0;
    %assign/vec4 v00000296863c8780_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000296863c8aa0_0;
    %pad/u 33;
    %load/vec4 v00000296863c7ba0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000296863c8fa0_0, 0;
    %assign/vec4 v00000296863c8780_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000296863c8aa0_0;
    %pad/u 33;
    %load/vec4 v00000296863c7ba0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000296863c8fa0_0, 0;
    %assign/vec4 v00000296863c8780_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000296863c7ba0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000296863c8780_0;
    %load/vec4 v00000296863c7ba0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000296863c8aa0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000296863c7ba0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000296863c7ba0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000296863c8780_0, 0;
    %load/vec4 v00000296863c8aa0_0;
    %ix/getv 4, v00000296863c7ba0_0;
    %shiftl 4;
    %assign/vec4 v00000296863c8fa0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000296863c7ba0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000296863c8780_0;
    %load/vec4 v00000296863c7ba0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000296863c8aa0_0;
    %load/vec4 v00000296863c7ba0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000296863c7ba0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000296863c8780_0, 0;
    %load/vec4 v00000296863c8aa0_0;
    %ix/getv 4, v00000296863c7ba0_0;
    %shiftr 4;
    %assign/vec4 v00000296863c8fa0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863c8780_0, 0;
    %load/vec4 v00000296863c8aa0_0;
    %load/vec4 v00000296863c7ba0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000296863c8fa0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000296863c8780_0, 0;
    %load/vec4 v00000296863c7ba0_0;
    %load/vec4 v00000296863c8aa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000296863c8fa0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000296861661c0;
T_15 ;
    %wait E_000002968634a880;
    %load/vec4 v00000296863c3910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000296863c4c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863c39b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863c3d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863c4b30_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000296863c4a90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863c53f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863c5850_0, 0;
    %assign/vec4 v00000296863c49f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000296862e63b0_0;
    %assign/vec4 v00000296863c49f0_0, 0;
    %load/vec4 v00000296863c41d0_0;
    %assign/vec4 v00000296863c5850_0, 0;
    %load/vec4 v00000296863c3690_0;
    %assign/vec4 v00000296863c53f0_0, 0;
    %load/vec4 v00000296862d00b0_0;
    %assign/vec4 v00000296863c4a90_0, 0;
    %load/vec4 v00000296862e66d0_0;
    %assign/vec4 v00000296863c4b30_0, 0;
    %load/vec4 v00000296862d0010_0;
    %assign/vec4 v00000296863c3d70_0, 0;
    %load/vec4 v00000296863c4630_0;
    %assign/vec4 v00000296863c39b0_0, 0;
    %load/vec4 v00000296863c3230_0;
    %assign/vec4 v00000296863c4c70_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000296863d2ad0;
T_16 ;
    %wait E_000002968634ad00;
    %load/vec4 v00000296863ef420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000296863ef920_0;
    %load/vec4 v00000296863efe20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ef880, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000296863d2ad0;
T_17 ;
    %wait E_000002968634ad00;
    %load/vec4 v00000296863efe20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000296863ef880, 4;
    %assign/vec4 v00000296863f0640_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000296863d2ad0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000296863f0fa0_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000296863f0fa0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000296863f0fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ef880, 0, 4;
    %load/vec4 v00000296863f0fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000296863f0fa0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ef880, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ef880, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ef880, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ef880, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ef880, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ef880, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ef880, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ef880, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ef880, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000296863ef880, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000296863d2ad0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000296863f0fa0_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000296863f0fa0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000296863f0fa0_0;
    %load/vec4a v00000296863ef880, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000296863f0fa0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000296863f0fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000296863f0fa0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000296863d2300;
T_20 ;
    %wait E_000002968634ac40;
    %load/vec4 v00000296863f0be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000296863f03c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863f0b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863f05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000296863ef7e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000296863f0280_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000296863f0aa0_0, 0;
    %assign/vec4 v00000296863f00a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000296863ef740_0;
    %assign/vec4 v00000296863f00a0_0, 0;
    %load/vec4 v00000296863eef20_0;
    %assign/vec4 v00000296863f0aa0_0, 0;
    %load/vec4 v00000296863eec00_0;
    %assign/vec4 v00000296863ef7e0_0, 0;
    %load/vec4 v00000296863eff60_0;
    %assign/vec4 v00000296863f0280_0, 0;
    %load/vec4 v00000296863efb00_0;
    %assign/vec4 v00000296863f05a0_0, 0;
    %load/vec4 v00000296863ef9c0_0;
    %assign/vec4 v00000296863f03c0_0, 0;
    %load/vec4 v00000296863f0dc0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000296863f0b40_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000029686199f50;
T_21 ;
    %wait E_000002968634a540;
    %load/vec4 v00000296863fe9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000296863ffb30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000296863ffb30_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000296863ffb30_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002968636dc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000296864007b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000296863fe7d0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002968636dc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000296864007b0_0;
    %inv;
    %assign/vec4 v00000296864007b0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002968636dc30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Max&MinArray/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000296863fe7d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000296863fe7d0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000296863ff1d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
