// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.114500,HLS_SYN_LAT=12,HLS_SYN_TPT=2,HLS_SYN_MEM=79,HLS_SYN_DSP=0,HLS_SYN_FF=5627,HLS_SYN_LUT=27166,HLS_VERSION=2019_2}" *)

module myproject (
        input_1_V,
        layer14_out_0_V,
        ap_clk,
        ap_rst,
        input_1_V_ap_vld,
        ap_start,
        layer14_out_0_V_ap_vld,
        ap_done,
        ap_ready,
        ap_idle
);


input  [1399:0] input_1_V;
output  [15:0] layer14_out_0_V;
input   ap_clk;
input   ap_rst;
input   input_1_V_ap_vld;
input   ap_start;
output   layer14_out_0_V_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire    myproject_entry4_U0_ap_start;
wire    myproject_entry4_U0_ap_done;
wire    myproject_entry4_U0_ap_continue;
wire    myproject_entry4_U0_ap_idle;
wire    myproject_entry4_U0_ap_ready;
wire    myproject_entry4_U0_start_out;
wire    myproject_entry4_U0_start_write;
wire   [1399:0] myproject_entry4_U0_input_1_V_out_din;
wire    myproject_entry4_U0_input_1_V_out_write;
wire    pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_start;
wire    pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done;
wire    pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue;
wire    pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_idle;
wire    pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_ready;
wire    pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_data_V_read;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_0;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_1;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_2;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_3;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_4;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_5;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_6;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_7;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_8;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_9;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_10;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_11;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_12;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_13;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_14;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_15;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_16;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_17;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_18;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_19;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_20;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_21;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_22;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_23;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_24;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_25;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_26;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_27;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_28;
wire   [15:0] pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_29;
wire    ap_channel_done_layer15_out_97_V;
wire    layer15_out_97_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_97_V;
wire    ap_sync_channel_write_layer15_out_97_V;
wire    ap_channel_done_layer15_out_96_V;
wire    layer15_out_96_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_96_V;
wire    ap_sync_channel_write_layer15_out_96_V;
wire    ap_channel_done_layer15_out_92_V;
wire    layer15_out_92_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_92_V;
wire    ap_sync_channel_write_layer15_out_92_V;
wire    ap_channel_done_layer15_out_87_V;
wire    layer15_out_87_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_87_V;
wire    ap_sync_channel_write_layer15_out_87_V;
wire    ap_channel_done_layer15_out_86_V;
wire    layer15_out_86_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_86_V;
wire    ap_sync_channel_write_layer15_out_86_V;
wire    ap_channel_done_layer15_out_82_V;
wire    layer15_out_82_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_82_V;
wire    ap_sync_channel_write_layer15_out_82_V;
wire    ap_channel_done_layer15_out_77_V;
wire    layer15_out_77_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_77_V;
wire    ap_sync_channel_write_layer15_out_77_V;
wire    ap_channel_done_layer15_out_76_V;
wire    layer15_out_76_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_76_V;
wire    ap_sync_channel_write_layer15_out_76_V;
wire    ap_channel_done_layer15_out_72_V;
wire    layer15_out_72_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_72_V;
wire    ap_sync_channel_write_layer15_out_72_V;
wire    ap_channel_done_layer15_out_67_V;
wire    layer15_out_67_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_67_V;
wire    ap_sync_channel_write_layer15_out_67_V;
wire    ap_channel_done_layer15_out_66_V;
wire    layer15_out_66_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_66_V;
wire    ap_sync_channel_write_layer15_out_66_V;
wire    ap_channel_done_layer15_out_62_V;
wire    layer15_out_62_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_62_V;
wire    ap_sync_channel_write_layer15_out_62_V;
wire    ap_channel_done_layer15_out_57_V;
wire    layer15_out_57_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_57_V;
wire    ap_sync_channel_write_layer15_out_57_V;
wire    ap_channel_done_layer15_out_56_V;
wire    layer15_out_56_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_56_V;
wire    ap_sync_channel_write_layer15_out_56_V;
wire    ap_channel_done_layer15_out_52_V;
wire    layer15_out_52_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_52_V;
wire    ap_sync_channel_write_layer15_out_52_V;
wire    ap_channel_done_layer15_out_47_V;
wire    layer15_out_47_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_47_V;
wire    ap_sync_channel_write_layer15_out_47_V;
wire    ap_channel_done_layer15_out_46_V;
wire    layer15_out_46_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_46_V;
wire    ap_sync_channel_write_layer15_out_46_V;
wire    ap_channel_done_layer15_out_42_V;
wire    layer15_out_42_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_42_V;
wire    ap_sync_channel_write_layer15_out_42_V;
wire    ap_channel_done_layer15_out_37_V;
wire    layer15_out_37_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_37_V;
wire    ap_sync_channel_write_layer15_out_37_V;
wire    ap_channel_done_layer15_out_36_V;
wire    layer15_out_36_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_36_V;
wire    ap_sync_channel_write_layer15_out_36_V;
wire    ap_channel_done_layer15_out_32_V;
wire    layer15_out_32_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_32_V;
wire    ap_sync_channel_write_layer15_out_32_V;
wire    ap_channel_done_layer15_out_27_V;
wire    layer15_out_27_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_27_V;
wire    ap_sync_channel_write_layer15_out_27_V;
wire    ap_channel_done_layer15_out_26_V;
wire    layer15_out_26_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_26_V;
wire    ap_sync_channel_write_layer15_out_26_V;
wire    ap_channel_done_layer15_out_22_V;
wire    layer15_out_22_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_22_V;
wire    ap_sync_channel_write_layer15_out_22_V;
wire    ap_channel_done_layer15_out_17_V;
wire    layer15_out_17_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_17_V;
wire    ap_sync_channel_write_layer15_out_17_V;
wire    ap_channel_done_layer15_out_16_V;
wire    layer15_out_16_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_16_V;
wire    ap_sync_channel_write_layer15_out_16_V;
wire    ap_channel_done_layer15_out_12_V;
wire    layer15_out_12_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_12_V;
wire    ap_sync_channel_write_layer15_out_12_V;
wire    ap_channel_done_layer15_out_7_V;
wire    layer15_out_7_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_7_V;
wire    ap_sync_channel_write_layer15_out_7_V;
wire    ap_channel_done_layer15_out_6_V;
wire    layer15_out_6_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_6_V;
wire    ap_sync_channel_write_layer15_out_6_V;
wire    ap_channel_done_layer15_out_2_V;
wire    layer15_out_2_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_2_V;
wire    ap_sync_channel_write_layer15_out_2_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_start;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_idle;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_0;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_1;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_2;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_3;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_4;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_5;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_6;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_7;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_8;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_9;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_10;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_11;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_12;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_13;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_14;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_15;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_16;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_17;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_18;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_19;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_20;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_21;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_22;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_23;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_24;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_25;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_26;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_27;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_28;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_29;
wire    ap_channel_done_layer4_out_97_V;
wire    layer4_out_97_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_97_V;
wire    ap_sync_channel_write_layer4_out_97_V;
wire    ap_channel_done_layer4_out_96_V;
wire    layer4_out_96_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_96_V;
wire    ap_sync_channel_write_layer4_out_96_V;
wire    ap_channel_done_layer4_out_92_V;
wire    layer4_out_92_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_92_V;
wire    ap_sync_channel_write_layer4_out_92_V;
wire    ap_channel_done_layer4_out_87_V;
wire    layer4_out_87_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_87_V;
wire    ap_sync_channel_write_layer4_out_87_V;
wire    ap_channel_done_layer4_out_86_V;
wire    layer4_out_86_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_86_V;
wire    ap_sync_channel_write_layer4_out_86_V;
wire    ap_channel_done_layer4_out_82_V;
wire    layer4_out_82_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_82_V;
wire    ap_sync_channel_write_layer4_out_82_V;
wire    ap_channel_done_layer4_out_77_V;
wire    layer4_out_77_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_77_V;
wire    ap_sync_channel_write_layer4_out_77_V;
wire    ap_channel_done_layer4_out_76_V;
wire    layer4_out_76_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_76_V;
wire    ap_sync_channel_write_layer4_out_76_V;
wire    ap_channel_done_layer4_out_72_V;
wire    layer4_out_72_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_72_V;
wire    ap_sync_channel_write_layer4_out_72_V;
wire    ap_channel_done_layer4_out_67_V;
wire    layer4_out_67_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_67_V;
wire    ap_sync_channel_write_layer4_out_67_V;
wire    ap_channel_done_layer4_out_66_V;
wire    layer4_out_66_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_66_V;
wire    ap_sync_channel_write_layer4_out_66_V;
wire    ap_channel_done_layer4_out_62_V;
wire    layer4_out_62_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_62_V;
wire    ap_sync_channel_write_layer4_out_62_V;
wire    ap_channel_done_layer4_out_57_V;
wire    layer4_out_57_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_57_V;
wire    ap_sync_channel_write_layer4_out_57_V;
wire    ap_channel_done_layer4_out_56_V;
wire    layer4_out_56_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_56_V;
wire    ap_sync_channel_write_layer4_out_56_V;
wire    ap_channel_done_layer4_out_52_V;
wire    layer4_out_52_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_52_V;
wire    ap_sync_channel_write_layer4_out_52_V;
wire    ap_channel_done_layer4_out_47_V;
wire    layer4_out_47_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_47_V;
wire    ap_sync_channel_write_layer4_out_47_V;
wire    ap_channel_done_layer4_out_46_V;
wire    layer4_out_46_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_46_V;
wire    ap_sync_channel_write_layer4_out_46_V;
wire    ap_channel_done_layer4_out_42_V;
wire    layer4_out_42_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_42_V;
wire    ap_sync_channel_write_layer4_out_42_V;
wire    ap_channel_done_layer4_out_37_V;
wire    layer4_out_37_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_37_V;
wire    ap_sync_channel_write_layer4_out_37_V;
wire    ap_channel_done_layer4_out_36_V;
wire    layer4_out_36_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_36_V;
wire    ap_sync_channel_write_layer4_out_36_V;
wire    ap_channel_done_layer4_out_32_V;
wire    layer4_out_32_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_32_V;
wire    ap_sync_channel_write_layer4_out_32_V;
wire    ap_channel_done_layer4_out_27_V;
wire    layer4_out_27_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_27_V;
wire    ap_sync_channel_write_layer4_out_27_V;
wire    ap_channel_done_layer4_out_26_V;
wire    layer4_out_26_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_26_V;
wire    ap_sync_channel_write_layer4_out_26_V;
wire    ap_channel_done_layer4_out_22_V;
wire    layer4_out_22_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_22_V;
wire    ap_sync_channel_write_layer4_out_22_V;
wire    ap_channel_done_layer4_out_17_V;
wire    layer4_out_17_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_17_V;
wire    ap_sync_channel_write_layer4_out_17_V;
wire    ap_channel_done_layer4_out_16_V;
wire    layer4_out_16_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_16_V;
wire    ap_sync_channel_write_layer4_out_16_V;
wire    ap_channel_done_layer4_out_12_V;
wire    layer4_out_12_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_12_V;
wire    ap_sync_channel_write_layer4_out_12_V;
wire    ap_channel_done_layer4_out_7_V;
wire    layer4_out_7_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_7_V;
wire    ap_sync_channel_write_layer4_out_7_V;
wire    ap_channel_done_layer4_out_6_V;
wire    layer4_out_6_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_6_V;
wire    ap_sync_channel_write_layer4_out_6_V;
wire    ap_channel_done_layer4_out_2_V;
wire    layer4_out_2_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_2_V;
wire    ap_sync_channel_write_layer4_out_2_V;
wire    pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_start;
wire    pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done;
wire    pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue;
wire    pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_idle;
wire    pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_0;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_1;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_2;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_3;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_4;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_5;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_6;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_7;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_8;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_9;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_10;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_11;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_12;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_13;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_14;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_15;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_16;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_17;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_18;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_19;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_20;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_21;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_22;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_23;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_24;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_25;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_26;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_27;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_28;
wire   [15:0] pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_29;
wire    ap_channel_done_layer16_out_94_V;
wire    layer16_out_94_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_94_V;
wire    ap_sync_channel_write_layer16_out_94_V;
wire    ap_channel_done_layer16_out_93_V;
wire    layer16_out_93_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_93_V;
wire    ap_sync_channel_write_layer16_out_93_V;
wire    ap_channel_done_layer16_out_92_V;
wire    layer16_out_92_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_92_V;
wire    ap_sync_channel_write_layer16_out_92_V;
wire    ap_channel_done_layer16_out_84_V;
wire    layer16_out_84_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_84_V;
wire    ap_sync_channel_write_layer16_out_84_V;
wire    ap_channel_done_layer16_out_83_V;
wire    layer16_out_83_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_83_V;
wire    ap_sync_channel_write_layer16_out_83_V;
wire    ap_channel_done_layer16_out_82_V;
wire    layer16_out_82_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_82_V;
wire    ap_sync_channel_write_layer16_out_82_V;
wire    ap_channel_done_layer16_out_74_V;
wire    layer16_out_74_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_74_V;
wire    ap_sync_channel_write_layer16_out_74_V;
wire    ap_channel_done_layer16_out_73_V;
wire    layer16_out_73_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_73_V;
wire    ap_sync_channel_write_layer16_out_73_V;
wire    ap_channel_done_layer16_out_72_V;
wire    layer16_out_72_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_72_V;
wire    ap_sync_channel_write_layer16_out_72_V;
wire    ap_channel_done_layer16_out_64_V;
wire    layer16_out_64_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_64_V;
wire    ap_sync_channel_write_layer16_out_64_V;
wire    ap_channel_done_layer16_out_63_V;
wire    layer16_out_63_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_63_V;
wire    ap_sync_channel_write_layer16_out_63_V;
wire    ap_channel_done_layer16_out_62_V;
wire    layer16_out_62_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_62_V;
wire    ap_sync_channel_write_layer16_out_62_V;
wire    ap_channel_done_layer16_out_54_V;
wire    layer16_out_54_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_54_V;
wire    ap_sync_channel_write_layer16_out_54_V;
wire    ap_channel_done_layer16_out_53_V;
wire    layer16_out_53_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_53_V;
wire    ap_sync_channel_write_layer16_out_53_V;
wire    ap_channel_done_layer16_out_52_V;
wire    layer16_out_52_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_52_V;
wire    ap_sync_channel_write_layer16_out_52_V;
wire    ap_channel_done_layer16_out_44_V;
wire    layer16_out_44_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_44_V;
wire    ap_sync_channel_write_layer16_out_44_V;
wire    ap_channel_done_layer16_out_43_V;
wire    layer16_out_43_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_43_V;
wire    ap_sync_channel_write_layer16_out_43_V;
wire    ap_channel_done_layer16_out_42_V;
wire    layer16_out_42_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_42_V;
wire    ap_sync_channel_write_layer16_out_42_V;
wire    ap_channel_done_layer16_out_34_V;
wire    layer16_out_34_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_34_V;
wire    ap_sync_channel_write_layer16_out_34_V;
wire    ap_channel_done_layer16_out_33_V;
wire    layer16_out_33_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_33_V;
wire    ap_sync_channel_write_layer16_out_33_V;
wire    ap_channel_done_layer16_out_32_V;
wire    layer16_out_32_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_32_V;
wire    ap_sync_channel_write_layer16_out_32_V;
wire    ap_channel_done_layer16_out_24_V;
wire    layer16_out_24_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_24_V;
wire    ap_sync_channel_write_layer16_out_24_V;
wire    ap_channel_done_layer16_out_23_V;
wire    layer16_out_23_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_23_V;
wire    ap_sync_channel_write_layer16_out_23_V;
wire    ap_channel_done_layer16_out_22_V;
wire    layer16_out_22_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_22_V;
wire    ap_sync_channel_write_layer16_out_22_V;
wire    ap_channel_done_layer16_out_14_V;
wire    layer16_out_14_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_14_V;
wire    ap_sync_channel_write_layer16_out_14_V;
wire    ap_channel_done_layer16_out_13_V;
wire    layer16_out_13_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_13_V;
wire    ap_sync_channel_write_layer16_out_13_V;
wire    ap_channel_done_layer16_out_12_V;
wire    layer16_out_12_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_12_V;
wire    ap_sync_channel_write_layer16_out_12_V;
wire    ap_channel_done_layer16_out_4_V;
wire    layer16_out_4_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_4_V;
wire    ap_sync_channel_write_layer16_out_4_V;
wire    ap_channel_done_layer16_out_3_V;
wire    layer16_out_3_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_3_V;
wire    ap_sync_channel_write_layer16_out_3_V;
wire    ap_channel_done_layer16_out_2_V;
wire    layer16_out_2_V_full_n;
reg    ap_sync_reg_channel_write_layer16_out_2_V;
wire    ap_sync_channel_write_layer16_out_2_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_start;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_idle;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_0;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_1;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_2;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_3;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_4;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_5;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_6;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_7;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_8;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_9;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_10;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_11;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_12;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_13;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_14;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_15;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_16;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_17;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_18;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_19;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_20;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_21;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_22;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_23;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_24;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_25;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_26;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_27;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_28;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_29;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_30;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_31;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_32;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_33;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_34;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_35;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_36;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_37;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_38;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_39;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_40;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_41;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_42;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_43;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_44;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_45;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_46;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_47;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_48;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_49;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_50;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_51;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_52;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_53;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_54;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_55;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_56;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_57;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_58;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_59;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_60;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_61;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_62;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_63;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_64;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_65;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_66;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_67;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_68;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_69;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_70;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_71;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_72;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_73;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_74;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_75;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_76;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_77;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_78;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_79;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_80;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_81;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_82;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_83;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_84;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_85;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_86;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_87;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_88;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_89;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_90;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_91;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_92;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_93;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_94;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_95;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_96;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_97;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_98;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_99;
wire    ap_channel_done_layer7_out_99_V;
wire    layer7_out_99_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_99_V;
wire    ap_sync_channel_write_layer7_out_99_V;
wire    ap_channel_done_layer7_out_98_V;
wire    layer7_out_98_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_98_V;
wire    ap_sync_channel_write_layer7_out_98_V;
wire    ap_channel_done_layer7_out_97_V;
wire    layer7_out_97_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_97_V;
wire    ap_sync_channel_write_layer7_out_97_V;
wire    ap_channel_done_layer7_out_96_V;
wire    layer7_out_96_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_96_V;
wire    ap_sync_channel_write_layer7_out_96_V;
wire    ap_channel_done_layer7_out_95_V;
wire    layer7_out_95_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_95_V;
wire    ap_sync_channel_write_layer7_out_95_V;
wire    ap_channel_done_layer7_out_94_V;
wire    layer7_out_94_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_94_V;
wire    ap_sync_channel_write_layer7_out_94_V;
wire    ap_channel_done_layer7_out_93_V;
wire    layer7_out_93_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_93_V;
wire    ap_sync_channel_write_layer7_out_93_V;
wire    ap_channel_done_layer7_out_92_V;
wire    layer7_out_92_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_92_V;
wire    ap_sync_channel_write_layer7_out_92_V;
wire    ap_channel_done_layer7_out_91_V;
wire    layer7_out_91_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_91_V;
wire    ap_sync_channel_write_layer7_out_91_V;
wire    ap_channel_done_layer7_out_90_V;
wire    layer7_out_90_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_90_V;
wire    ap_sync_channel_write_layer7_out_90_V;
wire    ap_channel_done_layer7_out_89_V;
wire    layer7_out_89_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_89_V;
wire    ap_sync_channel_write_layer7_out_89_V;
wire    ap_channel_done_layer7_out_88_V;
wire    layer7_out_88_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_88_V;
wire    ap_sync_channel_write_layer7_out_88_V;
wire    ap_channel_done_layer7_out_87_V;
wire    layer7_out_87_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_87_V;
wire    ap_sync_channel_write_layer7_out_87_V;
wire    ap_channel_done_layer7_out_86_V;
wire    layer7_out_86_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_86_V;
wire    ap_sync_channel_write_layer7_out_86_V;
wire    ap_channel_done_layer7_out_85_V;
wire    layer7_out_85_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_85_V;
wire    ap_sync_channel_write_layer7_out_85_V;
wire    ap_channel_done_layer7_out_84_V;
wire    layer7_out_84_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_84_V;
wire    ap_sync_channel_write_layer7_out_84_V;
wire    ap_channel_done_layer7_out_83_V;
wire    layer7_out_83_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_83_V;
wire    ap_sync_channel_write_layer7_out_83_V;
wire    ap_channel_done_layer7_out_82_V;
wire    layer7_out_82_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_82_V;
wire    ap_sync_channel_write_layer7_out_82_V;
wire    ap_channel_done_layer7_out_81_V;
wire    layer7_out_81_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_81_V;
wire    ap_sync_channel_write_layer7_out_81_V;
wire    ap_channel_done_layer7_out_80_V;
wire    layer7_out_80_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_80_V;
wire    ap_sync_channel_write_layer7_out_80_V;
wire    ap_channel_done_layer7_out_79_V;
wire    layer7_out_79_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_79_V;
wire    ap_sync_channel_write_layer7_out_79_V;
wire    ap_channel_done_layer7_out_78_V;
wire    layer7_out_78_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_78_V;
wire    ap_sync_channel_write_layer7_out_78_V;
wire    ap_channel_done_layer7_out_77_V;
wire    layer7_out_77_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_77_V;
wire    ap_sync_channel_write_layer7_out_77_V;
wire    ap_channel_done_layer7_out_76_V;
wire    layer7_out_76_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_76_V;
wire    ap_sync_channel_write_layer7_out_76_V;
wire    ap_channel_done_layer7_out_75_V;
wire    layer7_out_75_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_75_V;
wire    ap_sync_channel_write_layer7_out_75_V;
wire    ap_channel_done_layer7_out_74_V;
wire    layer7_out_74_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_74_V;
wire    ap_sync_channel_write_layer7_out_74_V;
wire    ap_channel_done_layer7_out_73_V;
wire    layer7_out_73_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_73_V;
wire    ap_sync_channel_write_layer7_out_73_V;
wire    ap_channel_done_layer7_out_72_V;
wire    layer7_out_72_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_72_V;
wire    ap_sync_channel_write_layer7_out_72_V;
wire    ap_channel_done_layer7_out_71_V;
wire    layer7_out_71_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_71_V;
wire    ap_sync_channel_write_layer7_out_71_V;
wire    ap_channel_done_layer7_out_70_V;
wire    layer7_out_70_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_70_V;
wire    ap_sync_channel_write_layer7_out_70_V;
wire    ap_channel_done_layer7_out_69_V;
wire    layer7_out_69_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_69_V;
wire    ap_sync_channel_write_layer7_out_69_V;
wire    ap_channel_done_layer7_out_68_V;
wire    layer7_out_68_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_68_V;
wire    ap_sync_channel_write_layer7_out_68_V;
wire    ap_channel_done_layer7_out_67_V;
wire    layer7_out_67_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_67_V;
wire    ap_sync_channel_write_layer7_out_67_V;
wire    ap_channel_done_layer7_out_66_V;
wire    layer7_out_66_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_66_V;
wire    ap_sync_channel_write_layer7_out_66_V;
wire    ap_channel_done_layer7_out_65_V;
wire    layer7_out_65_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_65_V;
wire    ap_sync_channel_write_layer7_out_65_V;
wire    ap_channel_done_layer7_out_64_V;
wire    layer7_out_64_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_64_V;
wire    ap_sync_channel_write_layer7_out_64_V;
wire    ap_channel_done_layer7_out_63_V;
wire    layer7_out_63_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_63_V;
wire    ap_sync_channel_write_layer7_out_63_V;
wire    ap_channel_done_layer7_out_62_V;
wire    layer7_out_62_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_62_V;
wire    ap_sync_channel_write_layer7_out_62_V;
wire    ap_channel_done_layer7_out_61_V;
wire    layer7_out_61_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_61_V;
wire    ap_sync_channel_write_layer7_out_61_V;
wire    ap_channel_done_layer7_out_60_V;
wire    layer7_out_60_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_60_V;
wire    ap_sync_channel_write_layer7_out_60_V;
wire    ap_channel_done_layer7_out_59_V;
wire    layer7_out_59_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_59_V;
wire    ap_sync_channel_write_layer7_out_59_V;
wire    ap_channel_done_layer7_out_58_V;
wire    layer7_out_58_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_58_V;
wire    ap_sync_channel_write_layer7_out_58_V;
wire    ap_channel_done_layer7_out_57_V;
wire    layer7_out_57_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_57_V;
wire    ap_sync_channel_write_layer7_out_57_V;
wire    ap_channel_done_layer7_out_56_V;
wire    layer7_out_56_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_56_V;
wire    ap_sync_channel_write_layer7_out_56_V;
wire    ap_channel_done_layer7_out_55_V;
wire    layer7_out_55_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_55_V;
wire    ap_sync_channel_write_layer7_out_55_V;
wire    ap_channel_done_layer7_out_54_V;
wire    layer7_out_54_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_54_V;
wire    ap_sync_channel_write_layer7_out_54_V;
wire    ap_channel_done_layer7_out_53_V;
wire    layer7_out_53_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_53_V;
wire    ap_sync_channel_write_layer7_out_53_V;
wire    ap_channel_done_layer7_out_52_V;
wire    layer7_out_52_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_52_V;
wire    ap_sync_channel_write_layer7_out_52_V;
wire    ap_channel_done_layer7_out_51_V;
wire    layer7_out_51_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_51_V;
wire    ap_sync_channel_write_layer7_out_51_V;
wire    ap_channel_done_layer7_out_50_V;
wire    layer7_out_50_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_50_V;
wire    ap_sync_channel_write_layer7_out_50_V;
wire    ap_channel_done_layer7_out_49_V;
wire    layer7_out_49_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_49_V;
wire    ap_sync_channel_write_layer7_out_49_V;
wire    ap_channel_done_layer7_out_48_V;
wire    layer7_out_48_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_48_V;
wire    ap_sync_channel_write_layer7_out_48_V;
wire    ap_channel_done_layer7_out_47_V;
wire    layer7_out_47_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_47_V;
wire    ap_sync_channel_write_layer7_out_47_V;
wire    ap_channel_done_layer7_out_46_V;
wire    layer7_out_46_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_46_V;
wire    ap_sync_channel_write_layer7_out_46_V;
wire    ap_channel_done_layer7_out_45_V;
wire    layer7_out_45_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_45_V;
wire    ap_sync_channel_write_layer7_out_45_V;
wire    ap_channel_done_layer7_out_44_V;
wire    layer7_out_44_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_44_V;
wire    ap_sync_channel_write_layer7_out_44_V;
wire    ap_channel_done_layer7_out_43_V;
wire    layer7_out_43_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_43_V;
wire    ap_sync_channel_write_layer7_out_43_V;
wire    ap_channel_done_layer7_out_42_V;
wire    layer7_out_42_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_42_V;
wire    ap_sync_channel_write_layer7_out_42_V;
wire    ap_channel_done_layer7_out_41_V;
wire    layer7_out_41_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_41_V;
wire    ap_sync_channel_write_layer7_out_41_V;
wire    ap_channel_done_layer7_out_40_V;
wire    layer7_out_40_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_40_V;
wire    ap_sync_channel_write_layer7_out_40_V;
wire    ap_channel_done_layer7_out_39_V;
wire    layer7_out_39_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_39_V;
wire    ap_sync_channel_write_layer7_out_39_V;
wire    ap_channel_done_layer7_out_38_V;
wire    layer7_out_38_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_38_V;
wire    ap_sync_channel_write_layer7_out_38_V;
wire    ap_channel_done_layer7_out_37_V;
wire    layer7_out_37_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_37_V;
wire    ap_sync_channel_write_layer7_out_37_V;
wire    ap_channel_done_layer7_out_36_V;
wire    layer7_out_36_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_36_V;
wire    ap_sync_channel_write_layer7_out_36_V;
wire    ap_channel_done_layer7_out_35_V;
wire    layer7_out_35_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_35_V;
wire    ap_sync_channel_write_layer7_out_35_V;
wire    ap_channel_done_layer7_out_34_V;
wire    layer7_out_34_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_34_V;
wire    ap_sync_channel_write_layer7_out_34_V;
wire    ap_channel_done_layer7_out_33_V;
wire    layer7_out_33_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_33_V;
wire    ap_sync_channel_write_layer7_out_33_V;
wire    ap_channel_done_layer7_out_32_V;
wire    layer7_out_32_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_32_V;
wire    ap_sync_channel_write_layer7_out_32_V;
wire    ap_channel_done_layer7_out_31_V;
wire    layer7_out_31_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_31_V;
wire    ap_sync_channel_write_layer7_out_31_V;
wire    ap_channel_done_layer7_out_30_V;
wire    layer7_out_30_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_30_V;
wire    ap_sync_channel_write_layer7_out_30_V;
wire    ap_channel_done_layer7_out_29_V;
wire    layer7_out_29_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_29_V;
wire    ap_sync_channel_write_layer7_out_29_V;
wire    ap_channel_done_layer7_out_28_V;
wire    layer7_out_28_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_28_V;
wire    ap_sync_channel_write_layer7_out_28_V;
wire    ap_channel_done_layer7_out_27_V;
wire    layer7_out_27_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_27_V;
wire    ap_sync_channel_write_layer7_out_27_V;
wire    ap_channel_done_layer7_out_26_V;
wire    layer7_out_26_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_26_V;
wire    ap_sync_channel_write_layer7_out_26_V;
wire    ap_channel_done_layer7_out_25_V;
wire    layer7_out_25_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_25_V;
wire    ap_sync_channel_write_layer7_out_25_V;
wire    ap_channel_done_layer7_out_24_V;
wire    layer7_out_24_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_24_V;
wire    ap_sync_channel_write_layer7_out_24_V;
wire    ap_channel_done_layer7_out_23_V;
wire    layer7_out_23_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_23_V;
wire    ap_sync_channel_write_layer7_out_23_V;
wire    ap_channel_done_layer7_out_22_V;
wire    layer7_out_22_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_22_V;
wire    ap_sync_channel_write_layer7_out_22_V;
wire    ap_channel_done_layer7_out_21_V;
wire    layer7_out_21_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_21_V;
wire    ap_sync_channel_write_layer7_out_21_V;
wire    ap_channel_done_layer7_out_20_V;
wire    layer7_out_20_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_20_V;
wire    ap_sync_channel_write_layer7_out_20_V;
wire    ap_channel_done_layer7_out_19_V;
wire    layer7_out_19_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_19_V;
wire    ap_sync_channel_write_layer7_out_19_V;
wire    ap_channel_done_layer7_out_18_V;
wire    layer7_out_18_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_18_V;
wire    ap_sync_channel_write_layer7_out_18_V;
wire    ap_channel_done_layer7_out_17_V;
wire    layer7_out_17_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_17_V;
wire    ap_sync_channel_write_layer7_out_17_V;
wire    ap_channel_done_layer7_out_16_V;
wire    layer7_out_16_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_16_V;
wire    ap_sync_channel_write_layer7_out_16_V;
wire    ap_channel_done_layer7_out_15_V;
wire    layer7_out_15_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_15_V;
wire    ap_sync_channel_write_layer7_out_15_V;
wire    ap_channel_done_layer7_out_14_V;
wire    layer7_out_14_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_14_V;
wire    ap_sync_channel_write_layer7_out_14_V;
wire    ap_channel_done_layer7_out_13_V;
wire    layer7_out_13_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_13_V;
wire    ap_sync_channel_write_layer7_out_13_V;
wire    ap_channel_done_layer7_out_12_V;
wire    layer7_out_12_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_12_V;
wire    ap_sync_channel_write_layer7_out_12_V;
wire    ap_channel_done_layer7_out_11_V;
wire    layer7_out_11_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_11_V;
wire    ap_sync_channel_write_layer7_out_11_V;
wire    ap_channel_done_layer7_out_10_V;
wire    layer7_out_10_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_10_V;
wire    ap_sync_channel_write_layer7_out_10_V;
wire    ap_channel_done_layer7_out_9_V;
wire    layer7_out_9_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_9_V;
wire    ap_sync_channel_write_layer7_out_9_V;
wire    ap_channel_done_layer7_out_8_V;
wire    layer7_out_8_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_8_V;
wire    ap_sync_channel_write_layer7_out_8_V;
wire    ap_channel_done_layer7_out_7_V;
wire    layer7_out_7_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_7_V;
wire    ap_sync_channel_write_layer7_out_7_V;
wire    ap_channel_done_layer7_out_6_V;
wire    layer7_out_6_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_6_V;
wire    ap_sync_channel_write_layer7_out_6_V;
wire    ap_channel_done_layer7_out_5_V;
wire    layer7_out_5_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_5_V;
wire    ap_sync_channel_write_layer7_out_5_V;
wire    ap_channel_done_layer7_out_4_V;
wire    layer7_out_4_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_4_V;
wire    ap_sync_channel_write_layer7_out_4_V;
wire    ap_channel_done_layer7_out_3_V;
wire    layer7_out_3_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_3_V;
wire    ap_sync_channel_write_layer7_out_3_V;
wire    ap_channel_done_layer7_out_2_V;
wire    layer7_out_2_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_2_V;
wire    ap_sync_channel_write_layer7_out_2_V;
wire    ap_channel_done_layer7_out_1_V;
wire    layer7_out_1_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_1_V;
wire    ap_sync_channel_write_layer7_out_1_V;
wire    ap_channel_done_layer7_out_0_V;
wire    layer7_out_0_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_0_V;
wire    ap_sync_channel_write_layer7_out_0_V;
wire    global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_start;
wire    global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done;
wire    global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue;
wire    global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_idle;
wire    global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready;
wire   [9:0] global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_return_0;
wire   [9:0] global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_return_1;
wire   [9:0] global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_return_2;
wire    ap_channel_done_layer8_out_4_V;
wire    layer8_out_4_V_full_n;
reg    ap_sync_reg_channel_write_layer8_out_4_V;
wire    ap_sync_channel_write_layer8_out_4_V;
wire    ap_channel_done_layer8_out_3_V;
wire    layer8_out_3_V_full_n;
reg    ap_sync_reg_channel_write_layer8_out_3_V;
wire    ap_sync_channel_write_layer8_out_3_V;
wire    ap_channel_done_layer8_out_2_V;
wire    layer8_out_2_V_full_n;
reg    ap_sync_reg_channel_write_layer8_out_2_V;
wire    ap_sync_channel_write_layer8_out_2_V;
wire    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start;
wire    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done;
wire    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue;
wire    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle;
wire    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready;
wire   [15:0] dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_0;
wire   [15:0] dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_1;
wire    ap_channel_done_layer9_out_8_V;
wire    layer9_out_8_V_full_n;
reg    ap_sync_reg_channel_write_layer9_out_8_V;
wire    ap_sync_channel_write_layer9_out_8_V;
wire    ap_channel_done_layer9_out_1_V;
wire    layer9_out_1_V_full_n;
reg    ap_sync_reg_channel_write_layer9_out_1_V;
wire    ap_sync_channel_write_layer9_out_1_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_start;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_done;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_continue;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_idle;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_ready;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_return_0;
wire   [7:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_return_1;
wire    ap_channel_done_layer11_out_8_V;
wire    layer11_out_8_V_full_n;
reg    ap_sync_reg_channel_write_layer11_out_8_V;
wire    ap_sync_channel_write_layer11_out_8_V;
wire    ap_channel_done_layer11_out_1_V;
wire    layer11_out_1_V_full_n;
reg    ap_sync_reg_channel_write_layer11_out_1_V;
wire    ap_sync_channel_write_layer11_out_1_V;
wire    dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_start;
wire    dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_done;
wire    dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_continue;
wire    dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_idle;
wire    dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_ready;
wire   [14:0] dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_return;
wire    ap_channel_done_layer12_out_0_V;
wire    layer12_out_0_V_full_n;
wire    sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_start;
wire    sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_done;
wire    sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_continue;
wire    sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_idle;
wire    sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_ready;
wire   [15:0] sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_res_V;
wire    sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_res_V_ap_vld;
wire    ap_sync_continue;
wire    input_1_V_c_full_n;
wire   [1399:0] input_1_V_c_dout;
wire    input_1_V_c_empty_n;
wire   [15:0] layer15_out_2_V_dout;
wire    layer15_out_2_V_empty_n;
wire   [15:0] layer15_out_6_V_dout;
wire    layer15_out_6_V_empty_n;
wire   [15:0] layer15_out_7_V_dout;
wire    layer15_out_7_V_empty_n;
wire   [15:0] layer15_out_12_V_dout;
wire    layer15_out_12_V_empty_n;
wire   [15:0] layer15_out_16_V_dout;
wire    layer15_out_16_V_empty_n;
wire   [15:0] layer15_out_17_V_dout;
wire    layer15_out_17_V_empty_n;
wire   [15:0] layer15_out_22_V_dout;
wire    layer15_out_22_V_empty_n;
wire   [15:0] layer15_out_26_V_dout;
wire    layer15_out_26_V_empty_n;
wire   [15:0] layer15_out_27_V_dout;
wire    layer15_out_27_V_empty_n;
wire   [15:0] layer15_out_32_V_dout;
wire    layer15_out_32_V_empty_n;
wire   [15:0] layer15_out_36_V_dout;
wire    layer15_out_36_V_empty_n;
wire   [15:0] layer15_out_37_V_dout;
wire    layer15_out_37_V_empty_n;
wire   [15:0] layer15_out_42_V_dout;
wire    layer15_out_42_V_empty_n;
wire   [15:0] layer15_out_46_V_dout;
wire    layer15_out_46_V_empty_n;
wire   [15:0] layer15_out_47_V_dout;
wire    layer15_out_47_V_empty_n;
wire   [15:0] layer15_out_52_V_dout;
wire    layer15_out_52_V_empty_n;
wire   [15:0] layer15_out_56_V_dout;
wire    layer15_out_56_V_empty_n;
wire   [15:0] layer15_out_57_V_dout;
wire    layer15_out_57_V_empty_n;
wire   [15:0] layer15_out_62_V_dout;
wire    layer15_out_62_V_empty_n;
wire   [15:0] layer15_out_66_V_dout;
wire    layer15_out_66_V_empty_n;
wire   [15:0] layer15_out_67_V_dout;
wire    layer15_out_67_V_empty_n;
wire   [15:0] layer15_out_72_V_dout;
wire    layer15_out_72_V_empty_n;
wire   [15:0] layer15_out_76_V_dout;
wire    layer15_out_76_V_empty_n;
wire   [15:0] layer15_out_77_V_dout;
wire    layer15_out_77_V_empty_n;
wire   [15:0] layer15_out_82_V_dout;
wire    layer15_out_82_V_empty_n;
wire   [15:0] layer15_out_86_V_dout;
wire    layer15_out_86_V_empty_n;
wire   [15:0] layer15_out_87_V_dout;
wire    layer15_out_87_V_empty_n;
wire   [15:0] layer15_out_92_V_dout;
wire    layer15_out_92_V_empty_n;
wire   [15:0] layer15_out_96_V_dout;
wire    layer15_out_96_V_empty_n;
wire   [15:0] layer15_out_97_V_dout;
wire    layer15_out_97_V_empty_n;
wire   [7:0] layer4_out_2_V_dout;
wire    layer4_out_2_V_empty_n;
wire   [7:0] layer4_out_6_V_dout;
wire    layer4_out_6_V_empty_n;
wire   [7:0] layer4_out_7_V_dout;
wire    layer4_out_7_V_empty_n;
wire   [7:0] layer4_out_12_V_dout;
wire    layer4_out_12_V_empty_n;
wire   [7:0] layer4_out_16_V_dout;
wire    layer4_out_16_V_empty_n;
wire   [7:0] layer4_out_17_V_dout;
wire    layer4_out_17_V_empty_n;
wire   [7:0] layer4_out_22_V_dout;
wire    layer4_out_22_V_empty_n;
wire   [7:0] layer4_out_26_V_dout;
wire    layer4_out_26_V_empty_n;
wire   [7:0] layer4_out_27_V_dout;
wire    layer4_out_27_V_empty_n;
wire   [7:0] layer4_out_32_V_dout;
wire    layer4_out_32_V_empty_n;
wire   [7:0] layer4_out_36_V_dout;
wire    layer4_out_36_V_empty_n;
wire   [7:0] layer4_out_37_V_dout;
wire    layer4_out_37_V_empty_n;
wire   [7:0] layer4_out_42_V_dout;
wire    layer4_out_42_V_empty_n;
wire   [7:0] layer4_out_46_V_dout;
wire    layer4_out_46_V_empty_n;
wire   [7:0] layer4_out_47_V_dout;
wire    layer4_out_47_V_empty_n;
wire   [7:0] layer4_out_52_V_dout;
wire    layer4_out_52_V_empty_n;
wire   [7:0] layer4_out_56_V_dout;
wire    layer4_out_56_V_empty_n;
wire   [7:0] layer4_out_57_V_dout;
wire    layer4_out_57_V_empty_n;
wire   [7:0] layer4_out_62_V_dout;
wire    layer4_out_62_V_empty_n;
wire   [7:0] layer4_out_66_V_dout;
wire    layer4_out_66_V_empty_n;
wire   [7:0] layer4_out_67_V_dout;
wire    layer4_out_67_V_empty_n;
wire   [7:0] layer4_out_72_V_dout;
wire    layer4_out_72_V_empty_n;
wire   [7:0] layer4_out_76_V_dout;
wire    layer4_out_76_V_empty_n;
wire   [7:0] layer4_out_77_V_dout;
wire    layer4_out_77_V_empty_n;
wire   [7:0] layer4_out_82_V_dout;
wire    layer4_out_82_V_empty_n;
wire   [7:0] layer4_out_86_V_dout;
wire    layer4_out_86_V_empty_n;
wire   [7:0] layer4_out_87_V_dout;
wire    layer4_out_87_V_empty_n;
wire   [7:0] layer4_out_92_V_dout;
wire    layer4_out_92_V_empty_n;
wire   [7:0] layer4_out_96_V_dout;
wire    layer4_out_96_V_empty_n;
wire   [7:0] layer4_out_97_V_dout;
wire    layer4_out_97_V_empty_n;
wire   [15:0] layer16_out_2_V_dout;
wire    layer16_out_2_V_empty_n;
wire   [15:0] layer16_out_3_V_dout;
wire    layer16_out_3_V_empty_n;
wire   [15:0] layer16_out_4_V_dout;
wire    layer16_out_4_V_empty_n;
wire   [15:0] layer16_out_12_V_dout;
wire    layer16_out_12_V_empty_n;
wire   [15:0] layer16_out_13_V_dout;
wire    layer16_out_13_V_empty_n;
wire   [15:0] layer16_out_14_V_dout;
wire    layer16_out_14_V_empty_n;
wire   [15:0] layer16_out_22_V_dout;
wire    layer16_out_22_V_empty_n;
wire   [15:0] layer16_out_23_V_dout;
wire    layer16_out_23_V_empty_n;
wire   [15:0] layer16_out_24_V_dout;
wire    layer16_out_24_V_empty_n;
wire   [15:0] layer16_out_32_V_dout;
wire    layer16_out_32_V_empty_n;
wire   [15:0] layer16_out_33_V_dout;
wire    layer16_out_33_V_empty_n;
wire   [15:0] layer16_out_34_V_dout;
wire    layer16_out_34_V_empty_n;
wire   [15:0] layer16_out_42_V_dout;
wire    layer16_out_42_V_empty_n;
wire   [15:0] layer16_out_43_V_dout;
wire    layer16_out_43_V_empty_n;
wire   [15:0] layer16_out_44_V_dout;
wire    layer16_out_44_V_empty_n;
wire   [15:0] layer16_out_52_V_dout;
wire    layer16_out_52_V_empty_n;
wire   [15:0] layer16_out_53_V_dout;
wire    layer16_out_53_V_empty_n;
wire   [15:0] layer16_out_54_V_dout;
wire    layer16_out_54_V_empty_n;
wire   [15:0] layer16_out_62_V_dout;
wire    layer16_out_62_V_empty_n;
wire   [15:0] layer16_out_63_V_dout;
wire    layer16_out_63_V_empty_n;
wire   [15:0] layer16_out_64_V_dout;
wire    layer16_out_64_V_empty_n;
wire   [15:0] layer16_out_72_V_dout;
wire    layer16_out_72_V_empty_n;
wire   [15:0] layer16_out_73_V_dout;
wire    layer16_out_73_V_empty_n;
wire   [15:0] layer16_out_74_V_dout;
wire    layer16_out_74_V_empty_n;
wire   [15:0] layer16_out_82_V_dout;
wire    layer16_out_82_V_empty_n;
wire   [15:0] layer16_out_83_V_dout;
wire    layer16_out_83_V_empty_n;
wire   [15:0] layer16_out_84_V_dout;
wire    layer16_out_84_V_empty_n;
wire   [15:0] layer16_out_92_V_dout;
wire    layer16_out_92_V_empty_n;
wire   [15:0] layer16_out_93_V_dout;
wire    layer16_out_93_V_empty_n;
wire   [15:0] layer16_out_94_V_dout;
wire    layer16_out_94_V_empty_n;
wire   [7:0] layer7_out_0_V_dout;
wire    layer7_out_0_V_empty_n;
wire   [7:0] layer7_out_1_V_dout;
wire    layer7_out_1_V_empty_n;
wire   [7:0] layer7_out_2_V_dout;
wire    layer7_out_2_V_empty_n;
wire   [7:0] layer7_out_3_V_dout;
wire    layer7_out_3_V_empty_n;
wire   [7:0] layer7_out_4_V_dout;
wire    layer7_out_4_V_empty_n;
wire   [7:0] layer7_out_5_V_dout;
wire    layer7_out_5_V_empty_n;
wire   [7:0] layer7_out_6_V_dout;
wire    layer7_out_6_V_empty_n;
wire   [7:0] layer7_out_7_V_dout;
wire    layer7_out_7_V_empty_n;
wire   [7:0] layer7_out_8_V_dout;
wire    layer7_out_8_V_empty_n;
wire   [7:0] layer7_out_9_V_dout;
wire    layer7_out_9_V_empty_n;
wire   [7:0] layer7_out_10_V_dout;
wire    layer7_out_10_V_empty_n;
wire   [7:0] layer7_out_11_V_dout;
wire    layer7_out_11_V_empty_n;
wire   [7:0] layer7_out_12_V_dout;
wire    layer7_out_12_V_empty_n;
wire   [7:0] layer7_out_13_V_dout;
wire    layer7_out_13_V_empty_n;
wire   [7:0] layer7_out_14_V_dout;
wire    layer7_out_14_V_empty_n;
wire   [7:0] layer7_out_15_V_dout;
wire    layer7_out_15_V_empty_n;
wire   [7:0] layer7_out_16_V_dout;
wire    layer7_out_16_V_empty_n;
wire   [7:0] layer7_out_17_V_dout;
wire    layer7_out_17_V_empty_n;
wire   [7:0] layer7_out_18_V_dout;
wire    layer7_out_18_V_empty_n;
wire   [7:0] layer7_out_19_V_dout;
wire    layer7_out_19_V_empty_n;
wire   [7:0] layer7_out_20_V_dout;
wire    layer7_out_20_V_empty_n;
wire   [7:0] layer7_out_21_V_dout;
wire    layer7_out_21_V_empty_n;
wire   [7:0] layer7_out_22_V_dout;
wire    layer7_out_22_V_empty_n;
wire   [7:0] layer7_out_23_V_dout;
wire    layer7_out_23_V_empty_n;
wire   [7:0] layer7_out_24_V_dout;
wire    layer7_out_24_V_empty_n;
wire   [7:0] layer7_out_25_V_dout;
wire    layer7_out_25_V_empty_n;
wire   [7:0] layer7_out_26_V_dout;
wire    layer7_out_26_V_empty_n;
wire   [7:0] layer7_out_27_V_dout;
wire    layer7_out_27_V_empty_n;
wire   [7:0] layer7_out_28_V_dout;
wire    layer7_out_28_V_empty_n;
wire   [7:0] layer7_out_29_V_dout;
wire    layer7_out_29_V_empty_n;
wire   [7:0] layer7_out_30_V_dout;
wire    layer7_out_30_V_empty_n;
wire   [7:0] layer7_out_31_V_dout;
wire    layer7_out_31_V_empty_n;
wire   [7:0] layer7_out_32_V_dout;
wire    layer7_out_32_V_empty_n;
wire   [7:0] layer7_out_33_V_dout;
wire    layer7_out_33_V_empty_n;
wire   [7:0] layer7_out_34_V_dout;
wire    layer7_out_34_V_empty_n;
wire   [7:0] layer7_out_35_V_dout;
wire    layer7_out_35_V_empty_n;
wire   [7:0] layer7_out_36_V_dout;
wire    layer7_out_36_V_empty_n;
wire   [7:0] layer7_out_37_V_dout;
wire    layer7_out_37_V_empty_n;
wire   [7:0] layer7_out_38_V_dout;
wire    layer7_out_38_V_empty_n;
wire   [7:0] layer7_out_39_V_dout;
wire    layer7_out_39_V_empty_n;
wire   [7:0] layer7_out_40_V_dout;
wire    layer7_out_40_V_empty_n;
wire   [7:0] layer7_out_41_V_dout;
wire    layer7_out_41_V_empty_n;
wire   [7:0] layer7_out_42_V_dout;
wire    layer7_out_42_V_empty_n;
wire   [7:0] layer7_out_43_V_dout;
wire    layer7_out_43_V_empty_n;
wire   [7:0] layer7_out_44_V_dout;
wire    layer7_out_44_V_empty_n;
wire   [7:0] layer7_out_45_V_dout;
wire    layer7_out_45_V_empty_n;
wire   [7:0] layer7_out_46_V_dout;
wire    layer7_out_46_V_empty_n;
wire   [7:0] layer7_out_47_V_dout;
wire    layer7_out_47_V_empty_n;
wire   [7:0] layer7_out_48_V_dout;
wire    layer7_out_48_V_empty_n;
wire   [7:0] layer7_out_49_V_dout;
wire    layer7_out_49_V_empty_n;
wire   [7:0] layer7_out_50_V_dout;
wire    layer7_out_50_V_empty_n;
wire   [7:0] layer7_out_51_V_dout;
wire    layer7_out_51_V_empty_n;
wire   [7:0] layer7_out_52_V_dout;
wire    layer7_out_52_V_empty_n;
wire   [7:0] layer7_out_53_V_dout;
wire    layer7_out_53_V_empty_n;
wire   [7:0] layer7_out_54_V_dout;
wire    layer7_out_54_V_empty_n;
wire   [7:0] layer7_out_55_V_dout;
wire    layer7_out_55_V_empty_n;
wire   [7:0] layer7_out_56_V_dout;
wire    layer7_out_56_V_empty_n;
wire   [7:0] layer7_out_57_V_dout;
wire    layer7_out_57_V_empty_n;
wire   [7:0] layer7_out_58_V_dout;
wire    layer7_out_58_V_empty_n;
wire   [7:0] layer7_out_59_V_dout;
wire    layer7_out_59_V_empty_n;
wire   [7:0] layer7_out_60_V_dout;
wire    layer7_out_60_V_empty_n;
wire   [7:0] layer7_out_61_V_dout;
wire    layer7_out_61_V_empty_n;
wire   [7:0] layer7_out_62_V_dout;
wire    layer7_out_62_V_empty_n;
wire   [7:0] layer7_out_63_V_dout;
wire    layer7_out_63_V_empty_n;
wire   [7:0] layer7_out_64_V_dout;
wire    layer7_out_64_V_empty_n;
wire   [7:0] layer7_out_65_V_dout;
wire    layer7_out_65_V_empty_n;
wire   [7:0] layer7_out_66_V_dout;
wire    layer7_out_66_V_empty_n;
wire   [7:0] layer7_out_67_V_dout;
wire    layer7_out_67_V_empty_n;
wire   [7:0] layer7_out_68_V_dout;
wire    layer7_out_68_V_empty_n;
wire   [7:0] layer7_out_69_V_dout;
wire    layer7_out_69_V_empty_n;
wire   [7:0] layer7_out_70_V_dout;
wire    layer7_out_70_V_empty_n;
wire   [7:0] layer7_out_71_V_dout;
wire    layer7_out_71_V_empty_n;
wire   [7:0] layer7_out_72_V_dout;
wire    layer7_out_72_V_empty_n;
wire   [7:0] layer7_out_73_V_dout;
wire    layer7_out_73_V_empty_n;
wire   [7:0] layer7_out_74_V_dout;
wire    layer7_out_74_V_empty_n;
wire   [7:0] layer7_out_75_V_dout;
wire    layer7_out_75_V_empty_n;
wire   [7:0] layer7_out_76_V_dout;
wire    layer7_out_76_V_empty_n;
wire   [7:0] layer7_out_77_V_dout;
wire    layer7_out_77_V_empty_n;
wire   [7:0] layer7_out_78_V_dout;
wire    layer7_out_78_V_empty_n;
wire   [7:0] layer7_out_79_V_dout;
wire    layer7_out_79_V_empty_n;
wire   [7:0] layer7_out_80_V_dout;
wire    layer7_out_80_V_empty_n;
wire   [7:0] layer7_out_81_V_dout;
wire    layer7_out_81_V_empty_n;
wire   [7:0] layer7_out_82_V_dout;
wire    layer7_out_82_V_empty_n;
wire   [7:0] layer7_out_83_V_dout;
wire    layer7_out_83_V_empty_n;
wire   [7:0] layer7_out_84_V_dout;
wire    layer7_out_84_V_empty_n;
wire   [7:0] layer7_out_85_V_dout;
wire    layer7_out_85_V_empty_n;
wire   [7:0] layer7_out_86_V_dout;
wire    layer7_out_86_V_empty_n;
wire   [7:0] layer7_out_87_V_dout;
wire    layer7_out_87_V_empty_n;
wire   [7:0] layer7_out_88_V_dout;
wire    layer7_out_88_V_empty_n;
wire   [7:0] layer7_out_89_V_dout;
wire    layer7_out_89_V_empty_n;
wire   [7:0] layer7_out_90_V_dout;
wire    layer7_out_90_V_empty_n;
wire   [7:0] layer7_out_91_V_dout;
wire    layer7_out_91_V_empty_n;
wire   [7:0] layer7_out_92_V_dout;
wire    layer7_out_92_V_empty_n;
wire   [7:0] layer7_out_93_V_dout;
wire    layer7_out_93_V_empty_n;
wire   [7:0] layer7_out_94_V_dout;
wire    layer7_out_94_V_empty_n;
wire   [7:0] layer7_out_95_V_dout;
wire    layer7_out_95_V_empty_n;
wire   [7:0] layer7_out_96_V_dout;
wire    layer7_out_96_V_empty_n;
wire   [7:0] layer7_out_97_V_dout;
wire    layer7_out_97_V_empty_n;
wire   [7:0] layer7_out_98_V_dout;
wire    layer7_out_98_V_empty_n;
wire   [7:0] layer7_out_99_V_dout;
wire    layer7_out_99_V_empty_n;
wire   [9:0] layer8_out_2_V_dout;
wire    layer8_out_2_V_empty_n;
wire   [9:0] layer8_out_3_V_dout;
wire    layer8_out_3_V_empty_n;
wire   [9:0] layer8_out_4_V_dout;
wire    layer8_out_4_V_empty_n;
wire   [15:0] layer9_out_1_V_dout;
wire    layer9_out_1_V_empty_n;
wire   [15:0] layer9_out_8_V_dout;
wire    layer9_out_8_V_empty_n;
wire   [7:0] layer11_out_1_V_dout;
wire    layer11_out_1_V_empty_n;
wire   [7:0] layer11_out_8_V_dout;
wire    layer11_out_8_V_empty_n;
wire   [14:0] layer12_out_0_V_dout;
wire    layer12_out_0_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_din;
wire    start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_full_n;
wire   [0:0] start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_dout;
wire    start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_empty_n;
wire    pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_start_full_n;
wire    pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_start_write;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_start_full_n;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_start_write;
wire    pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_start_full_n;
wire    pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_start_write;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_start_full_n;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_start_write;
wire    global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_start_full_n;
wire    global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_start_write;
wire    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n;
wire    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_start_write;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_start_full_n;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_start_write;
wire    dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_start_full_n;
wire    dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_start_write;
wire    sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_start_full_n;
wire    sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_layer15_out_97_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_96_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_92_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_87_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_86_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_82_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_77_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_76_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_72_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_67_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_66_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_62_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_57_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_56_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_52_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_47_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_46_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_42_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_37_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_36_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_32_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_27_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_26_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_22_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_17_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_16_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_12_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_97_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_96_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_92_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_87_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_86_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_82_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_77_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_76_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_72_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_67_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_66_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_62_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_57_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_56_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_52_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_47_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_46_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_42_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_37_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_36_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_32_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_27_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_26_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_22_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_17_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_16_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_12_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_94_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_93_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_92_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_84_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_83_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_82_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_74_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_73_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_72_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_64_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_63_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_62_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_54_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_53_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_52_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_44_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_43_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_42_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_34_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_33_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_32_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_24_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_23_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_22_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_14_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_13_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_12_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer16_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_99_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_98_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_97_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_96_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_95_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_94_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_93_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_92_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_91_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_90_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_89_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_88_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_87_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_86_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_85_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_84_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_83_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_82_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_81_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_80_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_79_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_78_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_77_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_76_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_75_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_74_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_73_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_72_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_71_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_70_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_69_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_68_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_67_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_66_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_65_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_64_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_63_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_62_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_61_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_60_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_59_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_58_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_57_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_56_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_55_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_54_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_53_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_52_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_51_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_50_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_49_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_48_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_47_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_46_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_45_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_44_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_43_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_42_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_41_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_40_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_39_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_38_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_37_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_36_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_35_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_34_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_33_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_32_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_31_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_30_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_29_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_28_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_27_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_26_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_25_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_24_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_23_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_22_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_21_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_20_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_19_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_18_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_17_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_16_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_15_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_14_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_13_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_12_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_11_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_10_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_9_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_8_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_0_V = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_8_V = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer11_out_8_V = 1'b0;
#0 ap_sync_reg_channel_write_layer11_out_1_V = 1'b0;
end

myproject_entry4 myproject_entry4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(myproject_entry4_U0_ap_start),
    .start_full_n(start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_full_n),
    .ap_done(myproject_entry4_U0_ap_done),
    .ap_continue(myproject_entry4_U0_ap_continue),
    .ap_idle(myproject_entry4_U0_ap_idle),
    .ap_ready(myproject_entry4_U0_ap_ready),
    .start_out(myproject_entry4_U0_start_out),
    .start_write(myproject_entry4_U0_start_write),
    .input_1_V(input_1_V),
    .input_1_V_ap_vld(input_1_V_ap_vld),
    .input_1_V_out_din(myproject_entry4_U0_input_1_V_out_din),
    .input_1_V_out_full_n(input_1_V_c_full_n),
    .input_1_V_out_write(myproject_entry4_U0_input_1_V_out_write)
);

pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_s pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_start),
    .ap_done(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done),
    .ap_continue(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue),
    .ap_idle(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_idle),
    .ap_ready(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_ready),
    .data_V_dout(input_1_V_c_dout),
    .data_V_empty_n(input_1_V_c_empty_n),
    .data_V_read(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_data_V_read),
    .ap_return_0(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_0),
    .ap_return_1(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_1),
    .ap_return_2(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_2),
    .ap_return_3(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_3),
    .ap_return_4(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_4),
    .ap_return_5(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_5),
    .ap_return_6(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_6),
    .ap_return_7(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_7),
    .ap_return_8(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_8),
    .ap_return_9(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_9),
    .ap_return_10(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_10),
    .ap_return_11(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_11),
    .ap_return_12(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_12),
    .ap_return_13(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_13),
    .ap_return_14(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_14),
    .ap_return_15(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_15),
    .ap_return_16(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_16),
    .ap_return_17(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_17),
    .ap_return_18(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_18),
    .ap_return_19(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_19),
    .ap_return_20(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_20),
    .ap_return_21(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_21),
    .ap_return_22(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_22),
    .ap_return_23(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_23),
    .ap_return_24(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_24),
    .ap_return_25(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_25),
    .ap_return_26(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_26),
    .ap_return_27(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_27),
    .ap_return_28(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_28),
    .ap_return_29(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_29)
);

relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_start),
    .ap_done(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done),
    .ap_continue(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue),
    .ap_idle(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_idle),
    .ap_ready(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready),
    .layer15_out_2_V(layer15_out_2_V_dout),
    .layer15_out_6_V(layer15_out_6_V_dout),
    .layer15_out_7_V(layer15_out_7_V_dout),
    .layer15_out_12_V(layer15_out_12_V_dout),
    .layer15_out_16_V(layer15_out_16_V_dout),
    .layer15_out_17_V(layer15_out_17_V_dout),
    .layer15_out_22_V(layer15_out_22_V_dout),
    .layer15_out_26_V(layer15_out_26_V_dout),
    .layer15_out_27_V(layer15_out_27_V_dout),
    .layer15_out_32_V(layer15_out_32_V_dout),
    .layer15_out_36_V(layer15_out_36_V_dout),
    .layer15_out_37_V(layer15_out_37_V_dout),
    .layer15_out_42_V(layer15_out_42_V_dout),
    .layer15_out_46_V(layer15_out_46_V_dout),
    .layer15_out_47_V(layer15_out_47_V_dout),
    .layer15_out_52_V(layer15_out_52_V_dout),
    .layer15_out_56_V(layer15_out_56_V_dout),
    .layer15_out_57_V(layer15_out_57_V_dout),
    .layer15_out_62_V(layer15_out_62_V_dout),
    .layer15_out_66_V(layer15_out_66_V_dout),
    .layer15_out_67_V(layer15_out_67_V_dout),
    .layer15_out_72_V(layer15_out_72_V_dout),
    .layer15_out_76_V(layer15_out_76_V_dout),
    .layer15_out_77_V(layer15_out_77_V_dout),
    .layer15_out_82_V(layer15_out_82_V_dout),
    .layer15_out_86_V(layer15_out_86_V_dout),
    .layer15_out_87_V(layer15_out_87_V_dout),
    .layer15_out_92_V(layer15_out_92_V_dout),
    .layer15_out_96_V(layer15_out_96_V_dout),
    .layer15_out_97_V(layer15_out_97_V_dout),
    .ap_return_0(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_4),
    .ap_return_5(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_5),
    .ap_return_6(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_6),
    .ap_return_7(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_7),
    .ap_return_8(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_8),
    .ap_return_9(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_9),
    .ap_return_10(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_10),
    .ap_return_11(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_11),
    .ap_return_12(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_12),
    .ap_return_13(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_13),
    .ap_return_14(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_14),
    .ap_return_15(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_15),
    .ap_return_16(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_16),
    .ap_return_17(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_17),
    .ap_return_18(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_18),
    .ap_return_19(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_19),
    .ap_return_20(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_20),
    .ap_return_21(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_21),
    .ap_return_22(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_22),
    .ap_return_23(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_23),
    .ap_return_24(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_24),
    .ap_return_25(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_25),
    .ap_return_26(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_26),
    .ap_return_27(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_27),
    .ap_return_28(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_28),
    .ap_return_29(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_29)
);

pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_start),
    .ap_done(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done),
    .ap_continue(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue),
    .ap_idle(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_idle),
    .ap_ready(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready),
    .data_2_V_read(layer4_out_2_V_dout),
    .data_6_V_read(layer4_out_6_V_dout),
    .data_7_V_read(layer4_out_7_V_dout),
    .data_12_V_read(layer4_out_12_V_dout),
    .data_16_V_read(layer4_out_16_V_dout),
    .data_17_V_read(layer4_out_17_V_dout),
    .data_22_V_read(layer4_out_22_V_dout),
    .data_26_V_read(layer4_out_26_V_dout),
    .data_27_V_read(layer4_out_27_V_dout),
    .data_32_V_read(layer4_out_32_V_dout),
    .data_36_V_read(layer4_out_36_V_dout),
    .data_37_V_read(layer4_out_37_V_dout),
    .data_42_V_read(layer4_out_42_V_dout),
    .data_46_V_read(layer4_out_46_V_dout),
    .data_47_V_read(layer4_out_47_V_dout),
    .data_52_V_read(layer4_out_52_V_dout),
    .data_56_V_read(layer4_out_56_V_dout),
    .data_57_V_read(layer4_out_57_V_dout),
    .data_62_V_read(layer4_out_62_V_dout),
    .data_66_V_read(layer4_out_66_V_dout),
    .data_67_V_read(layer4_out_67_V_dout),
    .data_72_V_read(layer4_out_72_V_dout),
    .data_76_V_read(layer4_out_76_V_dout),
    .data_77_V_read(layer4_out_77_V_dout),
    .data_82_V_read(layer4_out_82_V_dout),
    .data_86_V_read(layer4_out_86_V_dout),
    .data_87_V_read(layer4_out_87_V_dout),
    .data_92_V_read(layer4_out_92_V_dout),
    .data_96_V_read(layer4_out_96_V_dout),
    .data_97_V_read(layer4_out_97_V_dout),
    .ap_return_0(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_0),
    .ap_return_1(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_1),
    .ap_return_2(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_2),
    .ap_return_3(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_3),
    .ap_return_4(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_4),
    .ap_return_5(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_5),
    .ap_return_6(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_6),
    .ap_return_7(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_7),
    .ap_return_8(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_8),
    .ap_return_9(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_9),
    .ap_return_10(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_10),
    .ap_return_11(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_11),
    .ap_return_12(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_12),
    .ap_return_13(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_13),
    .ap_return_14(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_14),
    .ap_return_15(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_15),
    .ap_return_16(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_16),
    .ap_return_17(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_17),
    .ap_return_18(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_18),
    .ap_return_19(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_19),
    .ap_return_20(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_20),
    .ap_return_21(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_21),
    .ap_return_22(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_22),
    .ap_return_23(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_23),
    .ap_return_24(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_24),
    .ap_return_25(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_25),
    .ap_return_26(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_26),
    .ap_return_27(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_27),
    .ap_return_28(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_28),
    .ap_return_29(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_29)
);

relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_start),
    .ap_done(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done),
    .ap_continue(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue),
    .ap_idle(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_idle),
    .ap_ready(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready),
    .data_0_V_read(1'd0),
    .data_1_V_read(1'd0),
    .data_2_V_read(layer16_out_2_V_dout),
    .data_3_V_read(layer16_out_3_V_dout),
    .data_4_V_read(layer16_out_4_V_dout),
    .data_5_V_read(1'd0),
    .data_6_V_read(1'd0),
    .data_7_V_read(1'd0),
    .data_8_V_read(1'd0),
    .data_9_V_read(1'd0),
    .data_10_V_read(1'd0),
    .data_11_V_read(1'd0),
    .data_12_V_read(layer16_out_12_V_dout),
    .data_13_V_read(layer16_out_13_V_dout),
    .data_14_V_read(layer16_out_14_V_dout),
    .data_15_V_read(1'd0),
    .data_16_V_read(1'd0),
    .data_17_V_read(1'd0),
    .data_18_V_read(1'd0),
    .data_19_V_read(1'd0),
    .data_20_V_read(1'd0),
    .data_21_V_read(1'd0),
    .data_22_V_read(layer16_out_22_V_dout),
    .data_23_V_read(layer16_out_23_V_dout),
    .data_24_V_read(layer16_out_24_V_dout),
    .data_25_V_read(1'd0),
    .data_26_V_read(1'd0),
    .data_27_V_read(1'd0),
    .data_28_V_read(1'd0),
    .data_29_V_read(1'd0),
    .data_30_V_read(1'd0),
    .data_31_V_read(1'd0),
    .data_32_V_read(layer16_out_32_V_dout),
    .data_33_V_read(layer16_out_33_V_dout),
    .data_34_V_read(layer16_out_34_V_dout),
    .data_35_V_read(1'd0),
    .data_36_V_read(1'd0),
    .data_37_V_read(1'd0),
    .data_38_V_read(1'd0),
    .data_39_V_read(1'd0),
    .data_40_V_read(1'd0),
    .data_41_V_read(1'd0),
    .data_42_V_read(layer16_out_42_V_dout),
    .data_43_V_read(layer16_out_43_V_dout),
    .data_44_V_read(layer16_out_44_V_dout),
    .data_45_V_read(1'd0),
    .data_46_V_read(1'd0),
    .data_47_V_read(1'd0),
    .data_48_V_read(1'd0),
    .data_49_V_read(1'd0),
    .data_50_V_read(1'd0),
    .data_51_V_read(1'd0),
    .data_52_V_read(layer16_out_52_V_dout),
    .data_53_V_read(layer16_out_53_V_dout),
    .data_54_V_read(layer16_out_54_V_dout),
    .data_55_V_read(1'd0),
    .data_56_V_read(1'd0),
    .data_57_V_read(1'd0),
    .data_58_V_read(1'd0),
    .data_59_V_read(1'd0),
    .data_60_V_read(1'd0),
    .data_61_V_read(1'd0),
    .data_62_V_read(layer16_out_62_V_dout),
    .data_63_V_read(layer16_out_63_V_dout),
    .data_64_V_read(layer16_out_64_V_dout),
    .data_65_V_read(1'd0),
    .data_66_V_read(1'd0),
    .data_67_V_read(1'd0),
    .data_68_V_read(1'd0),
    .data_69_V_read(1'd0),
    .data_70_V_read(1'd0),
    .data_71_V_read(1'd0),
    .data_72_V_read(layer16_out_72_V_dout),
    .data_73_V_read(layer16_out_73_V_dout),
    .data_74_V_read(layer16_out_74_V_dout),
    .data_75_V_read(1'd0),
    .data_76_V_read(1'd0),
    .data_77_V_read(1'd0),
    .data_78_V_read(1'd0),
    .data_79_V_read(1'd0),
    .data_80_V_read(1'd0),
    .data_81_V_read(1'd0),
    .data_82_V_read(layer16_out_82_V_dout),
    .data_83_V_read(layer16_out_83_V_dout),
    .data_84_V_read(layer16_out_84_V_dout),
    .data_85_V_read(1'd0),
    .data_86_V_read(1'd0),
    .data_87_V_read(1'd0),
    .data_88_V_read(1'd0),
    .data_89_V_read(1'd0),
    .data_90_V_read(1'd0),
    .data_91_V_read(1'd0),
    .data_92_V_read(layer16_out_92_V_dout),
    .data_93_V_read(layer16_out_93_V_dout),
    .data_94_V_read(layer16_out_94_V_dout),
    .data_95_V_read(1'd0),
    .data_96_V_read(1'd0),
    .data_97_V_read(1'd0),
    .data_98_V_read(1'd0),
    .data_99_V_read(1'd0),
    .ap_return_0(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_4),
    .ap_return_5(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_5),
    .ap_return_6(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_6),
    .ap_return_7(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_7),
    .ap_return_8(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_8),
    .ap_return_9(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_9),
    .ap_return_10(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_10),
    .ap_return_11(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_11),
    .ap_return_12(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_12),
    .ap_return_13(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_13),
    .ap_return_14(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_14),
    .ap_return_15(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_15),
    .ap_return_16(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_16),
    .ap_return_17(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_17),
    .ap_return_18(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_18),
    .ap_return_19(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_19),
    .ap_return_20(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_20),
    .ap_return_21(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_21),
    .ap_return_22(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_22),
    .ap_return_23(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_23),
    .ap_return_24(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_24),
    .ap_return_25(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_25),
    .ap_return_26(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_26),
    .ap_return_27(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_27),
    .ap_return_28(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_28),
    .ap_return_29(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_29),
    .ap_return_30(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_30),
    .ap_return_31(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_31),
    .ap_return_32(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_32),
    .ap_return_33(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_33),
    .ap_return_34(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_34),
    .ap_return_35(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_35),
    .ap_return_36(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_36),
    .ap_return_37(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_37),
    .ap_return_38(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_38),
    .ap_return_39(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_39),
    .ap_return_40(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_40),
    .ap_return_41(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_41),
    .ap_return_42(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_42),
    .ap_return_43(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_43),
    .ap_return_44(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_44),
    .ap_return_45(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_45),
    .ap_return_46(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_46),
    .ap_return_47(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_47),
    .ap_return_48(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_48),
    .ap_return_49(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_49),
    .ap_return_50(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_50),
    .ap_return_51(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_51),
    .ap_return_52(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_52),
    .ap_return_53(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_53),
    .ap_return_54(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_54),
    .ap_return_55(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_55),
    .ap_return_56(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_56),
    .ap_return_57(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_57),
    .ap_return_58(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_58),
    .ap_return_59(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_59),
    .ap_return_60(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_60),
    .ap_return_61(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_61),
    .ap_return_62(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_62),
    .ap_return_63(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_63),
    .ap_return_64(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_64),
    .ap_return_65(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_65),
    .ap_return_66(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_66),
    .ap_return_67(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_67),
    .ap_return_68(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_68),
    .ap_return_69(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_69),
    .ap_return_70(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_70),
    .ap_return_71(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_71),
    .ap_return_72(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_72),
    .ap_return_73(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_73),
    .ap_return_74(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_74),
    .ap_return_75(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_75),
    .ap_return_76(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_76),
    .ap_return_77(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_77),
    .ap_return_78(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_78),
    .ap_return_79(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_79),
    .ap_return_80(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_80),
    .ap_return_81(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_81),
    .ap_return_82(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_82),
    .ap_return_83(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_83),
    .ap_return_84(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_84),
    .ap_return_85(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_85),
    .ap_return_86(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_86),
    .ap_return_87(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_87),
    .ap_return_88(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_88),
    .ap_return_89(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_89),
    .ap_return_90(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_90),
    .ap_return_91(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_91),
    .ap_return_92(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_92),
    .ap_return_93(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_93),
    .ap_return_94(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_94),
    .ap_return_95(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_95),
    .ap_return_96(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_96),
    .ap_return_97(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_97),
    .ap_return_98(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_98),
    .ap_return_99(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_99)
);

global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_start),
    .ap_done(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done),
    .ap_continue(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue),
    .ap_idle(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_idle),
    .ap_ready(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready),
    .data_0_V_read(layer7_out_0_V_dout),
    .data_1_V_read(layer7_out_1_V_dout),
    .data_2_V_read(layer7_out_2_V_dout),
    .data_3_V_read(layer7_out_3_V_dout),
    .data_4_V_read(layer7_out_4_V_dout),
    .data_5_V_read(layer7_out_5_V_dout),
    .data_6_V_read(layer7_out_6_V_dout),
    .data_7_V_read(layer7_out_7_V_dout),
    .data_8_V_read(layer7_out_8_V_dout),
    .data_9_V_read(layer7_out_9_V_dout),
    .data_10_V_read(layer7_out_10_V_dout),
    .data_11_V_read(layer7_out_11_V_dout),
    .data_12_V_read(layer7_out_12_V_dout),
    .data_13_V_read(layer7_out_13_V_dout),
    .data_14_V_read(layer7_out_14_V_dout),
    .data_15_V_read(layer7_out_15_V_dout),
    .data_16_V_read(layer7_out_16_V_dout),
    .data_17_V_read(layer7_out_17_V_dout),
    .data_18_V_read(layer7_out_18_V_dout),
    .data_19_V_read(layer7_out_19_V_dout),
    .data_20_V_read(layer7_out_20_V_dout),
    .data_21_V_read(layer7_out_21_V_dout),
    .data_22_V_read(layer7_out_22_V_dout),
    .data_23_V_read(layer7_out_23_V_dout),
    .data_24_V_read(layer7_out_24_V_dout),
    .data_25_V_read(layer7_out_25_V_dout),
    .data_26_V_read(layer7_out_26_V_dout),
    .data_27_V_read(layer7_out_27_V_dout),
    .data_28_V_read(layer7_out_28_V_dout),
    .data_29_V_read(layer7_out_29_V_dout),
    .data_30_V_read(layer7_out_30_V_dout),
    .data_31_V_read(layer7_out_31_V_dout),
    .data_32_V_read(layer7_out_32_V_dout),
    .data_33_V_read(layer7_out_33_V_dout),
    .data_34_V_read(layer7_out_34_V_dout),
    .data_35_V_read(layer7_out_35_V_dout),
    .data_36_V_read(layer7_out_36_V_dout),
    .data_37_V_read(layer7_out_37_V_dout),
    .data_38_V_read(layer7_out_38_V_dout),
    .data_39_V_read(layer7_out_39_V_dout),
    .data_40_V_read(layer7_out_40_V_dout),
    .data_41_V_read(layer7_out_41_V_dout),
    .data_42_V_read(layer7_out_42_V_dout),
    .data_43_V_read(layer7_out_43_V_dout),
    .data_44_V_read(layer7_out_44_V_dout),
    .data_45_V_read(layer7_out_45_V_dout),
    .data_46_V_read(layer7_out_46_V_dout),
    .data_47_V_read(layer7_out_47_V_dout),
    .data_48_V_read(layer7_out_48_V_dout),
    .data_49_V_read(layer7_out_49_V_dout),
    .data_50_V_read(layer7_out_50_V_dout),
    .data_51_V_read(layer7_out_51_V_dout),
    .data_52_V_read(layer7_out_52_V_dout),
    .data_53_V_read(layer7_out_53_V_dout),
    .data_54_V_read(layer7_out_54_V_dout),
    .data_55_V_read(layer7_out_55_V_dout),
    .data_56_V_read(layer7_out_56_V_dout),
    .data_57_V_read(layer7_out_57_V_dout),
    .data_58_V_read(layer7_out_58_V_dout),
    .data_59_V_read(layer7_out_59_V_dout),
    .data_60_V_read(layer7_out_60_V_dout),
    .data_61_V_read(layer7_out_61_V_dout),
    .data_62_V_read(layer7_out_62_V_dout),
    .data_63_V_read(layer7_out_63_V_dout),
    .data_64_V_read(layer7_out_64_V_dout),
    .data_65_V_read(layer7_out_65_V_dout),
    .data_66_V_read(layer7_out_66_V_dout),
    .data_67_V_read(layer7_out_67_V_dout),
    .data_68_V_read(layer7_out_68_V_dout),
    .data_69_V_read(layer7_out_69_V_dout),
    .data_70_V_read(layer7_out_70_V_dout),
    .data_71_V_read(layer7_out_71_V_dout),
    .data_72_V_read(layer7_out_72_V_dout),
    .data_73_V_read(layer7_out_73_V_dout),
    .data_74_V_read(layer7_out_74_V_dout),
    .data_75_V_read(layer7_out_75_V_dout),
    .data_76_V_read(layer7_out_76_V_dout),
    .data_77_V_read(layer7_out_77_V_dout),
    .data_78_V_read(layer7_out_78_V_dout),
    .data_79_V_read(layer7_out_79_V_dout),
    .data_80_V_read(layer7_out_80_V_dout),
    .data_81_V_read(layer7_out_81_V_dout),
    .data_82_V_read(layer7_out_82_V_dout),
    .data_83_V_read(layer7_out_83_V_dout),
    .data_84_V_read(layer7_out_84_V_dout),
    .data_85_V_read(layer7_out_85_V_dout),
    .data_86_V_read(layer7_out_86_V_dout),
    .data_87_V_read(layer7_out_87_V_dout),
    .data_88_V_read(layer7_out_88_V_dout),
    .data_89_V_read(layer7_out_89_V_dout),
    .data_90_V_read(layer7_out_90_V_dout),
    .data_91_V_read(layer7_out_91_V_dout),
    .data_92_V_read(layer7_out_92_V_dout),
    .data_93_V_read(layer7_out_93_V_dout),
    .data_94_V_read(layer7_out_94_V_dout),
    .data_95_V_read(layer7_out_95_V_dout),
    .data_96_V_read(layer7_out_96_V_dout),
    .data_97_V_read(layer7_out_97_V_dout),
    .data_98_V_read(layer7_out_98_V_dout),
    .data_99_V_read(layer7_out_99_V_dout),
    .ap_return_0(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_return_0),
    .ap_return_1(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_return_1),
    .ap_return_2(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_return_2)
);

dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start),
    .ap_done(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done),
    .ap_continue(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue),
    .ap_idle(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle),
    .ap_ready(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready),
    .p_read(layer8_out_2_V_dout),
    .p_read1(layer8_out_3_V_dout),
    .p_read2(layer8_out_4_V_dout),
    .ap_return_0(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_0),
    .ap_return_1(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_1)
);

relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_start),
    .ap_done(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_done),
    .ap_continue(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_continue),
    .ap_idle(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_idle),
    .ap_ready(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_ready),
    .data_1_V_read(layer9_out_1_V_dout),
    .data_8_V_read(layer9_out_8_V_dout),
    .ap_return_0(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_return_1)
);

dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0 dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_start),
    .ap_done(dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_done),
    .ap_continue(dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_continue),
    .ap_idle(dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_idle),
    .ap_ready(dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_ready),
    .p_read(layer11_out_1_V_dout),
    .p_read1(layer11_out_8_V_dout),
    .ap_return(dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_return)
);

sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_s sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_start),
    .ap_done(sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_done),
    .ap_continue(sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_continue),
    .ap_idle(sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_idle),
    .ap_ready(sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_ready),
    .data_V_read(layer12_out_0_V_dout),
    .res_V(sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_res_V),
    .res_V_ap_vld(sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_res_V_ap_vld)
);

fifo_w1400_d2_A input_1_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(myproject_entry4_U0_input_1_V_out_din),
    .if_full_n(input_1_V_c_full_n),
    .if_write(myproject_entry4_U0_input_1_V_out_write),
    .if_dout(input_1_V_c_dout),
    .if_empty_n(input_1_V_c_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_data_V_read)
);

fifo_w16_d2_A layer15_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_0),
    .if_full_n(layer15_out_2_V_full_n),
    .if_write(ap_channel_done_layer15_out_2_V),
    .if_dout(layer15_out_2_V_dout),
    .if_empty_n(layer15_out_2_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_1),
    .if_full_n(layer15_out_6_V_full_n),
    .if_write(ap_channel_done_layer15_out_6_V),
    .if_dout(layer15_out_6_V_dout),
    .if_empty_n(layer15_out_6_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_2),
    .if_full_n(layer15_out_7_V_full_n),
    .if_write(ap_channel_done_layer15_out_7_V),
    .if_dout(layer15_out_7_V_dout),
    .if_empty_n(layer15_out_7_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_3),
    .if_full_n(layer15_out_12_V_full_n),
    .if_write(ap_channel_done_layer15_out_12_V),
    .if_dout(layer15_out_12_V_dout),
    .if_empty_n(layer15_out_12_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_4),
    .if_full_n(layer15_out_16_V_full_n),
    .if_write(ap_channel_done_layer15_out_16_V),
    .if_dout(layer15_out_16_V_dout),
    .if_empty_n(layer15_out_16_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_5),
    .if_full_n(layer15_out_17_V_full_n),
    .if_write(ap_channel_done_layer15_out_17_V),
    .if_dout(layer15_out_17_V_dout),
    .if_empty_n(layer15_out_17_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_6),
    .if_full_n(layer15_out_22_V_full_n),
    .if_write(ap_channel_done_layer15_out_22_V),
    .if_dout(layer15_out_22_V_dout),
    .if_empty_n(layer15_out_22_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_7),
    .if_full_n(layer15_out_26_V_full_n),
    .if_write(ap_channel_done_layer15_out_26_V),
    .if_dout(layer15_out_26_V_dout),
    .if_empty_n(layer15_out_26_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_8),
    .if_full_n(layer15_out_27_V_full_n),
    .if_write(ap_channel_done_layer15_out_27_V),
    .if_dout(layer15_out_27_V_dout),
    .if_empty_n(layer15_out_27_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_32_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_9),
    .if_full_n(layer15_out_32_V_full_n),
    .if_write(ap_channel_done_layer15_out_32_V),
    .if_dout(layer15_out_32_V_dout),
    .if_empty_n(layer15_out_32_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_36_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_10),
    .if_full_n(layer15_out_36_V_full_n),
    .if_write(ap_channel_done_layer15_out_36_V),
    .if_dout(layer15_out_36_V_dout),
    .if_empty_n(layer15_out_36_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_37_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_11),
    .if_full_n(layer15_out_37_V_full_n),
    .if_write(ap_channel_done_layer15_out_37_V),
    .if_dout(layer15_out_37_V_dout),
    .if_empty_n(layer15_out_37_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_42_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_12),
    .if_full_n(layer15_out_42_V_full_n),
    .if_write(ap_channel_done_layer15_out_42_V),
    .if_dout(layer15_out_42_V_dout),
    .if_empty_n(layer15_out_42_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_46_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_13),
    .if_full_n(layer15_out_46_V_full_n),
    .if_write(ap_channel_done_layer15_out_46_V),
    .if_dout(layer15_out_46_V_dout),
    .if_empty_n(layer15_out_46_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_47_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_14),
    .if_full_n(layer15_out_47_V_full_n),
    .if_write(ap_channel_done_layer15_out_47_V),
    .if_dout(layer15_out_47_V_dout),
    .if_empty_n(layer15_out_47_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_52_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_15),
    .if_full_n(layer15_out_52_V_full_n),
    .if_write(ap_channel_done_layer15_out_52_V),
    .if_dout(layer15_out_52_V_dout),
    .if_empty_n(layer15_out_52_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_56_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_16),
    .if_full_n(layer15_out_56_V_full_n),
    .if_write(ap_channel_done_layer15_out_56_V),
    .if_dout(layer15_out_56_V_dout),
    .if_empty_n(layer15_out_56_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_57_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_17),
    .if_full_n(layer15_out_57_V_full_n),
    .if_write(ap_channel_done_layer15_out_57_V),
    .if_dout(layer15_out_57_V_dout),
    .if_empty_n(layer15_out_57_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_62_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_18),
    .if_full_n(layer15_out_62_V_full_n),
    .if_write(ap_channel_done_layer15_out_62_V),
    .if_dout(layer15_out_62_V_dout),
    .if_empty_n(layer15_out_62_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_66_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_19),
    .if_full_n(layer15_out_66_V_full_n),
    .if_write(ap_channel_done_layer15_out_66_V),
    .if_dout(layer15_out_66_V_dout),
    .if_empty_n(layer15_out_66_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_67_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_20),
    .if_full_n(layer15_out_67_V_full_n),
    .if_write(ap_channel_done_layer15_out_67_V),
    .if_dout(layer15_out_67_V_dout),
    .if_empty_n(layer15_out_67_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_72_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_21),
    .if_full_n(layer15_out_72_V_full_n),
    .if_write(ap_channel_done_layer15_out_72_V),
    .if_dout(layer15_out_72_V_dout),
    .if_empty_n(layer15_out_72_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_76_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_22),
    .if_full_n(layer15_out_76_V_full_n),
    .if_write(ap_channel_done_layer15_out_76_V),
    .if_dout(layer15_out_76_V_dout),
    .if_empty_n(layer15_out_76_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_77_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_23),
    .if_full_n(layer15_out_77_V_full_n),
    .if_write(ap_channel_done_layer15_out_77_V),
    .if_dout(layer15_out_77_V_dout),
    .if_empty_n(layer15_out_77_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_82_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_24),
    .if_full_n(layer15_out_82_V_full_n),
    .if_write(ap_channel_done_layer15_out_82_V),
    .if_dout(layer15_out_82_V_dout),
    .if_empty_n(layer15_out_82_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_86_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_25),
    .if_full_n(layer15_out_86_V_full_n),
    .if_write(ap_channel_done_layer15_out_86_V),
    .if_dout(layer15_out_86_V_dout),
    .if_empty_n(layer15_out_86_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_87_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_26),
    .if_full_n(layer15_out_87_V_full_n),
    .if_write(ap_channel_done_layer15_out_87_V),
    .if_dout(layer15_out_87_V_dout),
    .if_empty_n(layer15_out_87_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_92_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_27),
    .if_full_n(layer15_out_92_V_full_n),
    .if_write(ap_channel_done_layer15_out_92_V),
    .if_dout(layer15_out_92_V_dout),
    .if_empty_n(layer15_out_92_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_96_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_28),
    .if_full_n(layer15_out_96_V_full_n),
    .if_write(ap_channel_done_layer15_out_96_V),
    .if_dout(layer15_out_96_V_dout),
    .if_empty_n(layer15_out_96_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w16_d2_A layer15_out_97_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_return_29),
    .if_full_n(layer15_out_97_V_full_n),
    .if_write(ap_channel_done_layer15_out_97_V),
    .if_dout(layer15_out_97_V_dout),
    .if_empty_n(layer15_out_97_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_0),
    .if_full_n(layer4_out_2_V_full_n),
    .if_write(ap_channel_done_layer4_out_2_V),
    .if_dout(layer4_out_2_V_dout),
    .if_empty_n(layer4_out_2_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_1),
    .if_full_n(layer4_out_6_V_full_n),
    .if_write(ap_channel_done_layer4_out_6_V),
    .if_dout(layer4_out_6_V_dout),
    .if_empty_n(layer4_out_6_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_2),
    .if_full_n(layer4_out_7_V_full_n),
    .if_write(ap_channel_done_layer4_out_7_V),
    .if_dout(layer4_out_7_V_dout),
    .if_empty_n(layer4_out_7_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_3),
    .if_full_n(layer4_out_12_V_full_n),
    .if_write(ap_channel_done_layer4_out_12_V),
    .if_dout(layer4_out_12_V_dout),
    .if_empty_n(layer4_out_12_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_4),
    .if_full_n(layer4_out_16_V_full_n),
    .if_write(ap_channel_done_layer4_out_16_V),
    .if_dout(layer4_out_16_V_dout),
    .if_empty_n(layer4_out_16_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_5),
    .if_full_n(layer4_out_17_V_full_n),
    .if_write(ap_channel_done_layer4_out_17_V),
    .if_dout(layer4_out_17_V_dout),
    .if_empty_n(layer4_out_17_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_6),
    .if_full_n(layer4_out_22_V_full_n),
    .if_write(ap_channel_done_layer4_out_22_V),
    .if_dout(layer4_out_22_V_dout),
    .if_empty_n(layer4_out_22_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_7),
    .if_full_n(layer4_out_26_V_full_n),
    .if_write(ap_channel_done_layer4_out_26_V),
    .if_dout(layer4_out_26_V_dout),
    .if_empty_n(layer4_out_26_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_8),
    .if_full_n(layer4_out_27_V_full_n),
    .if_write(ap_channel_done_layer4_out_27_V),
    .if_dout(layer4_out_27_V_dout),
    .if_empty_n(layer4_out_27_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_32_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_9),
    .if_full_n(layer4_out_32_V_full_n),
    .if_write(ap_channel_done_layer4_out_32_V),
    .if_dout(layer4_out_32_V_dout),
    .if_empty_n(layer4_out_32_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_36_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_10),
    .if_full_n(layer4_out_36_V_full_n),
    .if_write(ap_channel_done_layer4_out_36_V),
    .if_dout(layer4_out_36_V_dout),
    .if_empty_n(layer4_out_36_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_37_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_11),
    .if_full_n(layer4_out_37_V_full_n),
    .if_write(ap_channel_done_layer4_out_37_V),
    .if_dout(layer4_out_37_V_dout),
    .if_empty_n(layer4_out_37_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_42_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_12),
    .if_full_n(layer4_out_42_V_full_n),
    .if_write(ap_channel_done_layer4_out_42_V),
    .if_dout(layer4_out_42_V_dout),
    .if_empty_n(layer4_out_42_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_46_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_13),
    .if_full_n(layer4_out_46_V_full_n),
    .if_write(ap_channel_done_layer4_out_46_V),
    .if_dout(layer4_out_46_V_dout),
    .if_empty_n(layer4_out_46_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_47_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_14),
    .if_full_n(layer4_out_47_V_full_n),
    .if_write(ap_channel_done_layer4_out_47_V),
    .if_dout(layer4_out_47_V_dout),
    .if_empty_n(layer4_out_47_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_52_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_15),
    .if_full_n(layer4_out_52_V_full_n),
    .if_write(ap_channel_done_layer4_out_52_V),
    .if_dout(layer4_out_52_V_dout),
    .if_empty_n(layer4_out_52_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_56_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_16),
    .if_full_n(layer4_out_56_V_full_n),
    .if_write(ap_channel_done_layer4_out_56_V),
    .if_dout(layer4_out_56_V_dout),
    .if_empty_n(layer4_out_56_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_57_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_17),
    .if_full_n(layer4_out_57_V_full_n),
    .if_write(ap_channel_done_layer4_out_57_V),
    .if_dout(layer4_out_57_V_dout),
    .if_empty_n(layer4_out_57_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_62_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_18),
    .if_full_n(layer4_out_62_V_full_n),
    .if_write(ap_channel_done_layer4_out_62_V),
    .if_dout(layer4_out_62_V_dout),
    .if_empty_n(layer4_out_62_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_66_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_19),
    .if_full_n(layer4_out_66_V_full_n),
    .if_write(ap_channel_done_layer4_out_66_V),
    .if_dout(layer4_out_66_V_dout),
    .if_empty_n(layer4_out_66_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_67_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_20),
    .if_full_n(layer4_out_67_V_full_n),
    .if_write(ap_channel_done_layer4_out_67_V),
    .if_dout(layer4_out_67_V_dout),
    .if_empty_n(layer4_out_67_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_72_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_21),
    .if_full_n(layer4_out_72_V_full_n),
    .if_write(ap_channel_done_layer4_out_72_V),
    .if_dout(layer4_out_72_V_dout),
    .if_empty_n(layer4_out_72_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_76_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_22),
    .if_full_n(layer4_out_76_V_full_n),
    .if_write(ap_channel_done_layer4_out_76_V),
    .if_dout(layer4_out_76_V_dout),
    .if_empty_n(layer4_out_76_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_77_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_23),
    .if_full_n(layer4_out_77_V_full_n),
    .if_write(ap_channel_done_layer4_out_77_V),
    .if_dout(layer4_out_77_V_dout),
    .if_empty_n(layer4_out_77_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_82_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_24),
    .if_full_n(layer4_out_82_V_full_n),
    .if_write(ap_channel_done_layer4_out_82_V),
    .if_dout(layer4_out_82_V_dout),
    .if_empty_n(layer4_out_82_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_86_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_25),
    .if_full_n(layer4_out_86_V_full_n),
    .if_write(ap_channel_done_layer4_out_86_V),
    .if_dout(layer4_out_86_V_dout),
    .if_empty_n(layer4_out_86_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_87_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_26),
    .if_full_n(layer4_out_87_V_full_n),
    .if_write(ap_channel_done_layer4_out_87_V),
    .if_dout(layer4_out_87_V_dout),
    .if_empty_n(layer4_out_87_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_92_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_27),
    .if_full_n(layer4_out_92_V_full_n),
    .if_write(ap_channel_done_layer4_out_92_V),
    .if_dout(layer4_out_92_V_dout),
    .if_empty_n(layer4_out_92_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_96_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_28),
    .if_full_n(layer4_out_96_V_full_n),
    .if_write(ap_channel_done_layer4_out_96_V),
    .if_dout(layer4_out_96_V_dout),
    .if_empty_n(layer4_out_96_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w8_d2_A layer4_out_97_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_return_29),
    .if_full_n(layer4_out_97_V_full_n),
    .if_write(ap_channel_done_layer4_out_97_V),
    .if_dout(layer4_out_97_V_dout),
    .if_empty_n(layer4_out_97_V_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_0),
    .if_full_n(layer16_out_2_V_full_n),
    .if_write(ap_channel_done_layer16_out_2_V),
    .if_dout(layer16_out_2_V_dout),
    .if_empty_n(layer16_out_2_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_1),
    .if_full_n(layer16_out_3_V_full_n),
    .if_write(ap_channel_done_layer16_out_3_V),
    .if_dout(layer16_out_3_V_dout),
    .if_empty_n(layer16_out_3_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_2),
    .if_full_n(layer16_out_4_V_full_n),
    .if_write(ap_channel_done_layer16_out_4_V),
    .if_dout(layer16_out_4_V_dout),
    .if_empty_n(layer16_out_4_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_3),
    .if_full_n(layer16_out_12_V_full_n),
    .if_write(ap_channel_done_layer16_out_12_V),
    .if_dout(layer16_out_12_V_dout),
    .if_empty_n(layer16_out_12_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_4),
    .if_full_n(layer16_out_13_V_full_n),
    .if_write(ap_channel_done_layer16_out_13_V),
    .if_dout(layer16_out_13_V_dout),
    .if_empty_n(layer16_out_13_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_5),
    .if_full_n(layer16_out_14_V_full_n),
    .if_write(ap_channel_done_layer16_out_14_V),
    .if_dout(layer16_out_14_V_dout),
    .if_empty_n(layer16_out_14_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_6),
    .if_full_n(layer16_out_22_V_full_n),
    .if_write(ap_channel_done_layer16_out_22_V),
    .if_dout(layer16_out_22_V_dout),
    .if_empty_n(layer16_out_22_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_7),
    .if_full_n(layer16_out_23_V_full_n),
    .if_write(ap_channel_done_layer16_out_23_V),
    .if_dout(layer16_out_23_V_dout),
    .if_empty_n(layer16_out_23_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_8),
    .if_full_n(layer16_out_24_V_full_n),
    .if_write(ap_channel_done_layer16_out_24_V),
    .if_dout(layer16_out_24_V_dout),
    .if_empty_n(layer16_out_24_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_32_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_9),
    .if_full_n(layer16_out_32_V_full_n),
    .if_write(ap_channel_done_layer16_out_32_V),
    .if_dout(layer16_out_32_V_dout),
    .if_empty_n(layer16_out_32_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_33_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_10),
    .if_full_n(layer16_out_33_V_full_n),
    .if_write(ap_channel_done_layer16_out_33_V),
    .if_dout(layer16_out_33_V_dout),
    .if_empty_n(layer16_out_33_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_34_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_11),
    .if_full_n(layer16_out_34_V_full_n),
    .if_write(ap_channel_done_layer16_out_34_V),
    .if_dout(layer16_out_34_V_dout),
    .if_empty_n(layer16_out_34_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_42_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_12),
    .if_full_n(layer16_out_42_V_full_n),
    .if_write(ap_channel_done_layer16_out_42_V),
    .if_dout(layer16_out_42_V_dout),
    .if_empty_n(layer16_out_42_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_43_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_13),
    .if_full_n(layer16_out_43_V_full_n),
    .if_write(ap_channel_done_layer16_out_43_V),
    .if_dout(layer16_out_43_V_dout),
    .if_empty_n(layer16_out_43_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_44_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_14),
    .if_full_n(layer16_out_44_V_full_n),
    .if_write(ap_channel_done_layer16_out_44_V),
    .if_dout(layer16_out_44_V_dout),
    .if_empty_n(layer16_out_44_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_52_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_15),
    .if_full_n(layer16_out_52_V_full_n),
    .if_write(ap_channel_done_layer16_out_52_V),
    .if_dout(layer16_out_52_V_dout),
    .if_empty_n(layer16_out_52_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_53_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_16),
    .if_full_n(layer16_out_53_V_full_n),
    .if_write(ap_channel_done_layer16_out_53_V),
    .if_dout(layer16_out_53_V_dout),
    .if_empty_n(layer16_out_53_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_54_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_17),
    .if_full_n(layer16_out_54_V_full_n),
    .if_write(ap_channel_done_layer16_out_54_V),
    .if_dout(layer16_out_54_V_dout),
    .if_empty_n(layer16_out_54_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_62_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_18),
    .if_full_n(layer16_out_62_V_full_n),
    .if_write(ap_channel_done_layer16_out_62_V),
    .if_dout(layer16_out_62_V_dout),
    .if_empty_n(layer16_out_62_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_63_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_19),
    .if_full_n(layer16_out_63_V_full_n),
    .if_write(ap_channel_done_layer16_out_63_V),
    .if_dout(layer16_out_63_V_dout),
    .if_empty_n(layer16_out_63_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_64_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_20),
    .if_full_n(layer16_out_64_V_full_n),
    .if_write(ap_channel_done_layer16_out_64_V),
    .if_dout(layer16_out_64_V_dout),
    .if_empty_n(layer16_out_64_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_72_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_21),
    .if_full_n(layer16_out_72_V_full_n),
    .if_write(ap_channel_done_layer16_out_72_V),
    .if_dout(layer16_out_72_V_dout),
    .if_empty_n(layer16_out_72_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_73_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_22),
    .if_full_n(layer16_out_73_V_full_n),
    .if_write(ap_channel_done_layer16_out_73_V),
    .if_dout(layer16_out_73_V_dout),
    .if_empty_n(layer16_out_73_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_74_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_23),
    .if_full_n(layer16_out_74_V_full_n),
    .if_write(ap_channel_done_layer16_out_74_V),
    .if_dout(layer16_out_74_V_dout),
    .if_empty_n(layer16_out_74_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_82_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_24),
    .if_full_n(layer16_out_82_V_full_n),
    .if_write(ap_channel_done_layer16_out_82_V),
    .if_dout(layer16_out_82_V_dout),
    .if_empty_n(layer16_out_82_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_83_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_25),
    .if_full_n(layer16_out_83_V_full_n),
    .if_write(ap_channel_done_layer16_out_83_V),
    .if_dout(layer16_out_83_V_dout),
    .if_empty_n(layer16_out_83_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_84_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_26),
    .if_full_n(layer16_out_84_V_full_n),
    .if_write(ap_channel_done_layer16_out_84_V),
    .if_dout(layer16_out_84_V_dout),
    .if_empty_n(layer16_out_84_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_92_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_27),
    .if_full_n(layer16_out_92_V_full_n),
    .if_write(ap_channel_done_layer16_out_92_V),
    .if_dout(layer16_out_92_V_dout),
    .if_empty_n(layer16_out_92_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_93_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_28),
    .if_full_n(layer16_out_93_V_full_n),
    .if_write(ap_channel_done_layer16_out_93_V),
    .if_dout(layer16_out_93_V_dout),
    .if_empty_n(layer16_out_93_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w16_d2_A layer16_out_94_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_return_29),
    .if_full_n(layer16_out_94_V_full_n),
    .if_write(ap_channel_done_layer16_out_94_V),
    .if_dout(layer16_out_94_V_dout),
    .if_empty_n(layer16_out_94_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_0),
    .if_full_n(layer7_out_0_V_full_n),
    .if_write(ap_channel_done_layer7_out_0_V),
    .if_dout(layer7_out_0_V_dout),
    .if_empty_n(layer7_out_0_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_1),
    .if_full_n(layer7_out_1_V_full_n),
    .if_write(ap_channel_done_layer7_out_1_V),
    .if_dout(layer7_out_1_V_dout),
    .if_empty_n(layer7_out_1_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_2),
    .if_full_n(layer7_out_2_V_full_n),
    .if_write(ap_channel_done_layer7_out_2_V),
    .if_dout(layer7_out_2_V_dout),
    .if_empty_n(layer7_out_2_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_3),
    .if_full_n(layer7_out_3_V_full_n),
    .if_write(ap_channel_done_layer7_out_3_V),
    .if_dout(layer7_out_3_V_dout),
    .if_empty_n(layer7_out_3_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_4),
    .if_full_n(layer7_out_4_V_full_n),
    .if_write(ap_channel_done_layer7_out_4_V),
    .if_dout(layer7_out_4_V_dout),
    .if_empty_n(layer7_out_4_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_5),
    .if_full_n(layer7_out_5_V_full_n),
    .if_write(ap_channel_done_layer7_out_5_V),
    .if_dout(layer7_out_5_V_dout),
    .if_empty_n(layer7_out_5_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_6),
    .if_full_n(layer7_out_6_V_full_n),
    .if_write(ap_channel_done_layer7_out_6_V),
    .if_dout(layer7_out_6_V_dout),
    .if_empty_n(layer7_out_6_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_7),
    .if_full_n(layer7_out_7_V_full_n),
    .if_write(ap_channel_done_layer7_out_7_V),
    .if_dout(layer7_out_7_V_dout),
    .if_empty_n(layer7_out_7_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_8),
    .if_full_n(layer7_out_8_V_full_n),
    .if_write(ap_channel_done_layer7_out_8_V),
    .if_dout(layer7_out_8_V_dout),
    .if_empty_n(layer7_out_8_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_9),
    .if_full_n(layer7_out_9_V_full_n),
    .if_write(ap_channel_done_layer7_out_9_V),
    .if_dout(layer7_out_9_V_dout),
    .if_empty_n(layer7_out_9_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_10),
    .if_full_n(layer7_out_10_V_full_n),
    .if_write(ap_channel_done_layer7_out_10_V),
    .if_dout(layer7_out_10_V_dout),
    .if_empty_n(layer7_out_10_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_11),
    .if_full_n(layer7_out_11_V_full_n),
    .if_write(ap_channel_done_layer7_out_11_V),
    .if_dout(layer7_out_11_V_dout),
    .if_empty_n(layer7_out_11_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_12),
    .if_full_n(layer7_out_12_V_full_n),
    .if_write(ap_channel_done_layer7_out_12_V),
    .if_dout(layer7_out_12_V_dout),
    .if_empty_n(layer7_out_12_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_13),
    .if_full_n(layer7_out_13_V_full_n),
    .if_write(ap_channel_done_layer7_out_13_V),
    .if_dout(layer7_out_13_V_dout),
    .if_empty_n(layer7_out_13_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_14),
    .if_full_n(layer7_out_14_V_full_n),
    .if_write(ap_channel_done_layer7_out_14_V),
    .if_dout(layer7_out_14_V_dout),
    .if_empty_n(layer7_out_14_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_15),
    .if_full_n(layer7_out_15_V_full_n),
    .if_write(ap_channel_done_layer7_out_15_V),
    .if_dout(layer7_out_15_V_dout),
    .if_empty_n(layer7_out_15_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_16),
    .if_full_n(layer7_out_16_V_full_n),
    .if_write(ap_channel_done_layer7_out_16_V),
    .if_dout(layer7_out_16_V_dout),
    .if_empty_n(layer7_out_16_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_17),
    .if_full_n(layer7_out_17_V_full_n),
    .if_write(ap_channel_done_layer7_out_17_V),
    .if_dout(layer7_out_17_V_dout),
    .if_empty_n(layer7_out_17_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_18),
    .if_full_n(layer7_out_18_V_full_n),
    .if_write(ap_channel_done_layer7_out_18_V),
    .if_dout(layer7_out_18_V_dout),
    .if_empty_n(layer7_out_18_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_19),
    .if_full_n(layer7_out_19_V_full_n),
    .if_write(ap_channel_done_layer7_out_19_V),
    .if_dout(layer7_out_19_V_dout),
    .if_empty_n(layer7_out_19_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_20),
    .if_full_n(layer7_out_20_V_full_n),
    .if_write(ap_channel_done_layer7_out_20_V),
    .if_dout(layer7_out_20_V_dout),
    .if_empty_n(layer7_out_20_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_21),
    .if_full_n(layer7_out_21_V_full_n),
    .if_write(ap_channel_done_layer7_out_21_V),
    .if_dout(layer7_out_21_V_dout),
    .if_empty_n(layer7_out_21_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_22),
    .if_full_n(layer7_out_22_V_full_n),
    .if_write(ap_channel_done_layer7_out_22_V),
    .if_dout(layer7_out_22_V_dout),
    .if_empty_n(layer7_out_22_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_23),
    .if_full_n(layer7_out_23_V_full_n),
    .if_write(ap_channel_done_layer7_out_23_V),
    .if_dout(layer7_out_23_V_dout),
    .if_empty_n(layer7_out_23_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_24),
    .if_full_n(layer7_out_24_V_full_n),
    .if_write(ap_channel_done_layer7_out_24_V),
    .if_dout(layer7_out_24_V_dout),
    .if_empty_n(layer7_out_24_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_25),
    .if_full_n(layer7_out_25_V_full_n),
    .if_write(ap_channel_done_layer7_out_25_V),
    .if_dout(layer7_out_25_V_dout),
    .if_empty_n(layer7_out_25_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_26),
    .if_full_n(layer7_out_26_V_full_n),
    .if_write(ap_channel_done_layer7_out_26_V),
    .if_dout(layer7_out_26_V_dout),
    .if_empty_n(layer7_out_26_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_27),
    .if_full_n(layer7_out_27_V_full_n),
    .if_write(ap_channel_done_layer7_out_27_V),
    .if_dout(layer7_out_27_V_dout),
    .if_empty_n(layer7_out_27_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_28),
    .if_full_n(layer7_out_28_V_full_n),
    .if_write(ap_channel_done_layer7_out_28_V),
    .if_dout(layer7_out_28_V_dout),
    .if_empty_n(layer7_out_28_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_29),
    .if_full_n(layer7_out_29_V_full_n),
    .if_write(ap_channel_done_layer7_out_29_V),
    .if_dout(layer7_out_29_V_dout),
    .if_empty_n(layer7_out_29_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_30),
    .if_full_n(layer7_out_30_V_full_n),
    .if_write(ap_channel_done_layer7_out_30_V),
    .if_dout(layer7_out_30_V_dout),
    .if_empty_n(layer7_out_30_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_31),
    .if_full_n(layer7_out_31_V_full_n),
    .if_write(ap_channel_done_layer7_out_31_V),
    .if_dout(layer7_out_31_V_dout),
    .if_empty_n(layer7_out_31_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_32_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_32),
    .if_full_n(layer7_out_32_V_full_n),
    .if_write(ap_channel_done_layer7_out_32_V),
    .if_dout(layer7_out_32_V_dout),
    .if_empty_n(layer7_out_32_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_33_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_33),
    .if_full_n(layer7_out_33_V_full_n),
    .if_write(ap_channel_done_layer7_out_33_V),
    .if_dout(layer7_out_33_V_dout),
    .if_empty_n(layer7_out_33_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_34_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_34),
    .if_full_n(layer7_out_34_V_full_n),
    .if_write(ap_channel_done_layer7_out_34_V),
    .if_dout(layer7_out_34_V_dout),
    .if_empty_n(layer7_out_34_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_35_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_35),
    .if_full_n(layer7_out_35_V_full_n),
    .if_write(ap_channel_done_layer7_out_35_V),
    .if_dout(layer7_out_35_V_dout),
    .if_empty_n(layer7_out_35_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_36_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_36),
    .if_full_n(layer7_out_36_V_full_n),
    .if_write(ap_channel_done_layer7_out_36_V),
    .if_dout(layer7_out_36_V_dout),
    .if_empty_n(layer7_out_36_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_37_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_37),
    .if_full_n(layer7_out_37_V_full_n),
    .if_write(ap_channel_done_layer7_out_37_V),
    .if_dout(layer7_out_37_V_dout),
    .if_empty_n(layer7_out_37_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_38_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_38),
    .if_full_n(layer7_out_38_V_full_n),
    .if_write(ap_channel_done_layer7_out_38_V),
    .if_dout(layer7_out_38_V_dout),
    .if_empty_n(layer7_out_38_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_39_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_39),
    .if_full_n(layer7_out_39_V_full_n),
    .if_write(ap_channel_done_layer7_out_39_V),
    .if_dout(layer7_out_39_V_dout),
    .if_empty_n(layer7_out_39_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_40_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_40),
    .if_full_n(layer7_out_40_V_full_n),
    .if_write(ap_channel_done_layer7_out_40_V),
    .if_dout(layer7_out_40_V_dout),
    .if_empty_n(layer7_out_40_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_41_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_41),
    .if_full_n(layer7_out_41_V_full_n),
    .if_write(ap_channel_done_layer7_out_41_V),
    .if_dout(layer7_out_41_V_dout),
    .if_empty_n(layer7_out_41_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_42_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_42),
    .if_full_n(layer7_out_42_V_full_n),
    .if_write(ap_channel_done_layer7_out_42_V),
    .if_dout(layer7_out_42_V_dout),
    .if_empty_n(layer7_out_42_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_43_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_43),
    .if_full_n(layer7_out_43_V_full_n),
    .if_write(ap_channel_done_layer7_out_43_V),
    .if_dout(layer7_out_43_V_dout),
    .if_empty_n(layer7_out_43_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_44_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_44),
    .if_full_n(layer7_out_44_V_full_n),
    .if_write(ap_channel_done_layer7_out_44_V),
    .if_dout(layer7_out_44_V_dout),
    .if_empty_n(layer7_out_44_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_45_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_45),
    .if_full_n(layer7_out_45_V_full_n),
    .if_write(ap_channel_done_layer7_out_45_V),
    .if_dout(layer7_out_45_V_dout),
    .if_empty_n(layer7_out_45_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_46_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_46),
    .if_full_n(layer7_out_46_V_full_n),
    .if_write(ap_channel_done_layer7_out_46_V),
    .if_dout(layer7_out_46_V_dout),
    .if_empty_n(layer7_out_46_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_47_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_47),
    .if_full_n(layer7_out_47_V_full_n),
    .if_write(ap_channel_done_layer7_out_47_V),
    .if_dout(layer7_out_47_V_dout),
    .if_empty_n(layer7_out_47_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_48_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_48),
    .if_full_n(layer7_out_48_V_full_n),
    .if_write(ap_channel_done_layer7_out_48_V),
    .if_dout(layer7_out_48_V_dout),
    .if_empty_n(layer7_out_48_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_49_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_49),
    .if_full_n(layer7_out_49_V_full_n),
    .if_write(ap_channel_done_layer7_out_49_V),
    .if_dout(layer7_out_49_V_dout),
    .if_empty_n(layer7_out_49_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_50_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_50),
    .if_full_n(layer7_out_50_V_full_n),
    .if_write(ap_channel_done_layer7_out_50_V),
    .if_dout(layer7_out_50_V_dout),
    .if_empty_n(layer7_out_50_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_51_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_51),
    .if_full_n(layer7_out_51_V_full_n),
    .if_write(ap_channel_done_layer7_out_51_V),
    .if_dout(layer7_out_51_V_dout),
    .if_empty_n(layer7_out_51_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_52_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_52),
    .if_full_n(layer7_out_52_V_full_n),
    .if_write(ap_channel_done_layer7_out_52_V),
    .if_dout(layer7_out_52_V_dout),
    .if_empty_n(layer7_out_52_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_53_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_53),
    .if_full_n(layer7_out_53_V_full_n),
    .if_write(ap_channel_done_layer7_out_53_V),
    .if_dout(layer7_out_53_V_dout),
    .if_empty_n(layer7_out_53_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_54_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_54),
    .if_full_n(layer7_out_54_V_full_n),
    .if_write(ap_channel_done_layer7_out_54_V),
    .if_dout(layer7_out_54_V_dout),
    .if_empty_n(layer7_out_54_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_55_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_55),
    .if_full_n(layer7_out_55_V_full_n),
    .if_write(ap_channel_done_layer7_out_55_V),
    .if_dout(layer7_out_55_V_dout),
    .if_empty_n(layer7_out_55_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_56_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_56),
    .if_full_n(layer7_out_56_V_full_n),
    .if_write(ap_channel_done_layer7_out_56_V),
    .if_dout(layer7_out_56_V_dout),
    .if_empty_n(layer7_out_56_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_57_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_57),
    .if_full_n(layer7_out_57_V_full_n),
    .if_write(ap_channel_done_layer7_out_57_V),
    .if_dout(layer7_out_57_V_dout),
    .if_empty_n(layer7_out_57_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_58_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_58),
    .if_full_n(layer7_out_58_V_full_n),
    .if_write(ap_channel_done_layer7_out_58_V),
    .if_dout(layer7_out_58_V_dout),
    .if_empty_n(layer7_out_58_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_59_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_59),
    .if_full_n(layer7_out_59_V_full_n),
    .if_write(ap_channel_done_layer7_out_59_V),
    .if_dout(layer7_out_59_V_dout),
    .if_empty_n(layer7_out_59_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_60_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_60),
    .if_full_n(layer7_out_60_V_full_n),
    .if_write(ap_channel_done_layer7_out_60_V),
    .if_dout(layer7_out_60_V_dout),
    .if_empty_n(layer7_out_60_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_61_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_61),
    .if_full_n(layer7_out_61_V_full_n),
    .if_write(ap_channel_done_layer7_out_61_V),
    .if_dout(layer7_out_61_V_dout),
    .if_empty_n(layer7_out_61_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_62_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_62),
    .if_full_n(layer7_out_62_V_full_n),
    .if_write(ap_channel_done_layer7_out_62_V),
    .if_dout(layer7_out_62_V_dout),
    .if_empty_n(layer7_out_62_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_63_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_63),
    .if_full_n(layer7_out_63_V_full_n),
    .if_write(ap_channel_done_layer7_out_63_V),
    .if_dout(layer7_out_63_V_dout),
    .if_empty_n(layer7_out_63_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_64_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_64),
    .if_full_n(layer7_out_64_V_full_n),
    .if_write(ap_channel_done_layer7_out_64_V),
    .if_dout(layer7_out_64_V_dout),
    .if_empty_n(layer7_out_64_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_65_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_65),
    .if_full_n(layer7_out_65_V_full_n),
    .if_write(ap_channel_done_layer7_out_65_V),
    .if_dout(layer7_out_65_V_dout),
    .if_empty_n(layer7_out_65_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_66_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_66),
    .if_full_n(layer7_out_66_V_full_n),
    .if_write(ap_channel_done_layer7_out_66_V),
    .if_dout(layer7_out_66_V_dout),
    .if_empty_n(layer7_out_66_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_67_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_67),
    .if_full_n(layer7_out_67_V_full_n),
    .if_write(ap_channel_done_layer7_out_67_V),
    .if_dout(layer7_out_67_V_dout),
    .if_empty_n(layer7_out_67_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_68_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_68),
    .if_full_n(layer7_out_68_V_full_n),
    .if_write(ap_channel_done_layer7_out_68_V),
    .if_dout(layer7_out_68_V_dout),
    .if_empty_n(layer7_out_68_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_69_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_69),
    .if_full_n(layer7_out_69_V_full_n),
    .if_write(ap_channel_done_layer7_out_69_V),
    .if_dout(layer7_out_69_V_dout),
    .if_empty_n(layer7_out_69_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_70_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_70),
    .if_full_n(layer7_out_70_V_full_n),
    .if_write(ap_channel_done_layer7_out_70_V),
    .if_dout(layer7_out_70_V_dout),
    .if_empty_n(layer7_out_70_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_71_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_71),
    .if_full_n(layer7_out_71_V_full_n),
    .if_write(ap_channel_done_layer7_out_71_V),
    .if_dout(layer7_out_71_V_dout),
    .if_empty_n(layer7_out_71_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_72_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_72),
    .if_full_n(layer7_out_72_V_full_n),
    .if_write(ap_channel_done_layer7_out_72_V),
    .if_dout(layer7_out_72_V_dout),
    .if_empty_n(layer7_out_72_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_73_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_73),
    .if_full_n(layer7_out_73_V_full_n),
    .if_write(ap_channel_done_layer7_out_73_V),
    .if_dout(layer7_out_73_V_dout),
    .if_empty_n(layer7_out_73_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_74_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_74),
    .if_full_n(layer7_out_74_V_full_n),
    .if_write(ap_channel_done_layer7_out_74_V),
    .if_dout(layer7_out_74_V_dout),
    .if_empty_n(layer7_out_74_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_75_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_75),
    .if_full_n(layer7_out_75_V_full_n),
    .if_write(ap_channel_done_layer7_out_75_V),
    .if_dout(layer7_out_75_V_dout),
    .if_empty_n(layer7_out_75_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_76_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_76),
    .if_full_n(layer7_out_76_V_full_n),
    .if_write(ap_channel_done_layer7_out_76_V),
    .if_dout(layer7_out_76_V_dout),
    .if_empty_n(layer7_out_76_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_77_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_77),
    .if_full_n(layer7_out_77_V_full_n),
    .if_write(ap_channel_done_layer7_out_77_V),
    .if_dout(layer7_out_77_V_dout),
    .if_empty_n(layer7_out_77_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_78_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_78),
    .if_full_n(layer7_out_78_V_full_n),
    .if_write(ap_channel_done_layer7_out_78_V),
    .if_dout(layer7_out_78_V_dout),
    .if_empty_n(layer7_out_78_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_79_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_79),
    .if_full_n(layer7_out_79_V_full_n),
    .if_write(ap_channel_done_layer7_out_79_V),
    .if_dout(layer7_out_79_V_dout),
    .if_empty_n(layer7_out_79_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_80_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_80),
    .if_full_n(layer7_out_80_V_full_n),
    .if_write(ap_channel_done_layer7_out_80_V),
    .if_dout(layer7_out_80_V_dout),
    .if_empty_n(layer7_out_80_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_81_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_81),
    .if_full_n(layer7_out_81_V_full_n),
    .if_write(ap_channel_done_layer7_out_81_V),
    .if_dout(layer7_out_81_V_dout),
    .if_empty_n(layer7_out_81_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_82_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_82),
    .if_full_n(layer7_out_82_V_full_n),
    .if_write(ap_channel_done_layer7_out_82_V),
    .if_dout(layer7_out_82_V_dout),
    .if_empty_n(layer7_out_82_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_83_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_83),
    .if_full_n(layer7_out_83_V_full_n),
    .if_write(ap_channel_done_layer7_out_83_V),
    .if_dout(layer7_out_83_V_dout),
    .if_empty_n(layer7_out_83_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_84_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_84),
    .if_full_n(layer7_out_84_V_full_n),
    .if_write(ap_channel_done_layer7_out_84_V),
    .if_dout(layer7_out_84_V_dout),
    .if_empty_n(layer7_out_84_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_85_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_85),
    .if_full_n(layer7_out_85_V_full_n),
    .if_write(ap_channel_done_layer7_out_85_V),
    .if_dout(layer7_out_85_V_dout),
    .if_empty_n(layer7_out_85_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_86_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_86),
    .if_full_n(layer7_out_86_V_full_n),
    .if_write(ap_channel_done_layer7_out_86_V),
    .if_dout(layer7_out_86_V_dout),
    .if_empty_n(layer7_out_86_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_87_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_87),
    .if_full_n(layer7_out_87_V_full_n),
    .if_write(ap_channel_done_layer7_out_87_V),
    .if_dout(layer7_out_87_V_dout),
    .if_empty_n(layer7_out_87_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_88_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_88),
    .if_full_n(layer7_out_88_V_full_n),
    .if_write(ap_channel_done_layer7_out_88_V),
    .if_dout(layer7_out_88_V_dout),
    .if_empty_n(layer7_out_88_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_89_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_89),
    .if_full_n(layer7_out_89_V_full_n),
    .if_write(ap_channel_done_layer7_out_89_V),
    .if_dout(layer7_out_89_V_dout),
    .if_empty_n(layer7_out_89_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_90_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_90),
    .if_full_n(layer7_out_90_V_full_n),
    .if_write(ap_channel_done_layer7_out_90_V),
    .if_dout(layer7_out_90_V_dout),
    .if_empty_n(layer7_out_90_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_91_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_91),
    .if_full_n(layer7_out_91_V_full_n),
    .if_write(ap_channel_done_layer7_out_91_V),
    .if_dout(layer7_out_91_V_dout),
    .if_empty_n(layer7_out_91_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_92_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_92),
    .if_full_n(layer7_out_92_V_full_n),
    .if_write(ap_channel_done_layer7_out_92_V),
    .if_dout(layer7_out_92_V_dout),
    .if_empty_n(layer7_out_92_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_93_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_93),
    .if_full_n(layer7_out_93_V_full_n),
    .if_write(ap_channel_done_layer7_out_93_V),
    .if_dout(layer7_out_93_V_dout),
    .if_empty_n(layer7_out_93_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_94_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_94),
    .if_full_n(layer7_out_94_V_full_n),
    .if_write(ap_channel_done_layer7_out_94_V),
    .if_dout(layer7_out_94_V_dout),
    .if_empty_n(layer7_out_94_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_95_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_95),
    .if_full_n(layer7_out_95_V_full_n),
    .if_write(ap_channel_done_layer7_out_95_V),
    .if_dout(layer7_out_95_V_dout),
    .if_empty_n(layer7_out_95_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_96_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_96),
    .if_full_n(layer7_out_96_V_full_n),
    .if_write(ap_channel_done_layer7_out_96_V),
    .if_dout(layer7_out_96_V_dout),
    .if_empty_n(layer7_out_96_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_97_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_97),
    .if_full_n(layer7_out_97_V_full_n),
    .if_write(ap_channel_done_layer7_out_97_V),
    .if_dout(layer7_out_97_V_dout),
    .if_empty_n(layer7_out_97_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_98_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_98),
    .if_full_n(layer7_out_98_V_full_n),
    .if_write(ap_channel_done_layer7_out_98_V),
    .if_dout(layer7_out_98_V_dout),
    .if_empty_n(layer7_out_98_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w8_d2_A layer7_out_99_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_return_99),
    .if_full_n(layer7_out_99_V_full_n),
    .if_write(ap_channel_done_layer7_out_99_V),
    .if_dout(layer7_out_99_V_dout),
    .if_empty_n(layer7_out_99_V_empty_n),
    .if_read(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready)
);

fifo_w10_d2_A layer8_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_return_0),
    .if_full_n(layer8_out_2_V_full_n),
    .if_write(ap_channel_done_layer8_out_2_V),
    .if_dout(layer8_out_2_V_dout),
    .if_empty_n(layer8_out_2_V_empty_n),
    .if_read(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w10_d2_A layer8_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_return_1),
    .if_full_n(layer8_out_3_V_full_n),
    .if_write(ap_channel_done_layer8_out_3_V),
    .if_dout(layer8_out_3_V_dout),
    .if_empty_n(layer8_out_3_V_empty_n),
    .if_read(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w10_d2_A layer8_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_return_2),
    .if_full_n(layer8_out_4_V_full_n),
    .if_write(ap_channel_done_layer8_out_4_V),
    .if_dout(layer8_out_4_V_dout),
    .if_empty_n(layer8_out_4_V_empty_n),
    .if_read(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A layer9_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_0),
    .if_full_n(layer9_out_1_V_full_n),
    .if_write(ap_channel_done_layer9_out_1_V),
    .if_dout(layer9_out_1_V_dout),
    .if_empty_n(layer9_out_1_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_ready)
);

fifo_w16_d2_A layer9_out_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_1),
    .if_full_n(layer9_out_8_V_full_n),
    .if_write(ap_channel_done_layer9_out_8_V),
    .if_dout(layer9_out_8_V_dout),
    .if_empty_n(layer9_out_8_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_ready)
);

fifo_w8_d2_A layer11_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_return_0),
    .if_full_n(layer11_out_1_V_full_n),
    .if_write(ap_channel_done_layer11_out_1_V),
    .if_dout(layer11_out_1_V_dout),
    .if_empty_n(layer11_out_1_V_empty_n),
    .if_read(dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_ready)
);

fifo_w8_d2_A layer11_out_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_return_1),
    .if_full_n(layer11_out_8_V_full_n),
    .if_write(ap_channel_done_layer11_out_8_V),
    .if_dout(layer11_out_8_V_dout),
    .if_empty_n(layer11_out_8_V_empty_n),
    .if_read(dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_ready)
);

fifo_w15_d2_A layer12_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_return),
    .if_full_n(layer12_out_0_V_full_n),
    .if_write(dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_done),
    .if_dout(layer12_out_0_V_dout),
    .if_empty_n(layer12_out_0_V_empty_n),
    .if_read(sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_ready)
);

start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0 start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_din),
    .if_full_n(start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_full_n),
    .if_write(myproject_entry4_U0_start_write),
    .if_dout(start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_dout),
    .if_empty_n(start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_empty_n),
    .if_read(pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer11_out_1_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer11_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer11_out_1_V <= ap_sync_channel_write_layer11_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer11_out_8_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer11_out_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer11_out_8_V <= ap_sync_channel_write_layer11_out_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_12_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_12_V <= ap_sync_channel_write_layer15_out_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_16_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_16_V <= ap_sync_channel_write_layer15_out_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_17_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_17_V <= ap_sync_channel_write_layer15_out_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_22_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_22_V <= ap_sync_channel_write_layer15_out_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_26_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_26_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_26_V <= ap_sync_channel_write_layer15_out_26_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_27_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_27_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_27_V <= ap_sync_channel_write_layer15_out_27_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_2_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_2_V <= ap_sync_channel_write_layer15_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_32_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_32_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_32_V <= ap_sync_channel_write_layer15_out_32_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_36_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_36_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_36_V <= ap_sync_channel_write_layer15_out_36_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_37_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_37_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_37_V <= ap_sync_channel_write_layer15_out_37_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_42_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_42_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_42_V <= ap_sync_channel_write_layer15_out_42_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_46_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_46_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_46_V <= ap_sync_channel_write_layer15_out_46_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_47_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_47_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_47_V <= ap_sync_channel_write_layer15_out_47_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_52_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_52_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_52_V <= ap_sync_channel_write_layer15_out_52_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_56_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_56_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_56_V <= ap_sync_channel_write_layer15_out_56_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_57_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_57_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_57_V <= ap_sync_channel_write_layer15_out_57_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_62_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_62_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_62_V <= ap_sync_channel_write_layer15_out_62_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_66_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_66_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_66_V <= ap_sync_channel_write_layer15_out_66_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_67_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_67_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_67_V <= ap_sync_channel_write_layer15_out_67_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_6_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_6_V <= ap_sync_channel_write_layer15_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_72_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_72_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_72_V <= ap_sync_channel_write_layer15_out_72_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_76_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_76_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_76_V <= ap_sync_channel_write_layer15_out_76_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_77_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_77_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_77_V <= ap_sync_channel_write_layer15_out_77_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_7_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_7_V <= ap_sync_channel_write_layer15_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_82_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_82_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_82_V <= ap_sync_channel_write_layer15_out_82_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_86_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_86_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_86_V <= ap_sync_channel_write_layer15_out_86_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_87_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_87_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_87_V <= ap_sync_channel_write_layer15_out_87_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_92_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_92_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_92_V <= ap_sync_channel_write_layer15_out_92_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_96_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_96_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_96_V <= ap_sync_channel_write_layer15_out_96_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_97_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_97_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_97_V <= ap_sync_channel_write_layer15_out_97_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_12_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_12_V <= ap_sync_channel_write_layer16_out_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_13_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_13_V <= ap_sync_channel_write_layer16_out_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_14_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_14_V <= ap_sync_channel_write_layer16_out_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_22_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_22_V <= ap_sync_channel_write_layer16_out_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_23_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_23_V <= ap_sync_channel_write_layer16_out_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_24_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_24_V <= ap_sync_channel_write_layer16_out_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_2_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_2_V <= ap_sync_channel_write_layer16_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_32_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_32_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_32_V <= ap_sync_channel_write_layer16_out_32_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_33_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_33_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_33_V <= ap_sync_channel_write_layer16_out_33_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_34_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_34_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_34_V <= ap_sync_channel_write_layer16_out_34_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_3_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_3_V <= ap_sync_channel_write_layer16_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_42_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_42_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_42_V <= ap_sync_channel_write_layer16_out_42_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_43_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_43_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_43_V <= ap_sync_channel_write_layer16_out_43_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_44_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_44_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_44_V <= ap_sync_channel_write_layer16_out_44_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_4_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_4_V <= ap_sync_channel_write_layer16_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_52_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_52_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_52_V <= ap_sync_channel_write_layer16_out_52_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_53_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_53_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_53_V <= ap_sync_channel_write_layer16_out_53_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_54_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_54_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_54_V <= ap_sync_channel_write_layer16_out_54_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_62_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_62_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_62_V <= ap_sync_channel_write_layer16_out_62_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_63_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_63_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_63_V <= ap_sync_channel_write_layer16_out_63_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_64_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_64_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_64_V <= ap_sync_channel_write_layer16_out_64_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_72_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_72_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_72_V <= ap_sync_channel_write_layer16_out_72_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_73_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_73_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_73_V <= ap_sync_channel_write_layer16_out_73_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_74_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_74_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_74_V <= ap_sync_channel_write_layer16_out_74_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_82_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_82_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_82_V <= ap_sync_channel_write_layer16_out_82_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_83_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_83_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_83_V <= ap_sync_channel_write_layer16_out_83_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_84_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_84_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_84_V <= ap_sync_channel_write_layer16_out_84_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_92_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_92_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_92_V <= ap_sync_channel_write_layer16_out_92_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_93_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_93_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_93_V <= ap_sync_channel_write_layer16_out_93_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer16_out_94_V <= 1'b0;
    end else begin
        if (((pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer16_out_94_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer16_out_94_V <= ap_sync_channel_write_layer16_out_94_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_12_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_12_V <= ap_sync_channel_write_layer4_out_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_16_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_16_V <= ap_sync_channel_write_layer4_out_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_17_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_17_V <= ap_sync_channel_write_layer4_out_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_22_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_22_V <= ap_sync_channel_write_layer4_out_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_26_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_26_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_26_V <= ap_sync_channel_write_layer4_out_26_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_27_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_27_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_27_V <= ap_sync_channel_write_layer4_out_27_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_2_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_2_V <= ap_sync_channel_write_layer4_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_32_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_32_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_32_V <= ap_sync_channel_write_layer4_out_32_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_36_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_36_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_36_V <= ap_sync_channel_write_layer4_out_36_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_37_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_37_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_37_V <= ap_sync_channel_write_layer4_out_37_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_42_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_42_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_42_V <= ap_sync_channel_write_layer4_out_42_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_46_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_46_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_46_V <= ap_sync_channel_write_layer4_out_46_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_47_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_47_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_47_V <= ap_sync_channel_write_layer4_out_47_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_52_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_52_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_52_V <= ap_sync_channel_write_layer4_out_52_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_56_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_56_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_56_V <= ap_sync_channel_write_layer4_out_56_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_57_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_57_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_57_V <= ap_sync_channel_write_layer4_out_57_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_62_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_62_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_62_V <= ap_sync_channel_write_layer4_out_62_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_66_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_66_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_66_V <= ap_sync_channel_write_layer4_out_66_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_67_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_67_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_67_V <= ap_sync_channel_write_layer4_out_67_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_6_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_6_V <= ap_sync_channel_write_layer4_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_72_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_72_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_72_V <= ap_sync_channel_write_layer4_out_72_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_76_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_76_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_76_V <= ap_sync_channel_write_layer4_out_76_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_77_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_77_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_77_V <= ap_sync_channel_write_layer4_out_77_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_7_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_7_V <= ap_sync_channel_write_layer4_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_82_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_82_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_82_V <= ap_sync_channel_write_layer4_out_82_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_86_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_86_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_86_V <= ap_sync_channel_write_layer4_out_86_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_87_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_87_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_87_V <= ap_sync_channel_write_layer4_out_87_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_92_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_92_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_92_V <= ap_sync_channel_write_layer4_out_92_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_96_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_96_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_96_V <= ap_sync_channel_write_layer4_out_96_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_97_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_97_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_97_V <= ap_sync_channel_write_layer4_out_97_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_0_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_0_V <= ap_sync_channel_write_layer7_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_10_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_10_V <= ap_sync_channel_write_layer7_out_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_11_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_11_V <= ap_sync_channel_write_layer7_out_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_12_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_12_V <= ap_sync_channel_write_layer7_out_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_13_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_13_V <= ap_sync_channel_write_layer7_out_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_14_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_14_V <= ap_sync_channel_write_layer7_out_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_15_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_15_V <= ap_sync_channel_write_layer7_out_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_16_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_16_V <= ap_sync_channel_write_layer7_out_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_17_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_17_V <= ap_sync_channel_write_layer7_out_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_18_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_18_V <= ap_sync_channel_write_layer7_out_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_19_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_19_V <= ap_sync_channel_write_layer7_out_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_1_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_1_V <= ap_sync_channel_write_layer7_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_20_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_20_V <= ap_sync_channel_write_layer7_out_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_21_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_21_V <= ap_sync_channel_write_layer7_out_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_22_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_22_V <= ap_sync_channel_write_layer7_out_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_23_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_23_V <= ap_sync_channel_write_layer7_out_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_24_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_24_V <= ap_sync_channel_write_layer7_out_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_25_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_25_V <= ap_sync_channel_write_layer7_out_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_26_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_26_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_26_V <= ap_sync_channel_write_layer7_out_26_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_27_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_27_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_27_V <= ap_sync_channel_write_layer7_out_27_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_28_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_28_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_28_V <= ap_sync_channel_write_layer7_out_28_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_29_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_29_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_29_V <= ap_sync_channel_write_layer7_out_29_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_2_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_2_V <= ap_sync_channel_write_layer7_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_30_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_30_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_30_V <= ap_sync_channel_write_layer7_out_30_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_31_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_31_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_31_V <= ap_sync_channel_write_layer7_out_31_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_32_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_32_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_32_V <= ap_sync_channel_write_layer7_out_32_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_33_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_33_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_33_V <= ap_sync_channel_write_layer7_out_33_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_34_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_34_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_34_V <= ap_sync_channel_write_layer7_out_34_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_35_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_35_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_35_V <= ap_sync_channel_write_layer7_out_35_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_36_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_36_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_36_V <= ap_sync_channel_write_layer7_out_36_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_37_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_37_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_37_V <= ap_sync_channel_write_layer7_out_37_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_38_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_38_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_38_V <= ap_sync_channel_write_layer7_out_38_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_39_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_39_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_39_V <= ap_sync_channel_write_layer7_out_39_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_3_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_3_V <= ap_sync_channel_write_layer7_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_40_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_40_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_40_V <= ap_sync_channel_write_layer7_out_40_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_41_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_41_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_41_V <= ap_sync_channel_write_layer7_out_41_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_42_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_42_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_42_V <= ap_sync_channel_write_layer7_out_42_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_43_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_43_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_43_V <= ap_sync_channel_write_layer7_out_43_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_44_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_44_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_44_V <= ap_sync_channel_write_layer7_out_44_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_45_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_45_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_45_V <= ap_sync_channel_write_layer7_out_45_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_46_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_46_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_46_V <= ap_sync_channel_write_layer7_out_46_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_47_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_47_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_47_V <= ap_sync_channel_write_layer7_out_47_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_48_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_48_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_48_V <= ap_sync_channel_write_layer7_out_48_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_49_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_49_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_49_V <= ap_sync_channel_write_layer7_out_49_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_4_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_4_V <= ap_sync_channel_write_layer7_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_50_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_50_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_50_V <= ap_sync_channel_write_layer7_out_50_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_51_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_51_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_51_V <= ap_sync_channel_write_layer7_out_51_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_52_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_52_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_52_V <= ap_sync_channel_write_layer7_out_52_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_53_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_53_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_53_V <= ap_sync_channel_write_layer7_out_53_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_54_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_54_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_54_V <= ap_sync_channel_write_layer7_out_54_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_55_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_55_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_55_V <= ap_sync_channel_write_layer7_out_55_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_56_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_56_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_56_V <= ap_sync_channel_write_layer7_out_56_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_57_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_57_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_57_V <= ap_sync_channel_write_layer7_out_57_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_58_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_58_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_58_V <= ap_sync_channel_write_layer7_out_58_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_59_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_59_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_59_V <= ap_sync_channel_write_layer7_out_59_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_5_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_5_V <= ap_sync_channel_write_layer7_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_60_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_60_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_60_V <= ap_sync_channel_write_layer7_out_60_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_61_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_61_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_61_V <= ap_sync_channel_write_layer7_out_61_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_62_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_62_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_62_V <= ap_sync_channel_write_layer7_out_62_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_63_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_63_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_63_V <= ap_sync_channel_write_layer7_out_63_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_64_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_64_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_64_V <= ap_sync_channel_write_layer7_out_64_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_65_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_65_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_65_V <= ap_sync_channel_write_layer7_out_65_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_66_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_66_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_66_V <= ap_sync_channel_write_layer7_out_66_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_67_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_67_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_67_V <= ap_sync_channel_write_layer7_out_67_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_68_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_68_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_68_V <= ap_sync_channel_write_layer7_out_68_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_69_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_69_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_69_V <= ap_sync_channel_write_layer7_out_69_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_6_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_6_V <= ap_sync_channel_write_layer7_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_70_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_70_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_70_V <= ap_sync_channel_write_layer7_out_70_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_71_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_71_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_71_V <= ap_sync_channel_write_layer7_out_71_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_72_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_72_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_72_V <= ap_sync_channel_write_layer7_out_72_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_73_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_73_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_73_V <= ap_sync_channel_write_layer7_out_73_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_74_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_74_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_74_V <= ap_sync_channel_write_layer7_out_74_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_75_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_75_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_75_V <= ap_sync_channel_write_layer7_out_75_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_76_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_76_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_76_V <= ap_sync_channel_write_layer7_out_76_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_77_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_77_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_77_V <= ap_sync_channel_write_layer7_out_77_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_78_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_78_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_78_V <= ap_sync_channel_write_layer7_out_78_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_79_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_79_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_79_V <= ap_sync_channel_write_layer7_out_79_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_7_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_7_V <= ap_sync_channel_write_layer7_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_80_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_80_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_80_V <= ap_sync_channel_write_layer7_out_80_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_81_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_81_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_81_V <= ap_sync_channel_write_layer7_out_81_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_82_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_82_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_82_V <= ap_sync_channel_write_layer7_out_82_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_83_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_83_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_83_V <= ap_sync_channel_write_layer7_out_83_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_84_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_84_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_84_V <= ap_sync_channel_write_layer7_out_84_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_85_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_85_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_85_V <= ap_sync_channel_write_layer7_out_85_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_86_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_86_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_86_V <= ap_sync_channel_write_layer7_out_86_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_87_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_87_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_87_V <= ap_sync_channel_write_layer7_out_87_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_88_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_88_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_88_V <= ap_sync_channel_write_layer7_out_88_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_89_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_89_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_89_V <= ap_sync_channel_write_layer7_out_89_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_8_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_8_V <= ap_sync_channel_write_layer7_out_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_90_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_90_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_90_V <= ap_sync_channel_write_layer7_out_90_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_91_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_91_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_91_V <= ap_sync_channel_write_layer7_out_91_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_92_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_92_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_92_V <= ap_sync_channel_write_layer7_out_92_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_93_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_93_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_93_V <= ap_sync_channel_write_layer7_out_93_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_94_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_94_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_94_V <= ap_sync_channel_write_layer7_out_94_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_95_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_95_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_95_V <= ap_sync_channel_write_layer7_out_95_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_96_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_96_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_96_V <= ap_sync_channel_write_layer7_out_96_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_97_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_97_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_97_V <= ap_sync_channel_write_layer7_out_97_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_98_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_98_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_98_V <= ap_sync_channel_write_layer7_out_98_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_99_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_99_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_99_V <= ap_sync_channel_write_layer7_out_99_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_9_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_9_V <= ap_sync_channel_write_layer7_out_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_2_V <= 1'b0;
    end else begin
        if (((global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_2_V <= ap_sync_channel_write_layer8_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_3_V <= 1'b0;
    end else begin
        if (((global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_3_V <= ap_sync_channel_write_layer8_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_4_V <= 1'b0;
    end else begin
        if (((global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_4_V <= ap_sync_channel_write_layer8_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_1_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done & dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_1_V <= ap_sync_channel_write_layer9_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_8_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done & dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_8_V <= ap_sync_channel_write_layer9_out_8_V;
        end
    end
end

assign ap_channel_done_layer11_out_1_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_done & (ap_sync_reg_channel_write_layer11_out_1_V ^ 1'b1));

assign ap_channel_done_layer11_out_8_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_done & (ap_sync_reg_channel_write_layer11_out_8_V ^ 1'b1));

assign ap_channel_done_layer12_out_0_V = dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_done;

assign ap_channel_done_layer15_out_12_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_12_V ^ 1'b1));

assign ap_channel_done_layer15_out_16_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_16_V ^ 1'b1));

assign ap_channel_done_layer15_out_17_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_17_V ^ 1'b1));

assign ap_channel_done_layer15_out_22_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_22_V ^ 1'b1));

assign ap_channel_done_layer15_out_26_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_26_V ^ 1'b1));

assign ap_channel_done_layer15_out_27_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_27_V ^ 1'b1));

assign ap_channel_done_layer15_out_2_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_2_V ^ 1'b1));

assign ap_channel_done_layer15_out_32_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_32_V ^ 1'b1));

assign ap_channel_done_layer15_out_36_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_36_V ^ 1'b1));

assign ap_channel_done_layer15_out_37_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_37_V ^ 1'b1));

assign ap_channel_done_layer15_out_42_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_42_V ^ 1'b1));

assign ap_channel_done_layer15_out_46_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_46_V ^ 1'b1));

assign ap_channel_done_layer15_out_47_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_47_V ^ 1'b1));

assign ap_channel_done_layer15_out_52_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_52_V ^ 1'b1));

assign ap_channel_done_layer15_out_56_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_56_V ^ 1'b1));

assign ap_channel_done_layer15_out_57_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_57_V ^ 1'b1));

assign ap_channel_done_layer15_out_62_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_62_V ^ 1'b1));

assign ap_channel_done_layer15_out_66_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_66_V ^ 1'b1));

assign ap_channel_done_layer15_out_67_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_67_V ^ 1'b1));

assign ap_channel_done_layer15_out_6_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_6_V ^ 1'b1));

assign ap_channel_done_layer15_out_72_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_72_V ^ 1'b1));

assign ap_channel_done_layer15_out_76_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_76_V ^ 1'b1));

assign ap_channel_done_layer15_out_77_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_77_V ^ 1'b1));

assign ap_channel_done_layer15_out_7_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_7_V ^ 1'b1));

assign ap_channel_done_layer15_out_82_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_82_V ^ 1'b1));

assign ap_channel_done_layer15_out_86_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_86_V ^ 1'b1));

assign ap_channel_done_layer15_out_87_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_87_V ^ 1'b1));

assign ap_channel_done_layer15_out_92_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_92_V ^ 1'b1));

assign ap_channel_done_layer15_out_96_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_96_V ^ 1'b1));

assign ap_channel_done_layer15_out_97_V = (pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_done & (ap_sync_reg_channel_write_layer15_out_97_V ^ 1'b1));

assign ap_channel_done_layer16_out_12_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_12_V ^ 1'b1));

assign ap_channel_done_layer16_out_13_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_13_V ^ 1'b1));

assign ap_channel_done_layer16_out_14_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_14_V ^ 1'b1));

assign ap_channel_done_layer16_out_22_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_22_V ^ 1'b1));

assign ap_channel_done_layer16_out_23_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_23_V ^ 1'b1));

assign ap_channel_done_layer16_out_24_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_24_V ^ 1'b1));

assign ap_channel_done_layer16_out_2_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_2_V ^ 1'b1));

assign ap_channel_done_layer16_out_32_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_32_V ^ 1'b1));

assign ap_channel_done_layer16_out_33_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_33_V ^ 1'b1));

assign ap_channel_done_layer16_out_34_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_34_V ^ 1'b1));

assign ap_channel_done_layer16_out_3_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_3_V ^ 1'b1));

assign ap_channel_done_layer16_out_42_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_42_V ^ 1'b1));

assign ap_channel_done_layer16_out_43_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_43_V ^ 1'b1));

assign ap_channel_done_layer16_out_44_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_44_V ^ 1'b1));

assign ap_channel_done_layer16_out_4_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_4_V ^ 1'b1));

assign ap_channel_done_layer16_out_52_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_52_V ^ 1'b1));

assign ap_channel_done_layer16_out_53_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_53_V ^ 1'b1));

assign ap_channel_done_layer16_out_54_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_54_V ^ 1'b1));

assign ap_channel_done_layer16_out_62_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_62_V ^ 1'b1));

assign ap_channel_done_layer16_out_63_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_63_V ^ 1'b1));

assign ap_channel_done_layer16_out_64_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_64_V ^ 1'b1));

assign ap_channel_done_layer16_out_72_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_72_V ^ 1'b1));

assign ap_channel_done_layer16_out_73_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_73_V ^ 1'b1));

assign ap_channel_done_layer16_out_74_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_74_V ^ 1'b1));

assign ap_channel_done_layer16_out_82_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_82_V ^ 1'b1));

assign ap_channel_done_layer16_out_83_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_83_V ^ 1'b1));

assign ap_channel_done_layer16_out_84_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_84_V ^ 1'b1));

assign ap_channel_done_layer16_out_92_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_92_V ^ 1'b1));

assign ap_channel_done_layer16_out_93_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_93_V ^ 1'b1));

assign ap_channel_done_layer16_out_94_V = (pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_done & (ap_sync_reg_channel_write_layer16_out_94_V ^ 1'b1));

assign ap_channel_done_layer4_out_12_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_12_V ^ 1'b1));

assign ap_channel_done_layer4_out_16_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_16_V ^ 1'b1));

assign ap_channel_done_layer4_out_17_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_17_V ^ 1'b1));

assign ap_channel_done_layer4_out_22_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_22_V ^ 1'b1));

assign ap_channel_done_layer4_out_26_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_26_V ^ 1'b1));

assign ap_channel_done_layer4_out_27_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_27_V ^ 1'b1));

assign ap_channel_done_layer4_out_2_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_2_V ^ 1'b1));

assign ap_channel_done_layer4_out_32_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_32_V ^ 1'b1));

assign ap_channel_done_layer4_out_36_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_36_V ^ 1'b1));

assign ap_channel_done_layer4_out_37_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_37_V ^ 1'b1));

assign ap_channel_done_layer4_out_42_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_42_V ^ 1'b1));

assign ap_channel_done_layer4_out_46_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_46_V ^ 1'b1));

assign ap_channel_done_layer4_out_47_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_47_V ^ 1'b1));

assign ap_channel_done_layer4_out_52_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_52_V ^ 1'b1));

assign ap_channel_done_layer4_out_56_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_56_V ^ 1'b1));

assign ap_channel_done_layer4_out_57_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_57_V ^ 1'b1));

assign ap_channel_done_layer4_out_62_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_62_V ^ 1'b1));

assign ap_channel_done_layer4_out_66_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_66_V ^ 1'b1));

assign ap_channel_done_layer4_out_67_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_67_V ^ 1'b1));

assign ap_channel_done_layer4_out_6_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_6_V ^ 1'b1));

assign ap_channel_done_layer4_out_72_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_72_V ^ 1'b1));

assign ap_channel_done_layer4_out_76_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_76_V ^ 1'b1));

assign ap_channel_done_layer4_out_77_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_77_V ^ 1'b1));

assign ap_channel_done_layer4_out_7_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_7_V ^ 1'b1));

assign ap_channel_done_layer4_out_82_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_82_V ^ 1'b1));

assign ap_channel_done_layer4_out_86_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_86_V ^ 1'b1));

assign ap_channel_done_layer4_out_87_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_87_V ^ 1'b1));

assign ap_channel_done_layer4_out_92_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_92_V ^ 1'b1));

assign ap_channel_done_layer4_out_96_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_96_V ^ 1'b1));

assign ap_channel_done_layer4_out_97_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_97_V ^ 1'b1));

assign ap_channel_done_layer7_out_0_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_0_V ^ 1'b1));

assign ap_channel_done_layer7_out_10_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_10_V ^ 1'b1));

assign ap_channel_done_layer7_out_11_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_11_V ^ 1'b1));

assign ap_channel_done_layer7_out_12_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_12_V ^ 1'b1));

assign ap_channel_done_layer7_out_13_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_13_V ^ 1'b1));

assign ap_channel_done_layer7_out_14_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_14_V ^ 1'b1));

assign ap_channel_done_layer7_out_15_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_15_V ^ 1'b1));

assign ap_channel_done_layer7_out_16_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_16_V ^ 1'b1));

assign ap_channel_done_layer7_out_17_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_17_V ^ 1'b1));

assign ap_channel_done_layer7_out_18_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_18_V ^ 1'b1));

assign ap_channel_done_layer7_out_19_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_19_V ^ 1'b1));

assign ap_channel_done_layer7_out_1_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_1_V ^ 1'b1));

assign ap_channel_done_layer7_out_20_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_20_V ^ 1'b1));

assign ap_channel_done_layer7_out_21_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_21_V ^ 1'b1));

assign ap_channel_done_layer7_out_22_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_22_V ^ 1'b1));

assign ap_channel_done_layer7_out_23_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_23_V ^ 1'b1));

assign ap_channel_done_layer7_out_24_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_24_V ^ 1'b1));

assign ap_channel_done_layer7_out_25_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_25_V ^ 1'b1));

assign ap_channel_done_layer7_out_26_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_26_V ^ 1'b1));

assign ap_channel_done_layer7_out_27_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_27_V ^ 1'b1));

assign ap_channel_done_layer7_out_28_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_28_V ^ 1'b1));

assign ap_channel_done_layer7_out_29_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_29_V ^ 1'b1));

assign ap_channel_done_layer7_out_2_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_2_V ^ 1'b1));

assign ap_channel_done_layer7_out_30_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_30_V ^ 1'b1));

assign ap_channel_done_layer7_out_31_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_31_V ^ 1'b1));

assign ap_channel_done_layer7_out_32_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_32_V ^ 1'b1));

assign ap_channel_done_layer7_out_33_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_33_V ^ 1'b1));

assign ap_channel_done_layer7_out_34_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_34_V ^ 1'b1));

assign ap_channel_done_layer7_out_35_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_35_V ^ 1'b1));

assign ap_channel_done_layer7_out_36_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_36_V ^ 1'b1));

assign ap_channel_done_layer7_out_37_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_37_V ^ 1'b1));

assign ap_channel_done_layer7_out_38_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_38_V ^ 1'b1));

assign ap_channel_done_layer7_out_39_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_39_V ^ 1'b1));

assign ap_channel_done_layer7_out_3_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_3_V ^ 1'b1));

assign ap_channel_done_layer7_out_40_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_40_V ^ 1'b1));

assign ap_channel_done_layer7_out_41_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_41_V ^ 1'b1));

assign ap_channel_done_layer7_out_42_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_42_V ^ 1'b1));

assign ap_channel_done_layer7_out_43_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_43_V ^ 1'b1));

assign ap_channel_done_layer7_out_44_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_44_V ^ 1'b1));

assign ap_channel_done_layer7_out_45_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_45_V ^ 1'b1));

assign ap_channel_done_layer7_out_46_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_46_V ^ 1'b1));

assign ap_channel_done_layer7_out_47_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_47_V ^ 1'b1));

assign ap_channel_done_layer7_out_48_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_48_V ^ 1'b1));

assign ap_channel_done_layer7_out_49_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_49_V ^ 1'b1));

assign ap_channel_done_layer7_out_4_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_4_V ^ 1'b1));

assign ap_channel_done_layer7_out_50_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_50_V ^ 1'b1));

assign ap_channel_done_layer7_out_51_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_51_V ^ 1'b1));

assign ap_channel_done_layer7_out_52_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_52_V ^ 1'b1));

assign ap_channel_done_layer7_out_53_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_53_V ^ 1'b1));

assign ap_channel_done_layer7_out_54_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_54_V ^ 1'b1));

assign ap_channel_done_layer7_out_55_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_55_V ^ 1'b1));

assign ap_channel_done_layer7_out_56_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_56_V ^ 1'b1));

assign ap_channel_done_layer7_out_57_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_57_V ^ 1'b1));

assign ap_channel_done_layer7_out_58_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_58_V ^ 1'b1));

assign ap_channel_done_layer7_out_59_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_59_V ^ 1'b1));

assign ap_channel_done_layer7_out_5_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_5_V ^ 1'b1));

assign ap_channel_done_layer7_out_60_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_60_V ^ 1'b1));

assign ap_channel_done_layer7_out_61_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_61_V ^ 1'b1));

assign ap_channel_done_layer7_out_62_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_62_V ^ 1'b1));

assign ap_channel_done_layer7_out_63_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_63_V ^ 1'b1));

assign ap_channel_done_layer7_out_64_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_64_V ^ 1'b1));

assign ap_channel_done_layer7_out_65_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_65_V ^ 1'b1));

assign ap_channel_done_layer7_out_66_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_66_V ^ 1'b1));

assign ap_channel_done_layer7_out_67_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_67_V ^ 1'b1));

assign ap_channel_done_layer7_out_68_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_68_V ^ 1'b1));

assign ap_channel_done_layer7_out_69_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_69_V ^ 1'b1));

assign ap_channel_done_layer7_out_6_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_6_V ^ 1'b1));

assign ap_channel_done_layer7_out_70_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_70_V ^ 1'b1));

assign ap_channel_done_layer7_out_71_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_71_V ^ 1'b1));

assign ap_channel_done_layer7_out_72_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_72_V ^ 1'b1));

assign ap_channel_done_layer7_out_73_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_73_V ^ 1'b1));

assign ap_channel_done_layer7_out_74_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_74_V ^ 1'b1));

assign ap_channel_done_layer7_out_75_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_75_V ^ 1'b1));

assign ap_channel_done_layer7_out_76_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_76_V ^ 1'b1));

assign ap_channel_done_layer7_out_77_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_77_V ^ 1'b1));

assign ap_channel_done_layer7_out_78_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_78_V ^ 1'b1));

assign ap_channel_done_layer7_out_79_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_79_V ^ 1'b1));

assign ap_channel_done_layer7_out_7_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_7_V ^ 1'b1));

assign ap_channel_done_layer7_out_80_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_80_V ^ 1'b1));

assign ap_channel_done_layer7_out_81_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_81_V ^ 1'b1));

assign ap_channel_done_layer7_out_82_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_82_V ^ 1'b1));

assign ap_channel_done_layer7_out_83_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_83_V ^ 1'b1));

assign ap_channel_done_layer7_out_84_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_84_V ^ 1'b1));

assign ap_channel_done_layer7_out_85_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_85_V ^ 1'b1));

assign ap_channel_done_layer7_out_86_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_86_V ^ 1'b1));

assign ap_channel_done_layer7_out_87_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_87_V ^ 1'b1));

assign ap_channel_done_layer7_out_88_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_88_V ^ 1'b1));

assign ap_channel_done_layer7_out_89_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_89_V ^ 1'b1));

assign ap_channel_done_layer7_out_8_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_8_V ^ 1'b1));

assign ap_channel_done_layer7_out_90_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_90_V ^ 1'b1));

assign ap_channel_done_layer7_out_91_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_91_V ^ 1'b1));

assign ap_channel_done_layer7_out_92_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_92_V ^ 1'b1));

assign ap_channel_done_layer7_out_93_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_93_V ^ 1'b1));

assign ap_channel_done_layer7_out_94_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_94_V ^ 1'b1));

assign ap_channel_done_layer7_out_95_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_95_V ^ 1'b1));

assign ap_channel_done_layer7_out_96_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_96_V ^ 1'b1));

assign ap_channel_done_layer7_out_97_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_97_V ^ 1'b1));

assign ap_channel_done_layer7_out_98_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_98_V ^ 1'b1));

assign ap_channel_done_layer7_out_99_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_99_V ^ 1'b1));

assign ap_channel_done_layer7_out_9_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_9_V ^ 1'b1));

assign ap_channel_done_layer8_out_2_V = (global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_2_V ^ 1'b1));

assign ap_channel_done_layer8_out_3_V = (global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_3_V ^ 1'b1));

assign ap_channel_done_layer8_out_4_V = (global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_4_V ^ 1'b1));

assign ap_channel_done_layer9_out_1_V = ((ap_sync_reg_channel_write_layer9_out_1_V ^ 1'b1) & dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done);

assign ap_channel_done_layer9_out_8_V = ((ap_sync_reg_channel_write_layer9_out_8_V ^ 1'b1) & dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done);

assign ap_done = sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_done;

assign ap_idle = (sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_idle & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_idle & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_idle & relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_idle & pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_idle & pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_idle & myproject_entry4_U0_ap_idle & global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_idle & (layer12_out_0_V_empty_n ^ 1'b1) & (layer11_out_8_V_empty_n ^ 1'b1) & (layer11_out_1_V_empty_n ^ 1'b1) & (layer9_out_8_V_empty_n ^ 1'b1) & (layer9_out_1_V_empty_n ^ 1'b1) & (layer8_out_4_V_empty_n ^ 1'b1) & (layer8_out_3_V_empty_n ^ 1'b1) & (layer8_out_2_V_empty_n ^ 1'b1) & (layer7_out_99_V_empty_n ^ 1'b1) & (layer7_out_98_V_empty_n ^ 1'b1) & (layer7_out_97_V_empty_n ^ 1'b1) & (layer7_out_96_V_empty_n ^ 1'b1) & (layer7_out_95_V_empty_n ^ 1'b1) & (layer7_out_94_V_empty_n ^ 1'b1) & (layer7_out_93_V_empty_n ^ 1'b1) & (layer7_out_92_V_empty_n ^ 1'b1) & (layer7_out_91_V_empty_n ^ 1'b1) & (layer7_out_90_V_empty_n ^ 1'b1) & (layer7_out_89_V_empty_n ^ 1'b1) & (layer7_out_88_V_empty_n ^ 1'b1) & (layer7_out_87_V_empty_n ^ 1'b1) & (layer7_out_86_V_empty_n ^ 1'b1) & (layer7_out_85_V_empty_n ^ 1'b1) & (layer7_out_84_V_empty_n ^ 1'b1) & (layer7_out_83_V_empty_n ^ 1'b1) & (layer7_out_82_V_empty_n ^ 1'b1) & (layer7_out_81_V_empty_n ^ 1'b1) & (layer7_out_80_V_empty_n ^ 1'b1) & (layer7_out_79_V_empty_n ^ 1'b1) & (layer7_out_78_V_empty_n ^ 1'b1) & (layer7_out_77_V_empty_n ^ 1'b1) & (layer7_out_76_V_empty_n ^ 1'b1) & (layer7_out_75_V_empty_n ^ 1'b1) & (layer7_out_74_V_empty_n ^ 1'b1) & (layer7_out_73_V_empty_n ^ 1'b1) & (layer7_out_72_V_empty_n ^ 1'b1) & (layer7_out_71_V_empty_n ^ 1'b1) & (layer7_out_70_V_empty_n ^ 1'b1) & (layer7_out_69_V_empty_n ^ 1'b1) & (layer7_out_68_V_empty_n ^ 1'b1) & (layer7_out_67_V_empty_n ^ 1'b1) & (layer7_out_66_V_empty_n ^ 1'b1) & (layer7_out_65_V_empty_n ^ 1'b1) & (layer7_out_64_V_empty_n ^ 1'b1) & (layer7_out_63_V_empty_n ^ 1'b1) & (layer7_out_62_V_empty_n ^ 1'b1) & (layer7_out_61_V_empty_n ^ 1'b1) & (layer7_out_60_V_empty_n ^ 1'b1) & (layer7_out_59_V_empty_n ^ 1'b1) & (layer7_out_58_V_empty_n ^ 1'b1) & (layer7_out_57_V_empty_n ^ 1'b1) & (layer7_out_56_V_empty_n ^ 1'b1) & (layer7_out_55_V_empty_n ^ 1'b1) & (layer7_out_54_V_empty_n ^ 1'b1) & (layer7_out_53_V_empty_n ^ 1'b1) & (layer7_out_52_V_empty_n ^ 1'b1) & (layer7_out_51_V_empty_n ^ 1'b1) & (layer7_out_50_V_empty_n ^ 1'b1) & (layer7_out_49_V_empty_n ^ 1'b1) & (layer7_out_48_V_empty_n ^ 1'b1) & (layer7_out_47_V_empty_n ^ 1'b1) & (layer7_out_46_V_empty_n ^ 1'b1) & (layer7_out_45_V_empty_n ^ 1'b1) & (layer7_out_44_V_empty_n ^ 1'b1) & (layer7_out_43_V_empty_n ^ 1'b1) & (layer7_out_42_V_empty_n ^ 1'b1) & (layer7_out_41_V_empty_n ^ 1'b1) & (layer7_out_40_V_empty_n ^ 1'b1) & (layer7_out_39_V_empty_n ^ 1'b1) & (layer7_out_38_V_empty_n ^ 1'b1) & (layer7_out_37_V_empty_n ^ 1'b1) & (layer7_out_36_V_empty_n ^ 1'b1) & (layer7_out_35_V_empty_n ^ 1'b1) & (layer7_out_34_V_empty_n ^ 1'b1) & (layer7_out_33_V_empty_n ^ 1'b1) & (layer7_out_32_V_empty_n ^ 1'b1) & (layer7_out_31_V_empty_n ^ 1'b1) & (layer7_out_30_V_empty_n ^ 1'b1) & (layer7_out_29_V_empty_n ^ 1'b1) & (layer7_out_28_V_empty_n ^ 1'b1) & (layer7_out_27_V_empty_n ^ 1'b1) & (layer7_out_26_V_empty_n ^ 1'b1) & (layer7_out_25_V_empty_n ^ 1'b1) & (layer7_out_24_V_empty_n ^ 1'b1) & (layer7_out_23_V_empty_n ^ 1'b1) & (layer7_out_22_V_empty_n ^ 1'b1) & (layer7_out_21_V_empty_n ^ 1'b1) & (layer7_out_20_V_empty_n ^ 1'b1) & (layer7_out_19_V_empty_n ^ 1'b1) & (layer7_out_18_V_empty_n ^ 1'b1) & (layer7_out_17_V_empty_n ^ 1'b1) & (layer7_out_16_V_empty_n ^ 1'b1) & (layer7_out_15_V_empty_n ^ 1'b1) & (layer7_out_14_V_empty_n ^ 1'b1) & (layer7_out_13_V_empty_n ^ 1'b1) & (layer7_out_12_V_empty_n ^ 1'b1) & (layer7_out_11_V_empty_n ^ 1'b1) & (layer7_out_10_V_empty_n ^ 1'b1) & (layer7_out_9_V_empty_n ^ 1'b1) & (layer7_out_8_V_empty_n ^ 1'b1) & (layer7_out_7_V_empty_n ^ 1'b1) & (layer7_out_6_V_empty_n ^ 1'b1) & (layer7_out_5_V_empty_n ^ 1'b1) & (layer7_out_4_V_empty_n ^ 1'b1) & (layer7_out_3_V_empty_n ^ 1'b1) & (layer7_out_2_V_empty_n ^ 1'b1) & (layer7_out_1_V_empty_n ^ 1'b1) & (layer7_out_0_V_empty_n ^ 1'b1) & (layer16_out_94_V_empty_n ^ 1'b1) & (layer16_out_93_V_empty_n ^ 1'b1) & (layer16_out_92_V_empty_n ^ 1'b1) & (layer16_out_84_V_empty_n ^ 1'b1) & (layer16_out_83_V_empty_n ^ 1'b1) & (layer16_out_82_V_empty_n ^ 1'b1) & (layer16_out_74_V_empty_n ^ 1'b1) & (layer16_out_73_V_empty_n ^ 1'b1) & (layer16_out_72_V_empty_n ^ 1'b1) & (layer16_out_64_V_empty_n ^ 1'b1) & (layer16_out_63_V_empty_n ^ 1'b1) & (layer16_out_62_V_empty_n ^ 1'b1) & (layer16_out_54_V_empty_n ^ 1'b1) & (layer16_out_53_V_empty_n ^ 1'b1) & (layer16_out_52_V_empty_n ^ 1'b1) & (layer16_out_44_V_empty_n ^ 1'b1) & (layer16_out_43_V_empty_n ^ 1'b1) & (layer16_out_42_V_empty_n ^ 1'b1) & (layer16_out_34_V_empty_n ^ 1'b1) & (layer16_out_33_V_empty_n ^ 1'b1) & (layer16_out_32_V_empty_n ^ 1'b1) & (layer16_out_24_V_empty_n ^ 1'b1) & (layer16_out_23_V_empty_n ^ 1'b1) & (layer16_out_22_V_empty_n ^ 1'b1) & (layer16_out_14_V_empty_n ^ 1'b1) & (layer16_out_13_V_empty_n ^ 1'b1) & (layer16_out_12_V_empty_n ^ 1'b1) & (layer16_out_4_V_empty_n ^ 1'b1) & (layer16_out_3_V_empty_n ^ 1'b1) & (layer16_out_2_V_empty_n ^ 1'b1) & (layer4_out_97_V_empty_n ^ 1'b1) & (layer4_out_96_V_empty_n ^ 1'b1) & (layer4_out_92_V_empty_n ^ 1'b1) & (layer4_out_87_V_empty_n ^ 1'b1) & (layer4_out_86_V_empty_n ^ 1'b1) & (layer4_out_82_V_empty_n ^ 1'b1) & (layer4_out_77_V_empty_n ^ 1'b1) & (layer4_out_76_V_empty_n ^ 1'b1) & (layer4_out_72_V_empty_n ^ 1'b1) & (layer4_out_67_V_empty_n ^ 1'b1) & (layer4_out_66_V_empty_n ^ 1'b1) & (layer4_out_62_V_empty_n ^ 1'b1) & (layer4_out_57_V_empty_n ^ 1'b1) & (layer4_out_56_V_empty_n ^ 1'b1) & (layer4_out_52_V_empty_n ^ 1'b1) & (layer4_out_47_V_empty_n ^ 1'b1) & (layer4_out_46_V_empty_n ^ 1'b1) & (layer4_out_42_V_empty_n ^ 1'b1) & (layer4_out_37_V_empty_n ^ 1'b1) & (layer4_out_36_V_empty_n ^ 1'b1) & (layer4_out_32_V_empty_n ^ 1'b1) & (layer4_out_27_V_empty_n ^ 1'b1) & (layer4_out_26_V_empty_n ^ 1'b1) & (layer4_out_22_V_empty_n ^ 1'b1) & (layer4_out_17_V_empty_n ^ 1'b1) & (layer4_out_16_V_empty_n ^ 1'b1) & (layer4_out_12_V_empty_n ^ 1'b1) & (layer4_out_7_V_empty_n ^ 1'b1) & (layer4_out_6_V_empty_n ^ 1'b1) & (layer4_out_2_V_empty_n ^ 1'b1) & (layer15_out_97_V_empty_n ^ 1'b1) & (layer15_out_96_V_empty_n ^ 1'b1) & (layer15_out_92_V_empty_n ^ 1'b1) & (layer15_out_87_V_empty_n ^ 1'b1) & (layer15_out_86_V_empty_n ^ 1'b1) & (layer15_out_82_V_empty_n ^ 1'b1) & (layer15_out_77_V_empty_n ^ 1'b1) & (layer15_out_76_V_empty_n ^ 1'b1) & (layer15_out_72_V_empty_n ^ 1'b1) & (layer15_out_67_V_empty_n ^ 1'b1) & (layer15_out_66_V_empty_n ^ 1'b1) & (layer15_out_62_V_empty_n ^ 1'b1) & (layer15_out_57_V_empty_n ^ 1'b1) & (layer15_out_56_V_empty_n ^ 1'b1) & (layer15_out_52_V_empty_n ^ 1'b1) & (layer15_out_47_V_empty_n ^ 1'b1) & (layer15_out_46_V_empty_n ^ 1'b1) & (layer15_out_42_V_empty_n ^ 1'b1) & (layer15_out_37_V_empty_n ^ 1'b1) & (layer15_out_36_V_empty_n ^ 1'b1) & (layer15_out_32_V_empty_n ^ 1'b1) & (layer15_out_27_V_empty_n ^ 1'b1) & (layer15_out_26_V_empty_n ^ 1'b1) & (layer15_out_22_V_empty_n ^ 1'b1) & (layer15_out_17_V_empty_n ^ 1'b1) & (layer15_out_16_V_empty_n ^ 1'b1) & (layer15_out_12_V_empty_n ^ 1'b1) & (layer15_out_7_V_empty_n ^ 1'b1) & (layer15_out_6_V_empty_n ^ 1'b1) & (layer15_out_2_V_empty_n ^ 1'b1) & dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_idle & dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle);

assign ap_ready = myproject_entry4_U0_ap_ready;

assign ap_sync_channel_write_layer11_out_1_V = ((layer11_out_1_V_full_n & ap_channel_done_layer11_out_1_V) | ap_sync_reg_channel_write_layer11_out_1_V);

assign ap_sync_channel_write_layer11_out_8_V = ((layer11_out_8_V_full_n & ap_channel_done_layer11_out_8_V) | ap_sync_reg_channel_write_layer11_out_8_V);

assign ap_sync_channel_write_layer15_out_12_V = ((layer15_out_12_V_full_n & ap_channel_done_layer15_out_12_V) | ap_sync_reg_channel_write_layer15_out_12_V);

assign ap_sync_channel_write_layer15_out_16_V = ((layer15_out_16_V_full_n & ap_channel_done_layer15_out_16_V) | ap_sync_reg_channel_write_layer15_out_16_V);

assign ap_sync_channel_write_layer15_out_17_V = ((layer15_out_17_V_full_n & ap_channel_done_layer15_out_17_V) | ap_sync_reg_channel_write_layer15_out_17_V);

assign ap_sync_channel_write_layer15_out_22_V = ((layer15_out_22_V_full_n & ap_channel_done_layer15_out_22_V) | ap_sync_reg_channel_write_layer15_out_22_V);

assign ap_sync_channel_write_layer15_out_26_V = ((layer15_out_26_V_full_n & ap_channel_done_layer15_out_26_V) | ap_sync_reg_channel_write_layer15_out_26_V);

assign ap_sync_channel_write_layer15_out_27_V = ((layer15_out_27_V_full_n & ap_channel_done_layer15_out_27_V) | ap_sync_reg_channel_write_layer15_out_27_V);

assign ap_sync_channel_write_layer15_out_2_V = ((layer15_out_2_V_full_n & ap_channel_done_layer15_out_2_V) | ap_sync_reg_channel_write_layer15_out_2_V);

assign ap_sync_channel_write_layer15_out_32_V = ((layer15_out_32_V_full_n & ap_channel_done_layer15_out_32_V) | ap_sync_reg_channel_write_layer15_out_32_V);

assign ap_sync_channel_write_layer15_out_36_V = ((layer15_out_36_V_full_n & ap_channel_done_layer15_out_36_V) | ap_sync_reg_channel_write_layer15_out_36_V);

assign ap_sync_channel_write_layer15_out_37_V = ((layer15_out_37_V_full_n & ap_channel_done_layer15_out_37_V) | ap_sync_reg_channel_write_layer15_out_37_V);

assign ap_sync_channel_write_layer15_out_42_V = ((layer15_out_42_V_full_n & ap_channel_done_layer15_out_42_V) | ap_sync_reg_channel_write_layer15_out_42_V);

assign ap_sync_channel_write_layer15_out_46_V = ((layer15_out_46_V_full_n & ap_channel_done_layer15_out_46_V) | ap_sync_reg_channel_write_layer15_out_46_V);

assign ap_sync_channel_write_layer15_out_47_V = ((layer15_out_47_V_full_n & ap_channel_done_layer15_out_47_V) | ap_sync_reg_channel_write_layer15_out_47_V);

assign ap_sync_channel_write_layer15_out_52_V = ((layer15_out_52_V_full_n & ap_channel_done_layer15_out_52_V) | ap_sync_reg_channel_write_layer15_out_52_V);

assign ap_sync_channel_write_layer15_out_56_V = ((layer15_out_56_V_full_n & ap_channel_done_layer15_out_56_V) | ap_sync_reg_channel_write_layer15_out_56_V);

assign ap_sync_channel_write_layer15_out_57_V = ((layer15_out_57_V_full_n & ap_channel_done_layer15_out_57_V) | ap_sync_reg_channel_write_layer15_out_57_V);

assign ap_sync_channel_write_layer15_out_62_V = ((layer15_out_62_V_full_n & ap_channel_done_layer15_out_62_V) | ap_sync_reg_channel_write_layer15_out_62_V);

assign ap_sync_channel_write_layer15_out_66_V = ((layer15_out_66_V_full_n & ap_channel_done_layer15_out_66_V) | ap_sync_reg_channel_write_layer15_out_66_V);

assign ap_sync_channel_write_layer15_out_67_V = ((layer15_out_67_V_full_n & ap_channel_done_layer15_out_67_V) | ap_sync_reg_channel_write_layer15_out_67_V);

assign ap_sync_channel_write_layer15_out_6_V = ((layer15_out_6_V_full_n & ap_channel_done_layer15_out_6_V) | ap_sync_reg_channel_write_layer15_out_6_V);

assign ap_sync_channel_write_layer15_out_72_V = ((layer15_out_72_V_full_n & ap_channel_done_layer15_out_72_V) | ap_sync_reg_channel_write_layer15_out_72_V);

assign ap_sync_channel_write_layer15_out_76_V = ((layer15_out_76_V_full_n & ap_channel_done_layer15_out_76_V) | ap_sync_reg_channel_write_layer15_out_76_V);

assign ap_sync_channel_write_layer15_out_77_V = ((layer15_out_77_V_full_n & ap_channel_done_layer15_out_77_V) | ap_sync_reg_channel_write_layer15_out_77_V);

assign ap_sync_channel_write_layer15_out_7_V = ((layer15_out_7_V_full_n & ap_channel_done_layer15_out_7_V) | ap_sync_reg_channel_write_layer15_out_7_V);

assign ap_sync_channel_write_layer15_out_82_V = ((layer15_out_82_V_full_n & ap_channel_done_layer15_out_82_V) | ap_sync_reg_channel_write_layer15_out_82_V);

assign ap_sync_channel_write_layer15_out_86_V = ((layer15_out_86_V_full_n & ap_channel_done_layer15_out_86_V) | ap_sync_reg_channel_write_layer15_out_86_V);

assign ap_sync_channel_write_layer15_out_87_V = ((layer15_out_87_V_full_n & ap_channel_done_layer15_out_87_V) | ap_sync_reg_channel_write_layer15_out_87_V);

assign ap_sync_channel_write_layer15_out_92_V = ((layer15_out_92_V_full_n & ap_channel_done_layer15_out_92_V) | ap_sync_reg_channel_write_layer15_out_92_V);

assign ap_sync_channel_write_layer15_out_96_V = ((layer15_out_96_V_full_n & ap_channel_done_layer15_out_96_V) | ap_sync_reg_channel_write_layer15_out_96_V);

assign ap_sync_channel_write_layer15_out_97_V = ((layer15_out_97_V_full_n & ap_channel_done_layer15_out_97_V) | ap_sync_reg_channel_write_layer15_out_97_V);

assign ap_sync_channel_write_layer16_out_12_V = ((layer16_out_12_V_full_n & ap_channel_done_layer16_out_12_V) | ap_sync_reg_channel_write_layer16_out_12_V);

assign ap_sync_channel_write_layer16_out_13_V = ((layer16_out_13_V_full_n & ap_channel_done_layer16_out_13_V) | ap_sync_reg_channel_write_layer16_out_13_V);

assign ap_sync_channel_write_layer16_out_14_V = ((layer16_out_14_V_full_n & ap_channel_done_layer16_out_14_V) | ap_sync_reg_channel_write_layer16_out_14_V);

assign ap_sync_channel_write_layer16_out_22_V = ((layer16_out_22_V_full_n & ap_channel_done_layer16_out_22_V) | ap_sync_reg_channel_write_layer16_out_22_V);

assign ap_sync_channel_write_layer16_out_23_V = ((layer16_out_23_V_full_n & ap_channel_done_layer16_out_23_V) | ap_sync_reg_channel_write_layer16_out_23_V);

assign ap_sync_channel_write_layer16_out_24_V = ((layer16_out_24_V_full_n & ap_channel_done_layer16_out_24_V) | ap_sync_reg_channel_write_layer16_out_24_V);

assign ap_sync_channel_write_layer16_out_2_V = ((layer16_out_2_V_full_n & ap_channel_done_layer16_out_2_V) | ap_sync_reg_channel_write_layer16_out_2_V);

assign ap_sync_channel_write_layer16_out_32_V = ((layer16_out_32_V_full_n & ap_channel_done_layer16_out_32_V) | ap_sync_reg_channel_write_layer16_out_32_V);

assign ap_sync_channel_write_layer16_out_33_V = ((layer16_out_33_V_full_n & ap_channel_done_layer16_out_33_V) | ap_sync_reg_channel_write_layer16_out_33_V);

assign ap_sync_channel_write_layer16_out_34_V = ((layer16_out_34_V_full_n & ap_channel_done_layer16_out_34_V) | ap_sync_reg_channel_write_layer16_out_34_V);

assign ap_sync_channel_write_layer16_out_3_V = ((layer16_out_3_V_full_n & ap_channel_done_layer16_out_3_V) | ap_sync_reg_channel_write_layer16_out_3_V);

assign ap_sync_channel_write_layer16_out_42_V = ((layer16_out_42_V_full_n & ap_channel_done_layer16_out_42_V) | ap_sync_reg_channel_write_layer16_out_42_V);

assign ap_sync_channel_write_layer16_out_43_V = ((layer16_out_43_V_full_n & ap_channel_done_layer16_out_43_V) | ap_sync_reg_channel_write_layer16_out_43_V);

assign ap_sync_channel_write_layer16_out_44_V = ((layer16_out_44_V_full_n & ap_channel_done_layer16_out_44_V) | ap_sync_reg_channel_write_layer16_out_44_V);

assign ap_sync_channel_write_layer16_out_4_V = ((layer16_out_4_V_full_n & ap_channel_done_layer16_out_4_V) | ap_sync_reg_channel_write_layer16_out_4_V);

assign ap_sync_channel_write_layer16_out_52_V = ((layer16_out_52_V_full_n & ap_channel_done_layer16_out_52_V) | ap_sync_reg_channel_write_layer16_out_52_V);

assign ap_sync_channel_write_layer16_out_53_V = ((layer16_out_53_V_full_n & ap_channel_done_layer16_out_53_V) | ap_sync_reg_channel_write_layer16_out_53_V);

assign ap_sync_channel_write_layer16_out_54_V = ((layer16_out_54_V_full_n & ap_channel_done_layer16_out_54_V) | ap_sync_reg_channel_write_layer16_out_54_V);

assign ap_sync_channel_write_layer16_out_62_V = ((layer16_out_62_V_full_n & ap_channel_done_layer16_out_62_V) | ap_sync_reg_channel_write_layer16_out_62_V);

assign ap_sync_channel_write_layer16_out_63_V = ((layer16_out_63_V_full_n & ap_channel_done_layer16_out_63_V) | ap_sync_reg_channel_write_layer16_out_63_V);

assign ap_sync_channel_write_layer16_out_64_V = ((layer16_out_64_V_full_n & ap_channel_done_layer16_out_64_V) | ap_sync_reg_channel_write_layer16_out_64_V);

assign ap_sync_channel_write_layer16_out_72_V = ((layer16_out_72_V_full_n & ap_channel_done_layer16_out_72_V) | ap_sync_reg_channel_write_layer16_out_72_V);

assign ap_sync_channel_write_layer16_out_73_V = ((layer16_out_73_V_full_n & ap_channel_done_layer16_out_73_V) | ap_sync_reg_channel_write_layer16_out_73_V);

assign ap_sync_channel_write_layer16_out_74_V = ((layer16_out_74_V_full_n & ap_channel_done_layer16_out_74_V) | ap_sync_reg_channel_write_layer16_out_74_V);

assign ap_sync_channel_write_layer16_out_82_V = ((layer16_out_82_V_full_n & ap_channel_done_layer16_out_82_V) | ap_sync_reg_channel_write_layer16_out_82_V);

assign ap_sync_channel_write_layer16_out_83_V = ((layer16_out_83_V_full_n & ap_channel_done_layer16_out_83_V) | ap_sync_reg_channel_write_layer16_out_83_V);

assign ap_sync_channel_write_layer16_out_84_V = ((layer16_out_84_V_full_n & ap_channel_done_layer16_out_84_V) | ap_sync_reg_channel_write_layer16_out_84_V);

assign ap_sync_channel_write_layer16_out_92_V = ((layer16_out_92_V_full_n & ap_channel_done_layer16_out_92_V) | ap_sync_reg_channel_write_layer16_out_92_V);

assign ap_sync_channel_write_layer16_out_93_V = ((layer16_out_93_V_full_n & ap_channel_done_layer16_out_93_V) | ap_sync_reg_channel_write_layer16_out_93_V);

assign ap_sync_channel_write_layer16_out_94_V = ((layer16_out_94_V_full_n & ap_channel_done_layer16_out_94_V) | ap_sync_reg_channel_write_layer16_out_94_V);

assign ap_sync_channel_write_layer4_out_12_V = ((layer4_out_12_V_full_n & ap_channel_done_layer4_out_12_V) | ap_sync_reg_channel_write_layer4_out_12_V);

assign ap_sync_channel_write_layer4_out_16_V = ((layer4_out_16_V_full_n & ap_channel_done_layer4_out_16_V) | ap_sync_reg_channel_write_layer4_out_16_V);

assign ap_sync_channel_write_layer4_out_17_V = ((layer4_out_17_V_full_n & ap_channel_done_layer4_out_17_V) | ap_sync_reg_channel_write_layer4_out_17_V);

assign ap_sync_channel_write_layer4_out_22_V = ((layer4_out_22_V_full_n & ap_channel_done_layer4_out_22_V) | ap_sync_reg_channel_write_layer4_out_22_V);

assign ap_sync_channel_write_layer4_out_26_V = ((layer4_out_26_V_full_n & ap_channel_done_layer4_out_26_V) | ap_sync_reg_channel_write_layer4_out_26_V);

assign ap_sync_channel_write_layer4_out_27_V = ((layer4_out_27_V_full_n & ap_channel_done_layer4_out_27_V) | ap_sync_reg_channel_write_layer4_out_27_V);

assign ap_sync_channel_write_layer4_out_2_V = ((layer4_out_2_V_full_n & ap_channel_done_layer4_out_2_V) | ap_sync_reg_channel_write_layer4_out_2_V);

assign ap_sync_channel_write_layer4_out_32_V = ((layer4_out_32_V_full_n & ap_channel_done_layer4_out_32_V) | ap_sync_reg_channel_write_layer4_out_32_V);

assign ap_sync_channel_write_layer4_out_36_V = ((layer4_out_36_V_full_n & ap_channel_done_layer4_out_36_V) | ap_sync_reg_channel_write_layer4_out_36_V);

assign ap_sync_channel_write_layer4_out_37_V = ((layer4_out_37_V_full_n & ap_channel_done_layer4_out_37_V) | ap_sync_reg_channel_write_layer4_out_37_V);

assign ap_sync_channel_write_layer4_out_42_V = ((layer4_out_42_V_full_n & ap_channel_done_layer4_out_42_V) | ap_sync_reg_channel_write_layer4_out_42_V);

assign ap_sync_channel_write_layer4_out_46_V = ((layer4_out_46_V_full_n & ap_channel_done_layer4_out_46_V) | ap_sync_reg_channel_write_layer4_out_46_V);

assign ap_sync_channel_write_layer4_out_47_V = ((layer4_out_47_V_full_n & ap_channel_done_layer4_out_47_V) | ap_sync_reg_channel_write_layer4_out_47_V);

assign ap_sync_channel_write_layer4_out_52_V = ((layer4_out_52_V_full_n & ap_channel_done_layer4_out_52_V) | ap_sync_reg_channel_write_layer4_out_52_V);

assign ap_sync_channel_write_layer4_out_56_V = ((layer4_out_56_V_full_n & ap_channel_done_layer4_out_56_V) | ap_sync_reg_channel_write_layer4_out_56_V);

assign ap_sync_channel_write_layer4_out_57_V = ((layer4_out_57_V_full_n & ap_channel_done_layer4_out_57_V) | ap_sync_reg_channel_write_layer4_out_57_V);

assign ap_sync_channel_write_layer4_out_62_V = ((layer4_out_62_V_full_n & ap_channel_done_layer4_out_62_V) | ap_sync_reg_channel_write_layer4_out_62_V);

assign ap_sync_channel_write_layer4_out_66_V = ((layer4_out_66_V_full_n & ap_channel_done_layer4_out_66_V) | ap_sync_reg_channel_write_layer4_out_66_V);

assign ap_sync_channel_write_layer4_out_67_V = ((layer4_out_67_V_full_n & ap_channel_done_layer4_out_67_V) | ap_sync_reg_channel_write_layer4_out_67_V);

assign ap_sync_channel_write_layer4_out_6_V = ((layer4_out_6_V_full_n & ap_channel_done_layer4_out_6_V) | ap_sync_reg_channel_write_layer4_out_6_V);

assign ap_sync_channel_write_layer4_out_72_V = ((layer4_out_72_V_full_n & ap_channel_done_layer4_out_72_V) | ap_sync_reg_channel_write_layer4_out_72_V);

assign ap_sync_channel_write_layer4_out_76_V = ((layer4_out_76_V_full_n & ap_channel_done_layer4_out_76_V) | ap_sync_reg_channel_write_layer4_out_76_V);

assign ap_sync_channel_write_layer4_out_77_V = ((layer4_out_77_V_full_n & ap_channel_done_layer4_out_77_V) | ap_sync_reg_channel_write_layer4_out_77_V);

assign ap_sync_channel_write_layer4_out_7_V = ((layer4_out_7_V_full_n & ap_channel_done_layer4_out_7_V) | ap_sync_reg_channel_write_layer4_out_7_V);

assign ap_sync_channel_write_layer4_out_82_V = ((layer4_out_82_V_full_n & ap_channel_done_layer4_out_82_V) | ap_sync_reg_channel_write_layer4_out_82_V);

assign ap_sync_channel_write_layer4_out_86_V = ((layer4_out_86_V_full_n & ap_channel_done_layer4_out_86_V) | ap_sync_reg_channel_write_layer4_out_86_V);

assign ap_sync_channel_write_layer4_out_87_V = ((layer4_out_87_V_full_n & ap_channel_done_layer4_out_87_V) | ap_sync_reg_channel_write_layer4_out_87_V);

assign ap_sync_channel_write_layer4_out_92_V = ((layer4_out_92_V_full_n & ap_channel_done_layer4_out_92_V) | ap_sync_reg_channel_write_layer4_out_92_V);

assign ap_sync_channel_write_layer4_out_96_V = ((layer4_out_96_V_full_n & ap_channel_done_layer4_out_96_V) | ap_sync_reg_channel_write_layer4_out_96_V);

assign ap_sync_channel_write_layer4_out_97_V = ((layer4_out_97_V_full_n & ap_channel_done_layer4_out_97_V) | ap_sync_reg_channel_write_layer4_out_97_V);

assign ap_sync_channel_write_layer7_out_0_V = ((layer7_out_0_V_full_n & ap_channel_done_layer7_out_0_V) | ap_sync_reg_channel_write_layer7_out_0_V);

assign ap_sync_channel_write_layer7_out_10_V = ((layer7_out_10_V_full_n & ap_channel_done_layer7_out_10_V) | ap_sync_reg_channel_write_layer7_out_10_V);

assign ap_sync_channel_write_layer7_out_11_V = ((layer7_out_11_V_full_n & ap_channel_done_layer7_out_11_V) | ap_sync_reg_channel_write_layer7_out_11_V);

assign ap_sync_channel_write_layer7_out_12_V = ((layer7_out_12_V_full_n & ap_channel_done_layer7_out_12_V) | ap_sync_reg_channel_write_layer7_out_12_V);

assign ap_sync_channel_write_layer7_out_13_V = ((layer7_out_13_V_full_n & ap_channel_done_layer7_out_13_V) | ap_sync_reg_channel_write_layer7_out_13_V);

assign ap_sync_channel_write_layer7_out_14_V = ((layer7_out_14_V_full_n & ap_channel_done_layer7_out_14_V) | ap_sync_reg_channel_write_layer7_out_14_V);

assign ap_sync_channel_write_layer7_out_15_V = ((layer7_out_15_V_full_n & ap_channel_done_layer7_out_15_V) | ap_sync_reg_channel_write_layer7_out_15_V);

assign ap_sync_channel_write_layer7_out_16_V = ((layer7_out_16_V_full_n & ap_channel_done_layer7_out_16_V) | ap_sync_reg_channel_write_layer7_out_16_V);

assign ap_sync_channel_write_layer7_out_17_V = ((layer7_out_17_V_full_n & ap_channel_done_layer7_out_17_V) | ap_sync_reg_channel_write_layer7_out_17_V);

assign ap_sync_channel_write_layer7_out_18_V = ((layer7_out_18_V_full_n & ap_channel_done_layer7_out_18_V) | ap_sync_reg_channel_write_layer7_out_18_V);

assign ap_sync_channel_write_layer7_out_19_V = ((layer7_out_19_V_full_n & ap_channel_done_layer7_out_19_V) | ap_sync_reg_channel_write_layer7_out_19_V);

assign ap_sync_channel_write_layer7_out_1_V = ((layer7_out_1_V_full_n & ap_channel_done_layer7_out_1_V) | ap_sync_reg_channel_write_layer7_out_1_V);

assign ap_sync_channel_write_layer7_out_20_V = ((layer7_out_20_V_full_n & ap_channel_done_layer7_out_20_V) | ap_sync_reg_channel_write_layer7_out_20_V);

assign ap_sync_channel_write_layer7_out_21_V = ((layer7_out_21_V_full_n & ap_channel_done_layer7_out_21_V) | ap_sync_reg_channel_write_layer7_out_21_V);

assign ap_sync_channel_write_layer7_out_22_V = ((layer7_out_22_V_full_n & ap_channel_done_layer7_out_22_V) | ap_sync_reg_channel_write_layer7_out_22_V);

assign ap_sync_channel_write_layer7_out_23_V = ((layer7_out_23_V_full_n & ap_channel_done_layer7_out_23_V) | ap_sync_reg_channel_write_layer7_out_23_V);

assign ap_sync_channel_write_layer7_out_24_V = ((layer7_out_24_V_full_n & ap_channel_done_layer7_out_24_V) | ap_sync_reg_channel_write_layer7_out_24_V);

assign ap_sync_channel_write_layer7_out_25_V = ((layer7_out_25_V_full_n & ap_channel_done_layer7_out_25_V) | ap_sync_reg_channel_write_layer7_out_25_V);

assign ap_sync_channel_write_layer7_out_26_V = ((layer7_out_26_V_full_n & ap_channel_done_layer7_out_26_V) | ap_sync_reg_channel_write_layer7_out_26_V);

assign ap_sync_channel_write_layer7_out_27_V = ((layer7_out_27_V_full_n & ap_channel_done_layer7_out_27_V) | ap_sync_reg_channel_write_layer7_out_27_V);

assign ap_sync_channel_write_layer7_out_28_V = ((layer7_out_28_V_full_n & ap_channel_done_layer7_out_28_V) | ap_sync_reg_channel_write_layer7_out_28_V);

assign ap_sync_channel_write_layer7_out_29_V = ((layer7_out_29_V_full_n & ap_channel_done_layer7_out_29_V) | ap_sync_reg_channel_write_layer7_out_29_V);

assign ap_sync_channel_write_layer7_out_2_V = ((layer7_out_2_V_full_n & ap_channel_done_layer7_out_2_V) | ap_sync_reg_channel_write_layer7_out_2_V);

assign ap_sync_channel_write_layer7_out_30_V = ((layer7_out_30_V_full_n & ap_channel_done_layer7_out_30_V) | ap_sync_reg_channel_write_layer7_out_30_V);

assign ap_sync_channel_write_layer7_out_31_V = ((layer7_out_31_V_full_n & ap_channel_done_layer7_out_31_V) | ap_sync_reg_channel_write_layer7_out_31_V);

assign ap_sync_channel_write_layer7_out_32_V = ((layer7_out_32_V_full_n & ap_channel_done_layer7_out_32_V) | ap_sync_reg_channel_write_layer7_out_32_V);

assign ap_sync_channel_write_layer7_out_33_V = ((layer7_out_33_V_full_n & ap_channel_done_layer7_out_33_V) | ap_sync_reg_channel_write_layer7_out_33_V);

assign ap_sync_channel_write_layer7_out_34_V = ((layer7_out_34_V_full_n & ap_channel_done_layer7_out_34_V) | ap_sync_reg_channel_write_layer7_out_34_V);

assign ap_sync_channel_write_layer7_out_35_V = ((layer7_out_35_V_full_n & ap_channel_done_layer7_out_35_V) | ap_sync_reg_channel_write_layer7_out_35_V);

assign ap_sync_channel_write_layer7_out_36_V = ((layer7_out_36_V_full_n & ap_channel_done_layer7_out_36_V) | ap_sync_reg_channel_write_layer7_out_36_V);

assign ap_sync_channel_write_layer7_out_37_V = ((layer7_out_37_V_full_n & ap_channel_done_layer7_out_37_V) | ap_sync_reg_channel_write_layer7_out_37_V);

assign ap_sync_channel_write_layer7_out_38_V = ((layer7_out_38_V_full_n & ap_channel_done_layer7_out_38_V) | ap_sync_reg_channel_write_layer7_out_38_V);

assign ap_sync_channel_write_layer7_out_39_V = ((layer7_out_39_V_full_n & ap_channel_done_layer7_out_39_V) | ap_sync_reg_channel_write_layer7_out_39_V);

assign ap_sync_channel_write_layer7_out_3_V = ((layer7_out_3_V_full_n & ap_channel_done_layer7_out_3_V) | ap_sync_reg_channel_write_layer7_out_3_V);

assign ap_sync_channel_write_layer7_out_40_V = ((layer7_out_40_V_full_n & ap_channel_done_layer7_out_40_V) | ap_sync_reg_channel_write_layer7_out_40_V);

assign ap_sync_channel_write_layer7_out_41_V = ((layer7_out_41_V_full_n & ap_channel_done_layer7_out_41_V) | ap_sync_reg_channel_write_layer7_out_41_V);

assign ap_sync_channel_write_layer7_out_42_V = ((layer7_out_42_V_full_n & ap_channel_done_layer7_out_42_V) | ap_sync_reg_channel_write_layer7_out_42_V);

assign ap_sync_channel_write_layer7_out_43_V = ((layer7_out_43_V_full_n & ap_channel_done_layer7_out_43_V) | ap_sync_reg_channel_write_layer7_out_43_V);

assign ap_sync_channel_write_layer7_out_44_V = ((layer7_out_44_V_full_n & ap_channel_done_layer7_out_44_V) | ap_sync_reg_channel_write_layer7_out_44_V);

assign ap_sync_channel_write_layer7_out_45_V = ((layer7_out_45_V_full_n & ap_channel_done_layer7_out_45_V) | ap_sync_reg_channel_write_layer7_out_45_V);

assign ap_sync_channel_write_layer7_out_46_V = ((layer7_out_46_V_full_n & ap_channel_done_layer7_out_46_V) | ap_sync_reg_channel_write_layer7_out_46_V);

assign ap_sync_channel_write_layer7_out_47_V = ((layer7_out_47_V_full_n & ap_channel_done_layer7_out_47_V) | ap_sync_reg_channel_write_layer7_out_47_V);

assign ap_sync_channel_write_layer7_out_48_V = ((layer7_out_48_V_full_n & ap_channel_done_layer7_out_48_V) | ap_sync_reg_channel_write_layer7_out_48_V);

assign ap_sync_channel_write_layer7_out_49_V = ((layer7_out_49_V_full_n & ap_channel_done_layer7_out_49_V) | ap_sync_reg_channel_write_layer7_out_49_V);

assign ap_sync_channel_write_layer7_out_4_V = ((layer7_out_4_V_full_n & ap_channel_done_layer7_out_4_V) | ap_sync_reg_channel_write_layer7_out_4_V);

assign ap_sync_channel_write_layer7_out_50_V = ((layer7_out_50_V_full_n & ap_channel_done_layer7_out_50_V) | ap_sync_reg_channel_write_layer7_out_50_V);

assign ap_sync_channel_write_layer7_out_51_V = ((layer7_out_51_V_full_n & ap_channel_done_layer7_out_51_V) | ap_sync_reg_channel_write_layer7_out_51_V);

assign ap_sync_channel_write_layer7_out_52_V = ((layer7_out_52_V_full_n & ap_channel_done_layer7_out_52_V) | ap_sync_reg_channel_write_layer7_out_52_V);

assign ap_sync_channel_write_layer7_out_53_V = ((layer7_out_53_V_full_n & ap_channel_done_layer7_out_53_V) | ap_sync_reg_channel_write_layer7_out_53_V);

assign ap_sync_channel_write_layer7_out_54_V = ((layer7_out_54_V_full_n & ap_channel_done_layer7_out_54_V) | ap_sync_reg_channel_write_layer7_out_54_V);

assign ap_sync_channel_write_layer7_out_55_V = ((layer7_out_55_V_full_n & ap_channel_done_layer7_out_55_V) | ap_sync_reg_channel_write_layer7_out_55_V);

assign ap_sync_channel_write_layer7_out_56_V = ((layer7_out_56_V_full_n & ap_channel_done_layer7_out_56_V) | ap_sync_reg_channel_write_layer7_out_56_V);

assign ap_sync_channel_write_layer7_out_57_V = ((layer7_out_57_V_full_n & ap_channel_done_layer7_out_57_V) | ap_sync_reg_channel_write_layer7_out_57_V);

assign ap_sync_channel_write_layer7_out_58_V = ((layer7_out_58_V_full_n & ap_channel_done_layer7_out_58_V) | ap_sync_reg_channel_write_layer7_out_58_V);

assign ap_sync_channel_write_layer7_out_59_V = ((layer7_out_59_V_full_n & ap_channel_done_layer7_out_59_V) | ap_sync_reg_channel_write_layer7_out_59_V);

assign ap_sync_channel_write_layer7_out_5_V = ((layer7_out_5_V_full_n & ap_channel_done_layer7_out_5_V) | ap_sync_reg_channel_write_layer7_out_5_V);

assign ap_sync_channel_write_layer7_out_60_V = ((layer7_out_60_V_full_n & ap_channel_done_layer7_out_60_V) | ap_sync_reg_channel_write_layer7_out_60_V);

assign ap_sync_channel_write_layer7_out_61_V = ((layer7_out_61_V_full_n & ap_channel_done_layer7_out_61_V) | ap_sync_reg_channel_write_layer7_out_61_V);

assign ap_sync_channel_write_layer7_out_62_V = ((layer7_out_62_V_full_n & ap_channel_done_layer7_out_62_V) | ap_sync_reg_channel_write_layer7_out_62_V);

assign ap_sync_channel_write_layer7_out_63_V = ((layer7_out_63_V_full_n & ap_channel_done_layer7_out_63_V) | ap_sync_reg_channel_write_layer7_out_63_V);

assign ap_sync_channel_write_layer7_out_64_V = ((layer7_out_64_V_full_n & ap_channel_done_layer7_out_64_V) | ap_sync_reg_channel_write_layer7_out_64_V);

assign ap_sync_channel_write_layer7_out_65_V = ((layer7_out_65_V_full_n & ap_channel_done_layer7_out_65_V) | ap_sync_reg_channel_write_layer7_out_65_V);

assign ap_sync_channel_write_layer7_out_66_V = ((layer7_out_66_V_full_n & ap_channel_done_layer7_out_66_V) | ap_sync_reg_channel_write_layer7_out_66_V);

assign ap_sync_channel_write_layer7_out_67_V = ((layer7_out_67_V_full_n & ap_channel_done_layer7_out_67_V) | ap_sync_reg_channel_write_layer7_out_67_V);

assign ap_sync_channel_write_layer7_out_68_V = ((layer7_out_68_V_full_n & ap_channel_done_layer7_out_68_V) | ap_sync_reg_channel_write_layer7_out_68_V);

assign ap_sync_channel_write_layer7_out_69_V = ((layer7_out_69_V_full_n & ap_channel_done_layer7_out_69_V) | ap_sync_reg_channel_write_layer7_out_69_V);

assign ap_sync_channel_write_layer7_out_6_V = ((layer7_out_6_V_full_n & ap_channel_done_layer7_out_6_V) | ap_sync_reg_channel_write_layer7_out_6_V);

assign ap_sync_channel_write_layer7_out_70_V = ((layer7_out_70_V_full_n & ap_channel_done_layer7_out_70_V) | ap_sync_reg_channel_write_layer7_out_70_V);

assign ap_sync_channel_write_layer7_out_71_V = ((layer7_out_71_V_full_n & ap_channel_done_layer7_out_71_V) | ap_sync_reg_channel_write_layer7_out_71_V);

assign ap_sync_channel_write_layer7_out_72_V = ((layer7_out_72_V_full_n & ap_channel_done_layer7_out_72_V) | ap_sync_reg_channel_write_layer7_out_72_V);

assign ap_sync_channel_write_layer7_out_73_V = ((layer7_out_73_V_full_n & ap_channel_done_layer7_out_73_V) | ap_sync_reg_channel_write_layer7_out_73_V);

assign ap_sync_channel_write_layer7_out_74_V = ((layer7_out_74_V_full_n & ap_channel_done_layer7_out_74_V) | ap_sync_reg_channel_write_layer7_out_74_V);

assign ap_sync_channel_write_layer7_out_75_V = ((layer7_out_75_V_full_n & ap_channel_done_layer7_out_75_V) | ap_sync_reg_channel_write_layer7_out_75_V);

assign ap_sync_channel_write_layer7_out_76_V = ((layer7_out_76_V_full_n & ap_channel_done_layer7_out_76_V) | ap_sync_reg_channel_write_layer7_out_76_V);

assign ap_sync_channel_write_layer7_out_77_V = ((layer7_out_77_V_full_n & ap_channel_done_layer7_out_77_V) | ap_sync_reg_channel_write_layer7_out_77_V);

assign ap_sync_channel_write_layer7_out_78_V = ((layer7_out_78_V_full_n & ap_channel_done_layer7_out_78_V) | ap_sync_reg_channel_write_layer7_out_78_V);

assign ap_sync_channel_write_layer7_out_79_V = ((layer7_out_79_V_full_n & ap_channel_done_layer7_out_79_V) | ap_sync_reg_channel_write_layer7_out_79_V);

assign ap_sync_channel_write_layer7_out_7_V = ((layer7_out_7_V_full_n & ap_channel_done_layer7_out_7_V) | ap_sync_reg_channel_write_layer7_out_7_V);

assign ap_sync_channel_write_layer7_out_80_V = ((layer7_out_80_V_full_n & ap_channel_done_layer7_out_80_V) | ap_sync_reg_channel_write_layer7_out_80_V);

assign ap_sync_channel_write_layer7_out_81_V = ((layer7_out_81_V_full_n & ap_channel_done_layer7_out_81_V) | ap_sync_reg_channel_write_layer7_out_81_V);

assign ap_sync_channel_write_layer7_out_82_V = ((layer7_out_82_V_full_n & ap_channel_done_layer7_out_82_V) | ap_sync_reg_channel_write_layer7_out_82_V);

assign ap_sync_channel_write_layer7_out_83_V = ((layer7_out_83_V_full_n & ap_channel_done_layer7_out_83_V) | ap_sync_reg_channel_write_layer7_out_83_V);

assign ap_sync_channel_write_layer7_out_84_V = ((layer7_out_84_V_full_n & ap_channel_done_layer7_out_84_V) | ap_sync_reg_channel_write_layer7_out_84_V);

assign ap_sync_channel_write_layer7_out_85_V = ((layer7_out_85_V_full_n & ap_channel_done_layer7_out_85_V) | ap_sync_reg_channel_write_layer7_out_85_V);

assign ap_sync_channel_write_layer7_out_86_V = ((layer7_out_86_V_full_n & ap_channel_done_layer7_out_86_V) | ap_sync_reg_channel_write_layer7_out_86_V);

assign ap_sync_channel_write_layer7_out_87_V = ((layer7_out_87_V_full_n & ap_channel_done_layer7_out_87_V) | ap_sync_reg_channel_write_layer7_out_87_V);

assign ap_sync_channel_write_layer7_out_88_V = ((layer7_out_88_V_full_n & ap_channel_done_layer7_out_88_V) | ap_sync_reg_channel_write_layer7_out_88_V);

assign ap_sync_channel_write_layer7_out_89_V = ((layer7_out_89_V_full_n & ap_channel_done_layer7_out_89_V) | ap_sync_reg_channel_write_layer7_out_89_V);

assign ap_sync_channel_write_layer7_out_8_V = ((layer7_out_8_V_full_n & ap_channel_done_layer7_out_8_V) | ap_sync_reg_channel_write_layer7_out_8_V);

assign ap_sync_channel_write_layer7_out_90_V = ((layer7_out_90_V_full_n & ap_channel_done_layer7_out_90_V) | ap_sync_reg_channel_write_layer7_out_90_V);

assign ap_sync_channel_write_layer7_out_91_V = ((layer7_out_91_V_full_n & ap_channel_done_layer7_out_91_V) | ap_sync_reg_channel_write_layer7_out_91_V);

assign ap_sync_channel_write_layer7_out_92_V = ((layer7_out_92_V_full_n & ap_channel_done_layer7_out_92_V) | ap_sync_reg_channel_write_layer7_out_92_V);

assign ap_sync_channel_write_layer7_out_93_V = ((layer7_out_93_V_full_n & ap_channel_done_layer7_out_93_V) | ap_sync_reg_channel_write_layer7_out_93_V);

assign ap_sync_channel_write_layer7_out_94_V = ((layer7_out_94_V_full_n & ap_channel_done_layer7_out_94_V) | ap_sync_reg_channel_write_layer7_out_94_V);

assign ap_sync_channel_write_layer7_out_95_V = ((layer7_out_95_V_full_n & ap_channel_done_layer7_out_95_V) | ap_sync_reg_channel_write_layer7_out_95_V);

assign ap_sync_channel_write_layer7_out_96_V = ((layer7_out_96_V_full_n & ap_channel_done_layer7_out_96_V) | ap_sync_reg_channel_write_layer7_out_96_V);

assign ap_sync_channel_write_layer7_out_97_V = ((layer7_out_97_V_full_n & ap_channel_done_layer7_out_97_V) | ap_sync_reg_channel_write_layer7_out_97_V);

assign ap_sync_channel_write_layer7_out_98_V = ((layer7_out_98_V_full_n & ap_channel_done_layer7_out_98_V) | ap_sync_reg_channel_write_layer7_out_98_V);

assign ap_sync_channel_write_layer7_out_99_V = ((layer7_out_99_V_full_n & ap_channel_done_layer7_out_99_V) | ap_sync_reg_channel_write_layer7_out_99_V);

assign ap_sync_channel_write_layer7_out_9_V = ((layer7_out_9_V_full_n & ap_channel_done_layer7_out_9_V) | ap_sync_reg_channel_write_layer7_out_9_V);

assign ap_sync_channel_write_layer8_out_2_V = ((layer8_out_2_V_full_n & ap_channel_done_layer8_out_2_V) | ap_sync_reg_channel_write_layer8_out_2_V);

assign ap_sync_channel_write_layer8_out_3_V = ((layer8_out_3_V_full_n & ap_channel_done_layer8_out_3_V) | ap_sync_reg_channel_write_layer8_out_3_V);

assign ap_sync_channel_write_layer8_out_4_V = ((layer8_out_4_V_full_n & ap_channel_done_layer8_out_4_V) | ap_sync_reg_channel_write_layer8_out_4_V);

assign ap_sync_channel_write_layer9_out_1_V = ((layer9_out_1_V_full_n & ap_channel_done_layer9_out_1_V) | ap_sync_reg_channel_write_layer9_out_1_V);

assign ap_sync_channel_write_layer9_out_8_V = ((layer9_out_8_V_full_n & ap_channel_done_layer9_out_8_V) | ap_sync_reg_channel_write_layer9_out_8_V);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_done;

assign ap_sync_ready = myproject_entry4_U0_ap_ready;

assign dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue = (ap_sync_channel_write_layer9_out_8_V & ap_sync_channel_write_layer9_out_1_V);

assign dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start = (layer8_out_4_V_empty_n & layer8_out_3_V_empty_n & layer8_out_2_V_empty_n);

assign dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n = 1'b1;

assign dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0_U0_start_write = 1'b0;

assign dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_continue = layer12_out_0_V_full_n;

assign dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_ap_start = (layer11_out_8_V_empty_n & layer11_out_1_V_empty_n);

assign dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_start_full_n = 1'b1;

assign dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config12_0_0_U0_start_write = 1'b0;

assign global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue = (ap_sync_channel_write_layer8_out_4_V & ap_sync_channel_write_layer8_out_3_V & ap_sync_channel_write_layer8_out_2_V);

assign global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_ap_start = (layer7_out_9_V_empty_n & layer7_out_99_V_empty_n & layer7_out_98_V_empty_n & layer7_out_97_V_empty_n & layer7_out_96_V_empty_n & layer7_out_95_V_empty_n & layer7_out_94_V_empty_n & layer7_out_93_V_empty_n & layer7_out_92_V_empty_n & layer7_out_91_V_empty_n & layer7_out_90_V_empty_n & layer7_out_8_V_empty_n & layer7_out_89_V_empty_n & layer7_out_88_V_empty_n & layer7_out_87_V_empty_n & layer7_out_86_V_empty_n & layer7_out_85_V_empty_n & layer7_out_84_V_empty_n & layer7_out_83_V_empty_n & layer7_out_82_V_empty_n & layer7_out_81_V_empty_n & layer7_out_80_V_empty_n & layer7_out_7_V_empty_n & layer7_out_79_V_empty_n & layer7_out_78_V_empty_n & layer7_out_77_V_empty_n & layer7_out_76_V_empty_n & layer7_out_75_V_empty_n & layer7_out_74_V_empty_n & layer7_out_73_V_empty_n & layer7_out_72_V_empty_n & layer7_out_71_V_empty_n & layer7_out_70_V_empty_n & layer7_out_6_V_empty_n & layer7_out_69_V_empty_n & layer7_out_68_V_empty_n & layer7_out_67_V_empty_n & layer7_out_66_V_empty_n & layer7_out_65_V_empty_n & layer7_out_64_V_empty_n & layer7_out_63_V_empty_n & layer7_out_62_V_empty_n & layer7_out_61_V_empty_n & layer7_out_60_V_empty_n & layer7_out_5_V_empty_n & layer7_out_59_V_empty_n & layer7_out_58_V_empty_n & layer7_out_57_V_empty_n & layer7_out_56_V_empty_n & layer7_out_55_V_empty_n & layer7_out_54_V_empty_n & layer7_out_53_V_empty_n & layer7_out_52_V_empty_n & layer7_out_51_V_empty_n & layer7_out_50_V_empty_n & layer7_out_4_V_empty_n & layer7_out_49_V_empty_n & layer7_out_48_V_empty_n & layer7_out_47_V_empty_n & layer7_out_46_V_empty_n & layer7_out_45_V_empty_n & layer7_out_44_V_empty_n & layer7_out_43_V_empty_n & layer7_out_42_V_empty_n & layer7_out_41_V_empty_n & layer7_out_40_V_empty_n & layer7_out_3_V_empty_n & layer7_out_39_V_empty_n & layer7_out_38_V_empty_n & layer7_out_37_V_empty_n & layer7_out_36_V_empty_n & layer7_out_35_V_empty_n & layer7_out_34_V_empty_n & layer7_out_33_V_empty_n & layer7_out_32_V_empty_n & layer7_out_31_V_empty_n & layer7_out_30_V_empty_n & layer7_out_2_V_empty_n & layer7_out_29_V_empty_n & layer7_out_28_V_empty_n & layer7_out_27_V_empty_n & layer7_out_26_V_empty_n & layer7_out_25_V_empty_n & layer7_out_24_V_empty_n & layer7_out_23_V_empty_n & layer7_out_22_V_empty_n & layer7_out_21_V_empty_n & layer7_out_20_V_empty_n & layer7_out_1_V_empty_n & layer7_out_19_V_empty_n & layer7_out_18_V_empty_n & layer7_out_17_V_empty_n & layer7_out_16_V_empty_n & layer7_out_15_V_empty_n & layer7_out_14_V_empty_n & layer7_out_13_V_empty_n & layer7_out_12_V_empty_n & layer7_out_11_V_empty_n & layer7_out_10_V_empty_n & layer7_out_0_V_empty_n);

assign global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_start_full_n = 1'b1;

assign global_pooling1d_cl_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config8_U0_start_write = 1'b0;

assign layer14_out_0_V = sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_res_V;

assign layer14_out_0_V_ap_vld = sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_res_V_ap_vld;

assign myproject_entry4_U0_ap_continue = 1'b1;

assign myproject_entry4_U0_ap_start = ap_start;

assign pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_continue = (ap_sync_channel_write_layer15_out_97_V & ap_sync_channel_write_layer15_out_96_V & ap_sync_channel_write_layer15_out_92_V & ap_sync_channel_write_layer15_out_87_V & ap_sync_channel_write_layer15_out_86_V & ap_sync_channel_write_layer15_out_82_V & ap_sync_channel_write_layer15_out_7_V & ap_sync_channel_write_layer15_out_77_V & ap_sync_channel_write_layer15_out_76_V & ap_sync_channel_write_layer15_out_72_V & ap_sync_channel_write_layer15_out_6_V & ap_sync_channel_write_layer15_out_67_V & ap_sync_channel_write_layer15_out_66_V & ap_sync_channel_write_layer15_out_62_V & ap_sync_channel_write_layer15_out_57_V & ap_sync_channel_write_layer15_out_56_V & ap_sync_channel_write_layer15_out_52_V & ap_sync_channel_write_layer15_out_47_V & ap_sync_channel_write_layer15_out_46_V & ap_sync_channel_write_layer15_out_42_V & ap_sync_channel_write_layer15_out_37_V & ap_sync_channel_write_layer15_out_36_V & ap_sync_channel_write_layer15_out_32_V & ap_sync_channel_write_layer15_out_2_V & ap_sync_channel_write_layer15_out_27_V & ap_sync_channel_write_layer15_out_26_V & ap_sync_channel_write_layer15_out_22_V & ap_sync_channel_write_layer15_out_17_V & ap_sync_channel_write_layer15_out_16_V & ap_sync_channel_write_layer15_out_12_V);

assign pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_ap_start = start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_empty_n;

assign pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_start_full_n = 1'b1;

assign pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_start_write = 1'b0;

assign pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_continue = (ap_sync_channel_write_layer16_out_94_V & ap_sync_channel_write_layer16_out_93_V & ap_sync_channel_write_layer16_out_92_V & ap_sync_channel_write_layer16_out_84_V & ap_sync_channel_write_layer16_out_83_V & ap_sync_channel_write_layer16_out_82_V & ap_sync_channel_write_layer16_out_74_V & ap_sync_channel_write_layer16_out_73_V & ap_sync_channel_write_layer16_out_72_V & ap_sync_channel_write_layer16_out_64_V & ap_sync_channel_write_layer16_out_63_V & ap_sync_channel_write_layer16_out_62_V & ap_sync_channel_write_layer16_out_54_V & ap_sync_channel_write_layer16_out_53_V & ap_sync_channel_write_layer16_out_52_V & ap_sync_channel_write_layer16_out_4_V & ap_sync_channel_write_layer16_out_44_V & ap_sync_channel_write_layer16_out_43_V & ap_sync_channel_write_layer16_out_42_V & ap_sync_channel_write_layer16_out_3_V & ap_sync_channel_write_layer16_out_34_V & ap_sync_channel_write_layer16_out_33_V & ap_sync_channel_write_layer16_out_32_V & ap_sync_channel_write_layer16_out_2_V & ap_sync_channel_write_layer16_out_24_V & ap_sync_channel_write_layer16_out_23_V & ap_sync_channel_write_layer16_out_22_V & ap_sync_channel_write_layer16_out_14_V & ap_sync_channel_write_layer16_out_13_V & ap_sync_channel_write_layer16_out_12_V);

assign pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_ap_start = (layer4_out_97_V_empty_n & layer4_out_96_V_empty_n & layer4_out_92_V_empty_n & layer4_out_87_V_empty_n & layer4_out_86_V_empty_n & layer4_out_82_V_empty_n & layer4_out_7_V_empty_n & layer4_out_77_V_empty_n & layer4_out_76_V_empty_n & layer4_out_72_V_empty_n & layer4_out_6_V_empty_n & layer4_out_67_V_empty_n & layer4_out_66_V_empty_n & layer4_out_62_V_empty_n & layer4_out_57_V_empty_n & layer4_out_56_V_empty_n & layer4_out_52_V_empty_n & layer4_out_47_V_empty_n & layer4_out_46_V_empty_n & layer4_out_42_V_empty_n & layer4_out_37_V_empty_n & layer4_out_36_V_empty_n & layer4_out_32_V_empty_n & layer4_out_2_V_empty_n & layer4_out_27_V_empty_n & layer4_out_26_V_empty_n & layer4_out_22_V_empty_n & layer4_out_17_V_empty_n & layer4_out_16_V_empty_n & layer4_out_12_V_empty_n);

assign pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_start_full_n = 1'b1;

assign pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config16_U0_start_write = 1'b0;

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_continue = (ap_sync_channel_write_layer11_out_8_V & ap_sync_channel_write_layer11_out_1_V);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_ap_start = (layer9_out_8_V_empty_n & layer9_out_1_V_empty_n);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_start_full_n = 1'b1;

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_U0_start_write = 1'b0;

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_continue = (ap_sync_channel_write_layer4_out_97_V & ap_sync_channel_write_layer4_out_96_V & ap_sync_channel_write_layer4_out_92_V & ap_sync_channel_write_layer4_out_87_V & ap_sync_channel_write_layer4_out_86_V & ap_sync_channel_write_layer4_out_82_V & ap_sync_channel_write_layer4_out_7_V & ap_sync_channel_write_layer4_out_77_V & ap_sync_channel_write_layer4_out_76_V & ap_sync_channel_write_layer4_out_72_V & ap_sync_channel_write_layer4_out_6_V & ap_sync_channel_write_layer4_out_67_V & ap_sync_channel_write_layer4_out_66_V & ap_sync_channel_write_layer4_out_62_V & ap_sync_channel_write_layer4_out_57_V & ap_sync_channel_write_layer4_out_56_V & ap_sync_channel_write_layer4_out_52_V & ap_sync_channel_write_layer4_out_47_V & ap_sync_channel_write_layer4_out_46_V & ap_sync_channel_write_layer4_out_42_V & ap_sync_channel_write_layer4_out_37_V & ap_sync_channel_write_layer4_out_36_V & ap_sync_channel_write_layer4_out_32_V & ap_sync_channel_write_layer4_out_2_V & ap_sync_channel_write_layer4_out_27_V & ap_sync_channel_write_layer4_out_26_V & ap_sync_channel_write_layer4_out_22_V & ap_sync_channel_write_layer4_out_17_V & ap_sync_channel_write_layer4_out_16_V & ap_sync_channel_write_layer4_out_12_V);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_ap_start = (layer15_out_97_V_empty_n & layer15_out_96_V_empty_n & layer15_out_92_V_empty_n & layer15_out_87_V_empty_n & layer15_out_86_V_empty_n & layer15_out_82_V_empty_n & layer15_out_7_V_empty_n & layer15_out_77_V_empty_n & layer15_out_76_V_empty_n & layer15_out_72_V_empty_n & layer15_out_6_V_empty_n & layer15_out_67_V_empty_n & layer15_out_66_V_empty_n & layer15_out_62_V_empty_n & layer15_out_57_V_empty_n & layer15_out_56_V_empty_n & layer15_out_52_V_empty_n & layer15_out_47_V_empty_n & layer15_out_46_V_empty_n & layer15_out_42_V_empty_n & layer15_out_37_V_empty_n & layer15_out_36_V_empty_n & layer15_out_32_V_empty_n & layer15_out_2_V_empty_n & layer15_out_27_V_empty_n & layer15_out_26_V_empty_n & layer15_out_22_V_empty_n & layer15_out_17_V_empty_n & layer15_out_16_V_empty_n & layer15_out_12_V_empty_n);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_start_full_n = 1'b1;

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_U0_start_write = 1'b0;

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_continue = (ap_sync_channel_write_layer7_out_9_V & ap_sync_channel_write_layer7_out_99_V & ap_sync_channel_write_layer7_out_98_V & ap_sync_channel_write_layer7_out_97_V & ap_sync_channel_write_layer7_out_96_V & ap_sync_channel_write_layer7_out_95_V & ap_sync_channel_write_layer7_out_94_V & ap_sync_channel_write_layer7_out_93_V & ap_sync_channel_write_layer7_out_92_V & ap_sync_channel_write_layer7_out_91_V & ap_sync_channel_write_layer7_out_90_V & ap_sync_channel_write_layer7_out_8_V & ap_sync_channel_write_layer7_out_89_V & ap_sync_channel_write_layer7_out_88_V & ap_sync_channel_write_layer7_out_87_V & ap_sync_channel_write_layer7_out_86_V & ap_sync_channel_write_layer7_out_85_V & ap_sync_channel_write_layer7_out_84_V & ap_sync_channel_write_layer7_out_83_V & ap_sync_channel_write_layer7_out_82_V & ap_sync_channel_write_layer7_out_81_V & ap_sync_channel_write_layer7_out_80_V & ap_sync_channel_write_layer7_out_7_V & ap_sync_channel_write_layer7_out_79_V & ap_sync_channel_write_layer7_out_78_V & ap_sync_channel_write_layer7_out_77_V & ap_sync_channel_write_layer7_out_76_V & ap_sync_channel_write_layer7_out_75_V & ap_sync_channel_write_layer7_out_74_V & ap_sync_channel_write_layer7_out_73_V & ap_sync_channel_write_layer7_out_72_V & ap_sync_channel_write_layer7_out_71_V & ap_sync_channel_write_layer7_out_70_V & ap_sync_channel_write_layer7_out_6_V & ap_sync_channel_write_layer7_out_69_V & ap_sync_channel_write_layer7_out_68_V & ap_sync_channel_write_layer7_out_67_V & ap_sync_channel_write_layer7_out_66_V & ap_sync_channel_write_layer7_out_65_V & ap_sync_channel_write_layer7_out_64_V & ap_sync_channel_write_layer7_out_63_V & ap_sync_channel_write_layer7_out_62_V & ap_sync_channel_write_layer7_out_61_V & ap_sync_channel_write_layer7_out_60_V & ap_sync_channel_write_layer7_out_5_V & ap_sync_channel_write_layer7_out_59_V & ap_sync_channel_write_layer7_out_58_V & ap_sync_channel_write_layer7_out_57_V & ap_sync_channel_write_layer7_out_56_V & ap_sync_channel_write_layer7_out_55_V & ap_sync_channel_write_layer7_out_54_V & ap_sync_channel_write_layer7_out_53_V & ap_sync_channel_write_layer7_out_52_V & ap_sync_channel_write_layer7_out_51_V & ap_sync_channel_write_layer7_out_50_V & ap_sync_channel_write_layer7_out_4_V & ap_sync_channel_write_layer7_out_49_V & ap_sync_channel_write_layer7_out_48_V & ap_sync_channel_write_layer7_out_47_V & ap_sync_channel_write_layer7_out_46_V & ap_sync_channel_write_layer7_out_45_V & ap_sync_channel_write_layer7_out_44_V & ap_sync_channel_write_layer7_out_43_V & ap_sync_channel_write_layer7_out_42_V & ap_sync_channel_write_layer7_out_41_V & ap_sync_channel_write_layer7_out_40_V & ap_sync_channel_write_layer7_out_3_V & ap_sync_channel_write_layer7_out_39_V & ap_sync_channel_write_layer7_out_38_V & ap_sync_channel_write_layer7_out_37_V & ap_sync_channel_write_layer7_out_36_V & ap_sync_channel_write_layer7_out_35_V & ap_sync_channel_write_layer7_out_34_V & ap_sync_channel_write_layer7_out_33_V & ap_sync_channel_write_layer7_out_32_V & ap_sync_channel_write_layer7_out_31_V & ap_sync_channel_write_layer7_out_30_V & ap_sync_channel_write_layer7_out_2_V & ap_sync_channel_write_layer7_out_29_V & ap_sync_channel_write_layer7_out_28_V & ap_sync_channel_write_layer7_out_27_V & ap_sync_channel_write_layer7_out_26_V & ap_sync_channel_write_layer7_out_25_V & ap_sync_channel_write_layer7_out_24_V & ap_sync_channel_write_layer7_out_23_V & ap_sync_channel_write_layer7_out_22_V & ap_sync_channel_write_layer7_out_21_V & ap_sync_channel_write_layer7_out_20_V & ap_sync_channel_write_layer7_out_1_V & ap_sync_channel_write_layer7_out_19_V & ap_sync_channel_write_layer7_out_18_V & ap_sync_channel_write_layer7_out_17_V & ap_sync_channel_write_layer7_out_16_V & ap_sync_channel_write_layer7_out_15_V & ap_sync_channel_write_layer7_out_14_V & ap_sync_channel_write_layer7_out_13_V & ap_sync_channel_write_layer7_out_12_V & ap_sync_channel_write_layer7_out_11_V & ap_sync_channel_write_layer7_out_10_V & ap_sync_channel_write_layer7_out_0_V);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_ap_start = (layer16_out_94_V_empty_n & layer16_out_93_V_empty_n & layer16_out_92_V_empty_n & layer16_out_84_V_empty_n & layer16_out_83_V_empty_n & layer16_out_82_V_empty_n & layer16_out_74_V_empty_n & layer16_out_73_V_empty_n & layer16_out_72_V_empty_n & layer16_out_64_V_empty_n & layer16_out_63_V_empty_n & layer16_out_62_V_empty_n & layer16_out_54_V_empty_n & layer16_out_53_V_empty_n & layer16_out_52_V_empty_n & layer16_out_4_V_empty_n & layer16_out_44_V_empty_n & layer16_out_43_V_empty_n & layer16_out_42_V_empty_n & layer16_out_3_V_empty_n & layer16_out_34_V_empty_n & layer16_out_33_V_empty_n & layer16_out_32_V_empty_n & layer16_out_2_V_empty_n & layer16_out_24_V_empty_n & layer16_out_23_V_empty_n & layer16_out_22_V_empty_n & layer16_out_14_V_empty_n & layer16_out_13_V_empty_n & layer16_out_12_V_empty_n);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_start_full_n = 1'b1;

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_U0_start_write = 1'b0;

assign sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_continue = 1'b1;

assign sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_ap_start = layer12_out_0_V_empty_n;

assign sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_start_full_n = 1'b1;

assign sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config14_U0_start_write = 1'b0;

assign start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config15_U0_din = 1'b1;

endmodule //myproject
