#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun  4 10:48:05 2025
# Process ID: 19376
# Current directory: C:/Users/chris/Documents/ViCON/ViCON/2.FPGA/1.FPGA_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25040 C:\Users\chris\Documents\ViCON\ViCON\2.FPGA\1.FPGA_Project\1.FPGA_Project.xpr
# Log file: C:/Users/chris/Documents/ViCON/ViCON/2.FPGA/1.FPGA_Project/vivado.log
# Journal file: C:/Users/chris/Documents/ViCON/ViCON/2.FPGA/1.FPGA_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chris/Documents/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
convert_ips [get_files  C:/Users/chris/Documents/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [filemgmt 56-106] Converting IP 'clk_wiz_0' into core container format.
INFO: [filemgmt 56-101] Creating core container 'C:/Users/chris/Documents/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0.xcix' for IP 'clk_wiz_0'
ERROR: [Common 17-70] Application Exception: Cannot create the core container 'C:/Users/chris/Documents/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0.xcix'. The file already exists and will not be overwritten
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  4 10:54:58 2025...
