
<html><head><title>asiSetVerilogHostMode</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="TopicTags" content="TRUE" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="namratam" />
<meta name="CreateDate" content="2023-10-27" />
<meta name="CreateTime" content="1698424137" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the SKILL functions for Virtuoso ADE Suite" />
<meta name="DocTitle" content="Virtuoso ADE SKILL Reference" />
<meta name="DocType" content="SKILL Reference" />
<meta name="FileTitle" content="asiSetVerilogHostMode" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="maeSKILLref" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-27" />
<meta name="ModifiedTime" content="1698424137" />
<meta name="NextFile" content="chap3_re_asiGetVerilogHost.html" />
<meta name="Order" content="1" />
<meta name="Group" content="ADE Explorer, ADE Assembler" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap3_re_asiSetVerilogHost.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment" />
<meta name="Product" content="Virtuoso Analog Design Environment" />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso ADE SKILL Reference -- asiSetVerilogHostMode" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="api reference" />
<meta name="prod_feature" content="ADE Explorer/ADE Assembler" />
<meta name="prod_subfeature" content="Direct Interfaces/Socket Interfaces ,SKILL" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="maeSKILLrefIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="maeSKILLrefTOC.html">Contents</a></li><li><a class="prev" href="chap3_re_asiSetVerilogHost.html" title="asiSetVerilogHost">asiSetVerilogHost</a></li><li style="float: right;"><a class="viewPrint" href="maeSKILLref.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap3_re_asiGetVerilogHost.html" title="asiGetVerilogHost">asiGetVerilogHost</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso ADE SKILL Reference<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a name="Filename:re_asiSetVerilogHostMode" title="asiSetVerilogHostMode"></a><h3>
<a name="pgfId-1048325"></a><a name="asiSetVerilogHostMode"></a><a name="marker-1048324"></a><a name="13454"></a>asiSetVerilogHostMode </h3>
<a name="pgfId-1048327"></a><pre class="webflare-courier-new webflare-syx-syntax codeContent">
asiSetVerilogHostMode( 
<code><em>o_session
t_hostMode</em></code> 
) 
=&gt; <code><em>t_digitalSimulatorHostMode</em></code> </pre>
<h4>
<a name="pgfId-1048328"></a>Description</h4>

<p>
<a name="pgfId-1048330"></a>Specifies whether the digital simulator will run locally or on a remote host. If you specify <code>remote</code>, you must specify the host name by using the <code>asiSetVerilogHost</code> command. </p>

<h4>
<a name="pgfId-1048340"></a>Arguments</h4>
<table class="webflareTable" id="#id1048331">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a name="pgfId-1048333"></a><span class="webflare-courier-new" style="white-space:pre"><em>o_session</em></span> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a name="pgfId-1048335"></a>Simulation session object. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a name="pgfId-1048337"></a><span class="webflare-courier-new" style="white-space:pre"><em>t_hostMode</em></span> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a name="pgfId-1048339"></a>Either of the following modes: <code>local</code> or <code>remote</code>. </p>
</td>
</tr>
</tbody></table>
<h4>
<a name="pgfId-1048350"></a>Value Returned</h4>
<table class="webflareTable" id="#id1048341">
<tbody><tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a name="pgfId-1048343"></a><span class="webflare-courier-new" style="white-space:pre"><em>t_digitalSimulatorHostMode</em></span> </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a name="pgfId-1048347"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a name="pgfId-1048349"></a>The digital simulator host mode for mixed-signal simulation. </p>
</td>
</tr>
</tbody></table>

<p>
<a name="pgfId-1078199"></a></p>
<p>
<a name="pgfId-1078200"></a></p>
<p>
<a name="pgfId-1078201"></a></p>
<p>
<a name="pgfId-1078195"></a></p>

<!-- [TOPIC_END] -->
  <!--  [TOPIC_START_OPEN]type=cmdref

[TOPIC_START_ATTR]text=asiGetVerilogHost

[TOPIC_START_ATTR]description=

[TOPIC_START_ATTR]keyword=

[TOPIC_START_CLOSE] -->




<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap3_re_asiSetVerilogHost.html" id="prev" title="asiSetVerilogHost">asiSetVerilogHost</a></em></b><b><em><a href="chap3_re_asiGetVerilogHost.html" id="nex" title="asiGetVerilogHost">asiGetVerilogHost</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>