git clone --depth 1 --no-tags https://github.com/EdBloodedge/MIPS_microprocessor_simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368187635
git clone --depth 1 --no-tags https://github.com/isaac-fs/Proyecto-Digitales-II-G3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370472289
git clone --depth 1 --no-tags https://github.com/renas-ercan-384/FPGA_Signal_Processing_Development.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365013404
git clone --depth 1 --no-tags https://github.com/artiomtz/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365892700
git clone --depth 1 --no-tags https://github.com/lilyof97/lab01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365523935
git clone --depth 1 --no-tags https://github.com/Arman5592/Matrix-Block-Multiplier-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371770100
git clone --depth 1 --no-tags https://github.com/CW-B-W/DIC-MedianFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371666716
git clone --depth 1 --no-tags https://github.com/abhishek2002228/Floating-Point-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371886522
git clone --depth 1 --no-tags https://github.com/samlam723/median_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373598299
git clone --depth 1 --no-tags https://github.com/ajayjha5899/enhanced_aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373040270
git clone --depth 1 --no-tags https://github.com/mballance/coremesh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365823725
git clone --depth 1 --no-tags https://github.com/currylover-gokul/summer-project2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371105075
git clone --depth 1 --no-tags https://github.com/racerxdl/fpga-spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365878253
git clone --depth 1 --no-tags https://github.com/maimaixiong/pdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365240450
git clone --depth 1 --no-tags https://github.com/farhan-tallman/uart-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368062619
git clone --depth 1 --no-tags https://github.com/SnrNotHere16/ALUMatrixReduced.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369907211
git clone --depth 1 --no-tags https://github.com/jmstein7/65c02_errata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373934842
git clone --depth 1 --no-tags https://github.com/IceShip423/5-stage-pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365518776
git clone --depth 1 --no-tags https://github.com/bhatmahadev6/openMSP430-on-Zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370066045
git clone --depth 1 --no-tags https://github.com/alex-t-nguyen/Multicycle_Processor_ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365387475
git clone --depth 1 --no-tags https://github.com/Mine268/MiaoBiao.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370527116
git clone --depth 1 --no-tags https://github.com/leus8/proyecto1-estructurasII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364097911
git clone --depth 1 --no-tags https://github.com/Anubhav3084/FPGA-work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369790357
git clone --depth 1 --no-tags https://github.com/Buglik/AK2-projekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371721546
git clone --depth 1 --no-tags https://github.com/AlexanderKeithGreer/simpleArray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369472496
git clone --depth 1 --no-tags https://github.com/letitbe0201/Costas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365109985
git clone --depth 1 --no-tags https://github.com/Danny-xyy/AES_FPGA_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368729497
git clone --depth 1 --no-tags https://github.com/jgesc/riscv-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368447385
git clone --depth 1 --no-tags https://github.com/ashvah/cpu-pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369713354
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fw-wishbone-sram-ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366170656
git clone --depth 1 --no-tags https://github.com/dgarci23/8b-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372570241
git clone --depth 1 --no-tags https://github.com/thunderzips/MLCB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364867325
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/Next186_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364507559
git clone --depth 1 --no-tags https://github.com/VARZero/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370880980
git clone --depth 1 --no-tags https://github.com/Thorns-H/mips-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369623391
git clone --depth 1 --no-tags https://github.com/jihoon1125/Digital-Logic-Circuit_term-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367303875
git clone --depth 1 --no-tags https://github.com/NicoThls/StepperMotor_Control_VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367316866
git clone --depth 1 --no-tags https://github.com/HarishKMurali/Computer_Architecture_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367795127
git clone --depth 1 --no-tags https://github.com/siddharthoo7/Pipelined-fir-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370232169
git clone --depth 1 --no-tags https://github.com/ishfaqahmed29/16-bit_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370501362
git clone --depth 1 --no-tags https://github.com/samlam723/fir_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373881287
git clone --depth 1 --no-tags https://github.com/HITSZ-COMP2008/Lab-Tilelink-Handout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369606663
git clone --depth 1 --no-tags https://github.com/oasm95/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368128201
git clone --depth 1 --no-tags https://github.com/fuboki10/DCNN-Accelerator-IO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370967583
git clone --depth 1 --no-tags https://github.com/ncicek/IQmodulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372089891
git clone --depth 1 --no-tags https://github.com/santhosh-raghul/tomasulo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365224810
git clone --depth 1 --no-tags https://github.com/Dennis34png/EstructurasII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367480829
git clone --depth 1 --no-tags https://github.com/ic-cad/plode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365920132
git clone --depth 1 --no-tags https://github.com/Gaukm01/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371944252
git clone --depth 1 --no-tags https://github.com/arpitkumar1412/Multi-cycle-datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374213094
git clone --depth 1 --no-tags https://github.com/CYF0823/kws-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364485035
git clone --depth 1 --no-tags https://github.com/tarun-singla/Configurable-Fabric.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369787245
git clone --depth 1 --no-tags https://github.com/Nzarite/crypto-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371112091
git clone --depth 1 --no-tags https://github.com/kzwrime/priscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371662116
git clone --depth 1 --no-tags https://github.com/spdy1895/Systolic_Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367107038
git clone --depth 1 --no-tags https://github.com/TinyRetroWarehouse/vga-driver-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368739378
git clone --depth 1 --no-tags https://github.com/Tecu23/decryption-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366284893
git clone --depth 1 --no-tags https://github.com/li123718/iu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368407073
git clone --depth 1 --no-tags https://github.com/I4N4P/Basys3_13_channels_voltage_displaying_instrument.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365591496
git clone --depth 1 --no-tags https://github.com/MarcosSevert/VerilogGalileoX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374475717
git clone --depth 1 --no-tags https://github.com/EricTtTtT/RISCV-Pipeline-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373222339
git clone --depth 1 --no-tags https://github.com/mriosrivas/pynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369030675
git clone --depth 1 --no-tags https://github.com/antonyaraujo/PBL3-maquinadevendas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367924374
git clone --depth 1 --no-tags https://github.com/PiChampion/VerilogBitFusion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370502370
git clone --depth 1 --no-tags https://github.com/muskan89/DLD_Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364985615
git clone --depth 1 --no-tags https://github.com/Daydreamer97/FPGA_Verilog_Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368542735
git clone --depth 1 --no-tags https://github.com/Space-Odie/Zybo_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368724711
git clone --depth 1 --no-tags https://github.com/tonyjoo974/RISC-V-Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367786378
git clone --depth 1 --no-tags https://github.com/syedarafia13/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364315321
git clone --depth 1 --no-tags https://github.com/Osama-Nadeem/Practice-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364711411
git clone --depth 1 --no-tags https://github.com/wacky199/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367274261
git clone --depth 1 --no-tags https://github.com/andykitchen/astra6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371967938
git clone --depth 1 --no-tags https://github.com/AlishKanani/ACA-CSU_Approximate-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367891916
git clone --depth 1 --no-tags https://github.com/vvsosed/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368197508
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/AHB_lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365824319
git clone --depth 1 --no-tags https://github.com/afrodriguezfl/Implementation-of-an-alarm-system-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365871698
git clone --depth 1 --no-tags https://github.com/sudhamshu091/FPGA-Academic-Digital-Logic-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365419499
git clone --depth 1 --no-tags https://github.com/lastweek/vcu118_fmcp_qsfp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373608526
git clone --depth 1 --no-tags https://github.com/y38y38/floor_log2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374268478
git clone --depth 1 --no-tags https://github.com/Ajay-Sai-Reddy/Vedic-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367868338
git clone --depth 1 --no-tags https://github.com/UnnamedOrange/Vivado-Term-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371418615
git clone --depth 1 --no-tags https://github.com/Vishal1128/Implementation_of_32_bit_Multipliers_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374261240
git clone --depth 1 --no-tags https://github.com/matt-beach/memLCDdriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366534910
git clone --depth 1 --no-tags https://github.com/evgenii-lezhnev/HDLNoCGen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371958585
git clone --depth 1 --no-tags https://github.com/pratiksolav/Edge_Detection_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372488522
git clone --depth 1 --no-tags https://github.com/mateusxxlima/hardware-description.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372201640
git clone --depth 1 --no-tags https://github.com/ib619/Group7_design_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366373364
git clone --depth 1 --no-tags https://github.com/ValentinAdam/LDH-Tema2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371486597
git clone --depth 1 --no-tags https://github.com/peterzhong2001/EE371_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367193466
git clone --depth 1 --no-tags https://github.com/IanArko/Player-Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364308607
git clone --depth 1 --no-tags https://github.com/sshhaawwnn111/Computer_Organization_hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364924638
git clone --depth 1 --no-tags https://github.com/LichunMeng/DE0-nano-photon-count.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365293748
git clone --depth 1 --no-tags https://github.com/leo-Ne/FPGA-example-for-TUNERL-succesors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365399586
git clone --depth 1 --no-tags https://github.com/Heroyuan203/Filters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365688358
git clone --depth 1 --no-tags https://github.com/gowthamgowthamp/restoring-divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365903593
git clone --depth 1 --no-tags https://github.com/eduardoadf21/MIC-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366092012
git clone --depth 1 --no-tags https://github.com/dathoanh/Simple-Verilog-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366259455
