Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/agilex_hps --family="Agilex 5" --part=A5ED065BB32AE5SR0
Warning: agilex_hps.intel_agilex_5_soc_inst.sm_hps.hps_ccu_interconnect_rst: Associated reset sinks not declared
Info: agilex_hps.intel_agilex_5_soc_inst.sm_usb31_phy: For the device A5ED065BB32AE5SR0, CORE Speed Grade is {5} and HSSI Speed Grade is {0}
Warning: agilex_hps.intel_agilex_5_soc_inst.sm_mpfe.mpfe_f2soc_interconnect_rst: Associated reset sinks not declared
Warning: agilex_hps.intel_agilex_5_soc_inst.sm_usb31_phy: sm_usb31_phy.i_usb31_pipe_Rate must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: agilex_hps: "Transforming system: agilex_hps"
Info: agilex_hps: "Naming system components in system: agilex_hps"
Info: agilex_hps: "Processing generation queue"
Info: agilex_hps: "Generating: agilex_hps"
Info: agilex_hps: "Generating: agilex_hps_intel_agilex_5_soc_200_ggg2xkq"
Info: agilex_hps: "Generating: agilex_hps_intel_sundancemesa_hps_100_7splw2q"
Info: agilex_hps: "Generating: agilex_hps_intel_usbphy_gts_100_td2whqy"
Warning: sm_usb31_phy: Please note: VHDL is not supported in this release even if VHDL checkbox is opted.
Info: sm_usb31_phy: Please note: VHDL is not supported in this release even if VHDL checkbox is opted.
Info: agilex_hps: "Generating: agilex_hps_intel_sundancemesa_mpfe_100_i2zewfa"
Info: agilex_hps: Done "agilex_hps" with 5 modules, 26 files
Info: Finished: Create HDL design files for synthesis
