Return-Path: <linux-doc+bounces-34367-lists+linux-doc=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-doc@lfdr.de
Delivered-To: lists+linux-doc@lfdr.de
Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org [147.75.199.223])
	by mail.lfdr.de (Postfix) with ESMTPS id 648B1A05D42
	for <lists+linux-doc@lfdr.de>; Wed,  8 Jan 2025 14:47:55 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by ny.mirrors.kernel.org (Postfix) with ESMTPS id 0E9BE16093C
	for <lists+linux-doc@lfdr.de>; Wed,  8 Jan 2025 13:47:31 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 08E508635A;
	Wed,  8 Jan 2025 13:47:29 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="OCwQJlGs"
X-Original-To: linux-doc@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id D50D013AD38;
	Wed,  8 Jan 2025 13:47:28 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1736344048; cv=none; b=ealalzBhpVEUL8zlT+TR/eA+2CVdClkwJ9uDb20st5BcUXRsW5i7NWuORMQhWiA2F4kaRCjn+q3HxDv50RVnLQM9XHNXo86/c3PlRe03Iuq7a6u13lwQORO6Ko1BQtsgZRUD2ZH8Uc9zAzxRIFD4qr24x0wEfPiZxGYOPg7hSzw=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1736344048; c=relaxed/simple;
	bh=iDNamHCAwQl0X+MRiiBGDfWJxaI3lHejxXJi8++osIA=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=sLLauioObFw57XGSznYsqcz1Ip3lMvNulcvyk1+6HOZRmRHRR4ilc7B3uakxTy5qLKo1lfswx6A8ZT3mtRJ1jbifOg9feFoSrzs3EqdZZ5V1pjou6z3ZYkC9UDAiDjX96jP+wpxMV2XK5gsLLJWsyZc0bSHqU3tX/b5lINu/ciA=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=OCwQJlGs; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 75455C4CEE0;
	Wed,  8 Jan 2025 13:47:28 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1736344048;
	bh=iDNamHCAwQl0X+MRiiBGDfWJxaI3lHejxXJi8++osIA=;
	h=References:In-Reply-To:From:Date:Subject:To:Cc:From;
	b=OCwQJlGsMGp9LcA/LF7DLK1lfm+rdDs7VdZ1pJr1MpirW3CkKJ4a+NItJt9DzgUda
	 Q1BwEfpQZofO2cpyHcjG9ajGXHbSvZO2+LW9CLBK66bjitBKNtqEd1BbfRlsCeHVdU
	 TnXP8rT61pTKOeyKeGQJX9IY2gcu33jLf64CsU2qKHnk5pMTiSmsxXVRPGLUWvpfZ5
	 8oN3pPUVpocnG1q4jd13Ggt6kbdgoQyQJnnPfjhnulhqfSK7XNwOEDVhkHz6L42hwg
	 9i5GqJ1nqvPDP4bXYCGm01x8tUVjy9zSXjvOGJZ8SRw7iZhtmWTDEICQ7scvo6LbL5
	 ISum1Txih8oOg==
Received: by mail-yb1-f175.google.com with SMTP id 3f1490d57ef6-e3fd6cd9ef7so1523511276.1;
        Wed, 08 Jan 2025 05:47:28 -0800 (PST)
X-Forwarded-Encrypted: i=1; AJvYcCU0f0gF7/BXFTU8/zSHZoGjqSbQQOXoFvdDCxYM7KXLjJtK1uHZk77GQrYw9xFgCQIevwol75fUZU0=@vger.kernel.org, AJvYcCXFhVoIO2+3rv/LQoW7OW+74katfeTu3Jjb+Fe0CxbTANaJNmQX83Vid3RkfwUEW3N17PiJS7InEWVMEoLa@vger.kernel.org
X-Gm-Message-State: AOJu0YyaD3pT4n5S09RKB7c7rGe3axJYDNOquiCqa2T6Tigm9wqjd0O1
	urAiV3m+0SrxkW6+ZjD40qVX0BhlWt48Zc0DLzjMf13q/EEaUP7LgwOsw+br+mWSAlrUwMjhwqG
	Ar2kclmuqBf1nhiEzvfm1G5bdyg==
X-Google-Smtp-Source: AGHT+IH/HoCh7iApFExTgK70tS8gnK3byIgatKuJQ9XWlZYeeyUhDND3HhzQhh9e5u+mAfK0LC8FIfVT1PMhc8aUJAE=
X-Received: by 2002:a05:690c:7343:b0:6ee:6a2a:a517 with SMTP id
 00721157ae682-6f5204a0aeamr50431497b3.18.1736344047646; Wed, 08 Jan 2025
 05:47:27 -0800 (PST)
Precedence: bulk
X-Mailing-List: linux-doc@vger.kernel.org
List-Id: <linux-doc.vger.kernel.org>
List-Subscribe: <mailto:linux-doc+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-doc+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20241220072240.1003352-1-anshuman.khandual@arm.com>
 <20250102160402.GB3990035-robh@kernel.org> <Z30adHnQ7ZFaU9UR@arm.com>
 <CAL_JsqLLnh1o4L1=PpNt5brBwZZCgp7mOygByOYakchrzc29Ow@mail.gmail.com> <86wmf5wo8u.wl-maz@kernel.org>
In-Reply-To: <86wmf5wo8u.wl-maz@kernel.org>
From: Rob Herring <robh@kernel.org>
Date: Wed, 8 Jan 2025 07:47:16 -0600
X-Gmail-Original-Message-ID: <CAL_JsqKKiEOj=a1k6U-bB0F6-ht7QokDnh3bspHupp-QG=haSg@mail.gmail.com>
X-Gm-Features: AbW1kvawNH_g5vPEtQdvfsRHRiawZ8B5iayR8ahv4DqoIAoRSC9AWkLlkP0eoFA
Message-ID: <CAL_JsqKKiEOj=a1k6U-bB0F6-ht7QokDnh3bspHupp-QG=haSg@mail.gmail.com>
Subject: Re: [PATCH 0/7] arm64/boot: Enable EL2 requirements for FEAT_PMUv3p9
To: Marc Zyngier <maz@kernel.org>
Cc: Catalin Marinas <catalin.marinas@arm.com>, Anshuman Khandual <anshuman.khandual@arm.com>, 
	linux-arm-kernel@lists.infradead.org, Will Deacon <will@kernel.org>, 
	Ryan Roberts <ryan.roberts@arm.com>, Mark Rutland <mark.rutland@arm.com>, 
	Oliver Upton <oliver.upton@linux.dev>, Jonathan Corbet <corbet@lwn.net>, 
	Eric Auger <eric.auger@redhat.com>, kvmarm@lists.linux.dev, linux-doc@vger.kernel.org, 
	linux-kernel@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

On Wed, Jan 8, 2025 at 5:15=E2=80=AFAM Marc Zyngier <maz@kernel.org> wrote:
>
> On Tue, 07 Jan 2025 22:13:47 +0000,
> Rob Herring <robh@kernel.org> wrote:
> >
> > On Tue, Jan 7, 2025 at 6:13=E2=80=AFAM Catalin Marinas <catalin.marinas=
@arm.com> wrote:
> > >
> > > On Thu, Jan 02, 2025 at 10:04:02AM -0600, Rob Herring wrote:
> > > > On Fri, Dec 20, 2024 at 12:52:33PM +0530, Anshuman Khandual wrote:
> > > > > This series adds fine grained trap control in EL2 required for FE=
AT_PMUv3p9
> > > > > registers like PMICNTR_EL0, PMICFILTR_EL0, and PMUACR_EL1 which a=
re already
> > > > > being used in the kernel. This is required to prevent their EL1 a=
ccess trap
> > > > > into EL2.
> > > > >
> > > > > PMZR_EL0 register trap control i.e HDFGWTR2_EL2.nPMZR_EL0 remains=
 unchanged
> > > > > for now as it does not get accessed in the kernel, and there is n=
o plan for
> > > > > its access from user space.
> > > > >
> > > > > I have taken the liberty to pick up all the review tags for patch=
es related
> > > > > to tools sysreg update from the KVM FGT2 V2 patch series posted e=
arlier.
> > > > >
> > > > > https://lore.kernel.org/all/20241210055311.780688-1-anshuman.khan=
dual@arm.com/
> > > > >
> > > > > Rob had earler mentioned about FEAT_FGT2 based trap control requi=
rement for
> > > > > FEAT_PMUv3p9 registers that are currently being used in kernel. T=
he context
> > > > > can be found here.
> > > > >
> > > > > https://lore.kernel.org/all/20241216234251.GA629562-robh@kernel.o=
rg/
> > > > >
> > > > > This series is based on v6.13-rc3
> > > > >
> > > > > Cc: Catalin Marinas <catalin.marinas@arm.com>
> > > > > Cc: Will Deacon <will@kernel.org>
> > > > > Cc: Marc Zyngier <maz@kernel.org>
> > > > > Cc: Ryan Roberts <ryan.roberts@arm.com>
> > > > > Cc: Mark Rutland <mark.rutland@arm.com>
> > > > > Cc: Mark Brown <robh@kernel.org>
> > > > > Cc: Rob Herring <robh@kernel.org>
> > > > > Cc: Oliver Upton <oliver.upton@linux.dev>
> > > > > Cc: Jonathan Corbet <corbet@lwn.net>
> > > > > Cc: Eric Auger <eric.auger@redhat.com>
> > > > > Cc: kvmarm@lists.linux.dev
> > > > > Cc: linux-doc@vger.kernel.org
> > > > > Cc: linux-kernel@vger.kernel.org
> > > > > Cc: linux-arm-kernel@lists.infradead.org
> > > > >
> > > > > Anshuman Khandual (7):
> > > > >   arm64/sysreg: Update register fields for ID_AA64MMFR0_EL1
> > > > >   arm64/sysreg: Add register fields for HDFGRTR2_EL2
> > > > >   arm64/sysreg: Add register fields for HDFGWTR2_EL2
> > > > >   arm64/sysreg: Add register fields for HFGITR2_EL2
> > > > >   arm64/sysreg: Add register fields for HFGRTR2_EL2
> > > > >   arm64/sysreg: Add register fields for HFGWTR2_EL2
> > > > >   arm64/boot: Enable EL2 requirements for FEAT_PMUv3p9
> > > >
> > > > In case it is not clear, this series should be applied to 6.13 as t=
he 2
> > > > PMUv3p9 features already landed in 6.13 (per counter EL0 control) a=
nd
> > > > 6.12 (ICNTR).
> > >
> > > So is this a fix that needs backporting to 6.12 or 6.13, e.g. fix for
> > > d8226d8cfbaf ("perf: arm_pmuv3: Add support for Armv9.4 PMU instructi=
on
> > > counter")? It's pretty late in the cycle to take the series for 6.13.
> >
> > Ideally, yes. But given the state of h/w implementations, backporting
> > it later is probably fine if that is your preference.
> >
> > > But does KVM actually expose the feature to EL1 in ID_AA64DFR1_EL1 an=
d
> > > than traps it at EL2?
> >
> > As Marc pointed out KVM only advertises PMUv3.8. Regardless, guest
> > accesses to these registers are trapped with or without this series.
>
> And most probably generates a nice splat in the kernel log, as nobody
> updated KVM to handle *correctly* PMICNTR_EL0 traps, let alone deal
> with the FGT2 registers.

Isn't that this series[1]? Should that have come first, I guess I know
that *now*.

Out of curiosity, why do we care if there's a splat or not for a not
well behaved guest?

Rob

[1] https://lore.kernel.org/all/20241210055311.780688-1-anshuman.khandual@a=
rm.com/

