{"Jinho Suh": [0.5, ["Dynamic MIPS rate stabilization in out-of-order processors", ["Jinho Suh", "Michel Dubois"], "https://doi.org/10.1145/1555754.1555763", "isca", 2009]], "Doe Hyun Yoon": [0.990086242556572, ["Memory mapped ECC: low-cost error protection for last level caches", ["Doe Hyun Yoon", "Mattan Erez"], "https://doi.org/10.1145/1555754.1555771", "isca", 2009]], "Sunpyo Hong": [0.9980526715517044, ["An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness", ["Sunpyo Hong", "Hyesoon Kim"], "https://doi.org/10.1145/1555754.1555775", "isca", 2009]]}