,label(0_CPU/1_FPGA),0
0,,0.0
1,,1.0
2,1.0,0.0
3,0.0,1.0
4,,1.0
5,,0.0
6,,1.0
7,,0.0
8,,0.0
9,,0.0
10,,0.0
11,,1.0
12,,0.0
13,,0.0
14,,1.0
19,0.0,
22,1.0,
23,1.0,
24,0.0,
26,0.0,
29,1.0,
32,0.0,
33,0.0,
35,1.0,
36,1.0,
39,0.0,
45,0.0,
46,0.0,
