// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_bin_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        nc,
        d_i_idx,
        d_o_idx,
        n_inputs,
        o_index,
        new_batch,
        width_mode,
        norm_mode,
        wt_mem_V_address0,
        wt_mem_V_ce0,
        wt_mem_V_q0,
        dmem_V_address0,
        dmem_V_ce0,
        dmem_V_we0,
        dmem_V_d0,
        dmem_V_q0
);

parameter    ap_ST_fsm_state1 = 156'd1;
parameter    ap_ST_fsm_state2 = 156'd2;
parameter    ap_ST_fsm_state3 = 156'd4;
parameter    ap_ST_fsm_state4 = 156'd8;
parameter    ap_ST_fsm_state5 = 156'd16;
parameter    ap_ST_fsm_state6 = 156'd32;
parameter    ap_ST_fsm_state7 = 156'd64;
parameter    ap_ST_fsm_state8 = 156'd128;
parameter    ap_ST_fsm_state9 = 156'd256;
parameter    ap_ST_fsm_state10 = 156'd512;
parameter    ap_ST_fsm_state11 = 156'd1024;
parameter    ap_ST_fsm_state12 = 156'd2048;
parameter    ap_ST_fsm_state13 = 156'd4096;
parameter    ap_ST_fsm_state14 = 156'd8192;
parameter    ap_ST_fsm_state15 = 156'd16384;
parameter    ap_ST_fsm_state16 = 156'd32768;
parameter    ap_ST_fsm_state17 = 156'd65536;
parameter    ap_ST_fsm_state18 = 156'd131072;
parameter    ap_ST_fsm_state19 = 156'd262144;
parameter    ap_ST_fsm_state20 = 156'd524288;
parameter    ap_ST_fsm_state21 = 156'd1048576;
parameter    ap_ST_fsm_state22 = 156'd2097152;
parameter    ap_ST_fsm_state23 = 156'd4194304;
parameter    ap_ST_fsm_state24 = 156'd8388608;
parameter    ap_ST_fsm_state25 = 156'd16777216;
parameter    ap_ST_fsm_state26 = 156'd33554432;
parameter    ap_ST_fsm_state27 = 156'd67108864;
parameter    ap_ST_fsm_state28 = 156'd134217728;
parameter    ap_ST_fsm_state29 = 156'd268435456;
parameter    ap_ST_fsm_state30 = 156'd536870912;
parameter    ap_ST_fsm_state31 = 156'd1073741824;
parameter    ap_ST_fsm_state32 = 156'd2147483648;
parameter    ap_ST_fsm_state33 = 156'd4294967296;
parameter    ap_ST_fsm_state34 = 156'd8589934592;
parameter    ap_ST_fsm_state35 = 156'd17179869184;
parameter    ap_ST_fsm_state36 = 156'd34359738368;
parameter    ap_ST_fsm_state37 = 156'd68719476736;
parameter    ap_ST_fsm_state38 = 156'd137438953472;
parameter    ap_ST_fsm_state39 = 156'd274877906944;
parameter    ap_ST_fsm_state40 = 156'd549755813888;
parameter    ap_ST_fsm_state41 = 156'd1099511627776;
parameter    ap_ST_fsm_state42 = 156'd2199023255552;
parameter    ap_ST_fsm_state43 = 156'd4398046511104;
parameter    ap_ST_fsm_state44 = 156'd8796093022208;
parameter    ap_ST_fsm_state45 = 156'd17592186044416;
parameter    ap_ST_fsm_state46 = 156'd35184372088832;
parameter    ap_ST_fsm_state47 = 156'd70368744177664;
parameter    ap_ST_fsm_state48 = 156'd140737488355328;
parameter    ap_ST_fsm_state49 = 156'd281474976710656;
parameter    ap_ST_fsm_state50 = 156'd562949953421312;
parameter    ap_ST_fsm_state51 = 156'd1125899906842624;
parameter    ap_ST_fsm_state52 = 156'd2251799813685248;
parameter    ap_ST_fsm_state53 = 156'd4503599627370496;
parameter    ap_ST_fsm_state54 = 156'd9007199254740992;
parameter    ap_ST_fsm_state55 = 156'd18014398509481984;
parameter    ap_ST_fsm_state56 = 156'd36028797018963968;
parameter    ap_ST_fsm_state57 = 156'd72057594037927936;
parameter    ap_ST_fsm_state58 = 156'd144115188075855872;
parameter    ap_ST_fsm_state59 = 156'd288230376151711744;
parameter    ap_ST_fsm_state60 = 156'd576460752303423488;
parameter    ap_ST_fsm_state61 = 156'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 156'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 156'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 156'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 156'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 156'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 156'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 156'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 156'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 156'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 156'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 156'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 156'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 156'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 156'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 156'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 156'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 156'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 156'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 156'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 156'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 156'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 156'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 156'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 156'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 156'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 156'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 156'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 156'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 156'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 156'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 156'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 156'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 156'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 156'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 156'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 156'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 156'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 156'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 156'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 156'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 156'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 156'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 156'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 156'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 156'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 156'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 156'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 156'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 156'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 156'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 156'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 156'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 156'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 156'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 156'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 156'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 156'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 156'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 156'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 156'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 156'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 156'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 156'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 156'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 156'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 156'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 156'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 156'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 156'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 156'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 156'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 156'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 156'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 156'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 156'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 156'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 156'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 156'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 156'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 156'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 156'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 156'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 156'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 156'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 156'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 156'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 156'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 156'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 156'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 156'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 156'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state153 = 156'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state154 = 156'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state155 = 156'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state156 = 156'd45671926166590716193865151022383844364247891968;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] nc;
input  [0:0] d_i_idx;
input  [0:0] d_o_idx;
input  [15:0] n_inputs;
input  [14:0] o_index;
input  [0:0] new_batch;
input  [1:0] width_mode;
input  [1:0] norm_mode;
output  [12:0] wt_mem_V_address0;
output   wt_mem_V_ce0;
input  [63:0] wt_mem_V_q0;
output  [11:0] dmem_V_address0;
output   dmem_V_ce0;
output   dmem_V_we0;
output  [63:0] dmem_V_d0;
input  [63:0] dmem_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] dmem_V_address0;
reg dmem_V_ce0;
reg dmem_V_we0;

(* fsm_encoding = "none" *) reg   [155:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] wt_addr_V;
reg   [2:0] wt_offset_V;
wire   [0:0] ret_V_30_fu_2242_p1;
reg   [0:0] ret_V_30_reg_5221;
wire   [2:0] zext_ln186_fu_2246_p1;
reg   [2:0] zext_ln186_reg_5226;
wire   [2:0] log_width_V_fu_2250_p2;
reg   [2:0] log_width_V_reg_5232;
wire   [4:0] words_per_image_V_fu_2274_p1;
reg   [4:0] words_per_image_V_reg_5237;
reg   [14:0] trunc_ln_reg_5248;
wire   [6:0] zext_ln198_fu_2288_p1;
reg   [6:0] zext_ln198_reg_5253;
wire   [12:0] images_per_phase_fu_2304_p2;
reg   [12:0] images_per_phase_reg_5269;
reg   [0:0] tmp_reg_5282;
wire   [0:0] icmp_ln1019_2_fu_2413_p2;
reg   [0:0] icmp_ln1019_2_reg_5287;
wire   [0:0] icmp_ln1019_3_fu_2419_p2;
reg   [0:0] icmp_ln1019_3_reg_5292;
wire   [0:0] icmp_ln1019_4_fu_2439_p2;
reg   [0:0] icmp_ln1019_4_reg_5297;
wire   [0:0] icmp_ln1019_5_fu_2461_p2;
reg   [0:0] icmp_ln1019_5_reg_5302;
wire   [0:0] icmp_ln1019_6_fu_2477_p2;
reg   [0:0] icmp_ln1019_6_reg_5307;
wire   [0:0] icmp_ln1019_7_fu_2493_p2;
reg   [0:0] icmp_ln1019_7_reg_5312;
wire   [0:0] icmp_ln1019_8_fu_2509_p2;
reg   [0:0] icmp_ln1019_8_reg_5317;
wire   [0:0] icmp_ln1019_9_fu_2525_p2;
reg   [0:0] icmp_ln1019_9_reg_5322;
wire   [0:0] icmp_ln1019_10_fu_2541_p2;
reg   [0:0] icmp_ln1019_10_reg_5327;
wire   [0:0] icmp_ln1019_11_fu_2547_p2;
reg   [0:0] icmp_ln1019_11_reg_5332;
wire   [0:0] icmp_ln1019_12_fu_2563_p2;
reg   [0:0] icmp_ln1019_12_reg_5337;
reg   [10:0] fixed_buffer_V_addr_1_reg_5342;
wire    ap_CS_fsm_state5;
reg   [10:0] fixed_buffer_V_addr_2_reg_5347;
reg   [10:0] fixed_buffer_V_addr_3_reg_5352;
reg   [10:0] fixed_buffer_V_addr_4_reg_5357;
reg   [10:0] fixed_buffer_V_addr_5_reg_5362;
reg   [10:0] fixed_buffer_V_addr_6_reg_5367;
reg   [10:0] fixed_buffer_V_addr_7_reg_5372;
reg   [10:0] fixed_buffer_V_addr_8_reg_5377;
reg   [10:0] fixed_buffer_V_addr_9_reg_5382;
reg   [10:0] fixed_buffer_V_addr_10_reg_5387;
reg   [10:0] fixed_buffer_V_addr_11_reg_5392;
reg   [10:0] fixed_buffer_V_addr_12_reg_5397;
reg   [10:0] fixed_buffer_V_addr_13_reg_5402;
reg   [10:0] fixed_buffer_V_addr_14_reg_5407;
reg   [10:0] fixed_buffer_V_addr_15_reg_5412;
reg   [10:0] fixed_buffer_V_addr_16_reg_5417;
reg   [10:0] fixed_buffer_V_addr_17_reg_5422;
reg   [10:0] fixed_buffer_V_addr_18_reg_5427;
reg   [10:0] fixed_buffer_V_addr_19_reg_5432;
reg   [10:0] fixed_buffer_V_addr_20_reg_5437;
reg   [10:0] fixed_buffer_V_addr_21_reg_5442;
reg   [10:0] fixed_buffer_V_addr_22_reg_5447;
reg   [10:0] fixed_buffer_V_addr_23_reg_5452;
reg   [10:0] fixed_buffer_V_addr_24_reg_5457;
reg   [10:0] fixed_buffer_V_addr_25_reg_5462;
reg   [10:0] fixed_buffer_V_addr_26_reg_5467;
reg   [10:0] fixed_buffer_V_addr_27_reg_5472;
reg   [10:0] fixed_buffer_V_addr_28_reg_5477;
reg   [10:0] fixed_buffer_V_addr_29_reg_5482;
reg   [10:0] fixed_buffer_V_addr_30_reg_5487;
reg   [10:0] fixed_buffer_V_addr_31_reg_5492;
reg   [10:0] fixed_buffer_V_addr_32_reg_5497;
reg   [10:0] fixed_buffer_V_addr_33_reg_5502;
reg   [10:0] fixed_buffer_V_addr_34_reg_5507;
reg   [10:0] fixed_buffer_V_addr_35_reg_5512;
reg   [10:0] fixed_buffer_V_addr_36_reg_5517;
reg   [10:0] fixed_buffer_V_addr_37_reg_5522;
reg   [10:0] fixed_buffer_V_addr_38_reg_5527;
reg   [10:0] fixed_buffer_V_addr_39_reg_5532;
reg   [10:0] fixed_buffer_V_addr_40_reg_5537;
reg   [10:0] fixed_buffer_V_addr_41_reg_5542;
reg   [10:0] fixed_buffer_V_addr_42_reg_5547;
reg   [10:0] fixed_buffer_V_addr_43_reg_5552;
reg   [10:0] fixed_buffer_V_addr_44_reg_5557;
reg   [10:0] fixed_buffer_V_addr_45_reg_5562;
reg   [10:0] fixed_buffer_V_addr_46_reg_5567;
reg   [10:0] fixed_buffer_V_addr_47_reg_5572;
reg   [10:0] fixed_buffer_V_addr_48_reg_5577;
reg   [10:0] fixed_buffer_V_addr_49_reg_5582;
reg   [10:0] fixed_buffer_V_addr_50_reg_5587;
reg   [10:0] fixed_buffer_V_addr_51_reg_5592;
reg   [10:0] fixed_buffer_V_addr_52_reg_5597;
reg   [10:0] fixed_buffer_V_addr_53_reg_5602;
reg   [10:0] fixed_buffer_V_addr_54_reg_5607;
reg   [10:0] fixed_buffer_V_addr_55_reg_5612;
reg   [10:0] fixed_buffer_V_addr_56_reg_5617;
reg   [10:0] fixed_buffer_V_addr_57_reg_5622;
reg   [10:0] fixed_buffer_V_addr_58_reg_5627;
reg   [10:0] fixed_buffer_V_addr_59_reg_5632;
reg   [10:0] fixed_buffer_V_addr_60_reg_5637;
reg   [10:0] fixed_buffer_V_addr_61_reg_5642;
reg   [10:0] fixed_buffer_V_addr_62_reg_5647;
reg   [10:0] fixed_buffer_V_addr_63_reg_5652;
wire   [7:0] words_per_image_V_cast_fu_3310_p1;
reg   [7:0] words_per_image_V_cast_reg_5787;
wire   [0:0] icmp_ln1027_fu_3293_p2;
wire   [1:0] tmp_120_fu_3313_p3;
reg   [1:0] tmp_120_reg_5792;
wire   [11:0] zext_ln1789_fu_3320_p1;
reg   [11:0] zext_ln1789_reg_5797;
wire   [9:0] shr27_cast_fu_3326_p1;
reg   [9:0] shr27_cast_reg_5802;
wire   [6:0] add_ln252_fu_3333_p2;
reg   [6:0] add_ln252_reg_5807;
wire    ap_CS_fsm_state69;
wire   [0:0] icmp_ln1027_5_fu_3351_p2;
wire  signed [11:0] grp_fu_4778_p2;
reg   [11:0] mul_ln1789_reg_5830;
wire    ap_CS_fsm_state72;
wire   [6:0] count_V_1_fu_3370_p2;
reg   [6:0] count_V_1_reg_5838;
wire    ap_CS_fsm_state73;
wire   [0:0] icmp_ln1019_13_fu_3376_p2;
reg   [0:0] icmp_ln1019_13_reg_5843;
wire   [0:0] icmp_ln266_fu_3365_p2;
wire   [12:0] empty_87_fu_3394_p1;
reg   [12:0] empty_87_reg_5857;
wire   [5:0] mul_i_i_fu_3403_p3;
reg   [5:0] mul_i_i_reg_5865;
wire   [8:0] empty_88_fu_3424_p1;
reg   [8:0] empty_88_reg_5870;
wire    ap_CS_fsm_state75;
wire   [8:0] empty_89_fu_3431_p1;
reg   [8:0] empty_89_reg_5875;
wire   [2:0] add_ln840_38_fu_3440_p2;
wire   [0:0] icmp_ln1019_14_fu_3435_p2;
reg   [0:0] conv_params_V_0_0_0_019_load_reg_5888;
reg   [0:0] conv_params_V_0_0_1_020_load_reg_5893;
reg   [0:0] conv_params_V_0_1_0_021_load_reg_5898;
reg   [0:0] conv_params_V_0_1_1_022_load_reg_5903;
reg   [0:0] conv_params_V_0_2_0_023_load_reg_5908;
reg   [0:0] conv_params_V_0_2_1_024_load_reg_5913;
reg   [0:0] conv_params_V_1_0_0_025_load_reg_5918;
reg   [0:0] conv_params_V_1_0_1_026_load_reg_5923;
reg   [0:0] conv_params_V_1_1_0_027_load_reg_5928;
reg   [0:0] conv_params_V_1_1_1_028_load_reg_5933;
reg   [0:0] conv_params_V_1_2_0_029_load_reg_5938;
reg   [0:0] conv_params_V_1_2_1_030_load_reg_5943;
reg   [0:0] conv_params_V_2_0_0_031_load_reg_5948;
reg   [0:0] conv_params_V_2_0_1_032_load_reg_5953;
reg   [0:0] conv_params_V_2_1_0_033_load_reg_5958;
reg   [0:0] conv_params_V_2_1_1_034_load_reg_5963;
reg   [0:0] conv_params_V_2_2_0_035_load_reg_5968;
reg   [0:0] conv_params_V_2_2_1_036_load_reg_5973;
wire   [0:0] icmp_ln1023_fu_3472_p2;
reg   [0:0] icmp_ln1023_reg_5978;
wire    ap_CS_fsm_state77;
(* use_dsp48 = "no" *) wire   [11:0] add_i1340_fu_3481_p2;
reg   [11:0] add_i1340_reg_5984;
wire   [0:0] trunc_ln1027_fu_3487_p1;
reg   [0:0] trunc_ln1027_reg_5989;
wire    ap_CS_fsm_state79;
wire   [1:0] add_ln840_39_fu_3498_p2;
reg   [1:0] add_ln840_39_reg_5997;
reg   [0:0] conv_params_V_0_0_0_019_load_1_reg_6002;
wire   [0:0] icmp_ln1027_7_fu_3492_p2;
reg   [0:0] conv_params_V_0_0_1_020_load_1_reg_6007;
reg   [0:0] conv_params_V_0_1_0_021_load_1_reg_6012;
reg   [0:0] conv_params_V_0_1_1_022_load_1_reg_6017;
reg   [0:0] conv_params_V_0_2_0_023_load_1_reg_6022;
reg   [0:0] conv_params_V_0_2_1_024_load_1_reg_6027;
reg   [0:0] conv_params_V_1_0_0_025_load_1_reg_6032;
reg   [0:0] conv_params_V_1_0_1_026_load_1_reg_6037;
reg   [0:0] conv_params_V_1_1_0_027_load_1_reg_6042;
reg   [0:0] conv_params_V_1_1_1_028_load_1_reg_6047;
reg   [0:0] conv_params_V_1_2_0_029_load_1_reg_6052;
reg   [0:0] conv_params_V_1_2_1_030_load_1_reg_6057;
reg   [0:0] conv_params_V_2_0_0_031_load_1_reg_6062;
reg   [0:0] conv_params_V_2_0_1_032_load_1_reg_6067;
reg   [0:0] conv_params_V_2_1_0_033_load_1_reg_6072;
reg   [0:0] conv_params_V_2_1_1_034_load_1_reg_6077;
reg   [0:0] conv_params_V_2_2_0_035_load_1_reg_6082;
reg   [0:0] conv_params_V_2_2_1_036_load_1_reg_6087;
wire   [10:0] tmp_122_fu_3514_p3;
reg   [10:0] tmp_122_reg_6092;
wire   [7:0] wrd_V_2_fu_3535_p3;
reg   [7:0] wrd_V_2_reg_6097;
wire   [7:0] wrd_phase_V_2_fu_3542_p3;
reg   [7:0] wrd_phase_V_2_reg_6102;
reg   [4:0] w_V_2_reg_6107;
wire    ap_CS_fsm_state82;
wire   [10:0] tmp_121_fu_3563_p3;
reg   [10:0] tmp_121_reg_6115;
wire   [0:0] icmp_ln1027_6_fu_3552_p2;
reg   [10:0] fixed_buffer_V_addr_64_reg_6170;
reg   [10:0] fixed_buffer_V_addr_65_reg_6176;
reg   [10:0] fixed_buffer_V_addr_66_reg_6182;
reg   [10:0] fixed_buffer_V_addr_67_reg_6188;
reg   [10:0] fixed_buffer_V_addr_68_reg_6194;
reg   [10:0] fixed_buffer_V_addr_69_reg_6200;
reg   [10:0] fixed_buffer_V_addr_70_reg_6206;
reg   [10:0] fixed_buffer_V_addr_71_reg_6212;
reg   [10:0] fixed_buffer_V_addr_72_reg_6218;
reg   [10:0] fixed_buffer_V_addr_73_reg_6224;
reg   [10:0] fixed_buffer_V_addr_74_reg_6230;
reg   [10:0] fixed_buffer_V_addr_75_reg_6236;
reg   [10:0] fixed_buffer_V_addr_76_reg_6242;
wire   [0:0] lnot_i_i_fu_3725_p2;
reg   [0:0] lnot_i_i_reg_6257;
reg   [0:0] tmp_342_reg_6262;
reg   [11:0] trunc_ln3_reg_6267;
reg   [10:0] fixed_buffer_V_addr_77_reg_6272;
wire    ap_CS_fsm_state83;
reg   [10:0] fixed_buffer_V_addr_78_reg_6278;
reg   [10:0] fixed_buffer_V_addr_79_reg_6284;
reg   [10:0] fixed_buffer_V_addr_80_reg_6290;
reg   [10:0] fixed_buffer_V_addr_81_reg_6296;
reg   [10:0] fixed_buffer_V_addr_82_reg_6302;
reg   [10:0] fixed_buffer_V_addr_83_reg_6308;
reg   [10:0] fixed_buffer_V_addr_84_reg_6314;
reg   [10:0] fixed_buffer_V_addr_85_reg_6320;
reg   [10:0] fixed_buffer_V_addr_86_reg_6326;
reg   [10:0] fixed_buffer_V_addr_87_reg_6332;
reg   [10:0] fixed_buffer_V_addr_88_reg_6338;
reg   [10:0] fixed_buffer_V_addr_89_reg_6344;
reg   [10:0] fixed_buffer_V_addr_90_reg_6350;
reg   [10:0] fixed_buffer_V_addr_91_reg_6356;
reg   [10:0] fixed_buffer_V_addr_92_reg_6362;
reg   [10:0] fixed_buffer_V_addr_93_reg_6368;
wire   [11:0] fixed_buffer_V_q12;
reg   [11:0] fixed_temp_V_0_reg_6373;
wire   [11:0] fixed_buffer_V_q11;
reg   [11:0] fixed_temp_V_1_reg_6378;
wire   [11:0] fixed_buffer_V_q10;
reg   [11:0] fixed_temp_V_2_reg_6383;
wire   [11:0] fixed_buffer_V_q9;
reg   [11:0] fixed_temp_V_3_reg_6388;
wire   [11:0] fixed_buffer_V_q8;
reg   [11:0] fixed_temp_V_4_reg_6393;
wire   [11:0] fixed_buffer_V_q7;
reg   [11:0] fixed_temp_V_5_reg_6398;
wire   [11:0] fixed_buffer_V_q6;
reg   [11:0] fixed_temp_V_6_reg_6403;
wire   [11:0] fixed_buffer_V_q5;
reg   [11:0] fixed_temp_V_7_reg_6408;
wire   [11:0] fixed_buffer_V_q4;
reg   [11:0] fixed_temp_V_8_reg_6413;
wire   [11:0] fixed_buffer_V_q3;
reg   [11:0] fixed_temp_V_9_reg_6418;
wire   [11:0] fixed_buffer_V_q2;
reg   [11:0] fixed_temp_V_10_reg_6423;
wire   [11:0] fixed_buffer_V_q1;
reg   [11:0] fixed_temp_V_11_reg_6428;
wire   [11:0] fixed_buffer_V_q0;
reg   [11:0] fixed_temp_V_12_reg_6433;
reg   [10:0] fixed_buffer_V_addr_94_reg_6438;
wire    ap_CS_fsm_state84;
reg   [10:0] fixed_buffer_V_addr_95_reg_6443;
reg   [10:0] fixed_buffer_V_addr_96_reg_6449;
reg   [10:0] fixed_buffer_V_addr_97_reg_6455;
reg   [10:0] fixed_buffer_V_addr_98_reg_6461;
reg   [10:0] fixed_buffer_V_addr_99_reg_6467;
reg   [10:0] fixed_buffer_V_addr_100_reg_6473;
reg   [10:0] fixed_buffer_V_addr_101_reg_6479;
reg   [10:0] fixed_buffer_V_addr_102_reg_6485;
reg   [10:0] fixed_buffer_V_addr_103_reg_6491;
reg   [10:0] fixed_buffer_V_addr_104_reg_6497;
reg   [10:0] fixed_buffer_V_addr_105_reg_6503;
reg   [10:0] fixed_buffer_V_addr_106_reg_6509;
reg   [10:0] fixed_buffer_V_addr_107_reg_6515;
reg   [10:0] fixed_buffer_V_addr_108_reg_6521;
reg   [10:0] fixed_buffer_V_addr_109_reg_6527;
reg   [10:0] fixed_buffer_V_addr_110_reg_6533;
wire   [11:0] fixed_buffer_V_q16;
reg   [11:0] fixed_temp_V_13_reg_6539;
wire   [11:0] fixed_buffer_V_q15;
reg   [11:0] fixed_temp_V_14_reg_6544;
wire   [11:0] fixed_buffer_V_q14;
reg   [11:0] fixed_temp_V_15_reg_6549;
wire   [11:0] fixed_buffer_V_q13;
reg   [11:0] fixed_temp_V_16_reg_6554;
reg   [11:0] fixed_temp_V_17_reg_6559;
reg   [11:0] fixed_temp_V_18_reg_6564;
reg   [11:0] fixed_temp_V_19_reg_6569;
reg   [11:0] fixed_temp_V_20_reg_6574;
reg   [11:0] fixed_temp_V_21_reg_6579;
reg   [11:0] fixed_temp_V_22_reg_6584;
reg   [11:0] fixed_temp_V_23_reg_6589;
reg   [11:0] fixed_temp_V_24_reg_6594;
reg   [11:0] fixed_temp_V_25_reg_6599;
reg   [11:0] fixed_temp_V_26_reg_6604;
reg   [11:0] fixed_temp_V_27_reg_6609;
reg   [11:0] fixed_temp_V_28_reg_6614;
reg   [11:0] fixed_temp_V_29_reg_6619;
reg   [10:0] fixed_buffer_V_addr_111_reg_6624;
wire    ap_CS_fsm_state85;
reg   [10:0] fixed_buffer_V_addr_112_reg_6629;
reg   [10:0] fixed_buffer_V_addr_113_reg_6635;
reg   [10:0] fixed_buffer_V_addr_114_reg_6641;
reg   [10:0] fixed_buffer_V_addr_115_reg_6647;
reg   [10:0] fixed_buffer_V_addr_116_reg_6653;
reg   [10:0] fixed_buffer_V_addr_117_reg_6659;
reg   [10:0] fixed_buffer_V_addr_118_reg_6665;
reg   [10:0] fixed_buffer_V_addr_119_reg_6671;
reg   [10:0] fixed_buffer_V_addr_120_reg_6677;
reg   [10:0] fixed_buffer_V_addr_121_reg_6683;
reg   [10:0] fixed_buffer_V_addr_122_reg_6689;
reg   [10:0] fixed_buffer_V_addr_123_reg_6695;
reg   [10:0] fixed_buffer_V_addr_124_reg_6701;
reg   [10:0] fixed_buffer_V_addr_125_reg_6707;
reg   [10:0] fixed_buffer_V_addr_126_reg_6713;
reg   [10:0] fixed_buffer_V_addr_127_reg_6719;
reg   [11:0] fixed_temp_V_30_reg_6725;
reg   [11:0] fixed_temp_V_31_reg_6730;
reg   [11:0] fixed_temp_V_32_reg_6735;
reg   [11:0] fixed_temp_V_33_reg_6740;
reg   [11:0] fixed_temp_V_34_reg_6745;
reg   [11:0] fixed_temp_V_35_reg_6750;
reg   [11:0] fixed_temp_V_36_reg_6755;
reg   [11:0] fixed_temp_V_37_reg_6760;
reg   [11:0] fixed_temp_V_38_reg_6765;
reg   [11:0] fixed_temp_V_39_reg_6770;
reg   [11:0] fixed_temp_V_40_reg_6775;
reg   [11:0] fixed_temp_V_41_reg_6780;
reg   [11:0] fixed_temp_V_42_reg_6785;
reg   [11:0] fixed_temp_V_43_reg_6790;
reg   [11:0] fixed_temp_V_44_reg_6795;
reg   [11:0] fixed_temp_V_45_reg_6800;
reg   [11:0] fixed_temp_V_46_reg_6805;
reg   [11:0] fixed_temp_V_47_reg_6810;
wire    ap_CS_fsm_state86;
reg   [11:0] fixed_temp_V_48_reg_6815;
reg   [11:0] fixed_temp_V_49_reg_6820;
reg   [11:0] fixed_temp_V_50_reg_6825;
reg   [11:0] fixed_temp_V_51_reg_6830;
reg   [11:0] fixed_temp_V_52_reg_6835;
reg   [11:0] fixed_temp_V_53_reg_6840;
reg   [11:0] fixed_temp_V_54_reg_6845;
reg   [11:0] fixed_temp_V_55_reg_6850;
reg   [11:0] fixed_temp_V_56_reg_6855;
reg   [11:0] fixed_temp_V_57_reg_6860;
reg   [11:0] fixed_temp_V_58_reg_6865;
reg   [11:0] fixed_temp_V_59_reg_6870;
reg   [11:0] fixed_temp_V_60_reg_6875;
reg   [11:0] fixed_temp_V_61_reg_6880;
reg   [11:0] fixed_temp_V_62_reg_6885;
reg   [11:0] fixed_temp_V_63_reg_6890;
wire   [4:0] pool_width_V_fu_4527_p1;
reg   [4:0] pool_width_V_reg_6895;
wire    ap_CS_fsm_state155;
wire  signed [13:0] grp_fu_4783_p2;
reg   [13:0] mul_ln186_reg_6900;
wire   [2:0] conv570_fu_4532_p2;
reg   [2:0] conv570_reg_6905;
wire   [4:0] trunc_ln930_fu_4553_p1;
reg   [4:0] trunc_ln930_reg_6910;
wire   [4:0] trunc_ln930_1_fu_4573_p1;
reg   [4:0] trunc_ln930_1_reg_6915;
wire   [4:0] trunc_ln930_2_fu_4593_p1;
reg   [4:0] trunc_ln930_2_reg_6920;
wire   [4:0] trunc_ln930_3_fu_4613_p1;
reg   [4:0] trunc_ln930_3_reg_6925;
wire   [4:0] trunc_ln930_4_fu_4633_p1;
reg   [4:0] trunc_ln930_4_reg_6930;
wire   [4:0] trunc_ln930_5_fu_4653_p1;
reg   [4:0] trunc_ln930_5_reg_6935;
wire   [4:0] trunc_ln930_6_fu_4673_p1;
reg   [4:0] trunc_ln930_6_reg_6940;
wire   [4:0] trunc_ln930_7_fu_4693_p1;
reg   [4:0] trunc_ln930_7_reg_6945;
wire   [4:0] trunc_ln930_8_fu_4713_p1;
reg   [4:0] trunc_ln930_8_reg_6950;
wire   [4:0] trunc_ln930_9_fu_4733_p1;
reg   [4:0] trunc_ln930_9_reg_6955;
wire   [4:0] trunc_ln930_10_fu_4753_p1;
reg   [4:0] trunc_ln930_10_reg_6960;
wire   [4:0] trunc_ln930_11_fu_4773_p1;
reg   [4:0] trunc_ln930_11_reg_6965;
wire   [1:0] line_buffer_0_q0;
wire   [1:0] line_buffer_0_q1;
wire   [1:0] line_buffer_1_q0;
wire   [1:0] line_buffer_1_q1;
wire   [1:0] line_buffer_2_q0;
wire   [1:0] line_buffer_2_q1;
reg   [10:0] fixed_buffer_V_address0;
reg    fixed_buffer_V_ce0;
reg    fixed_buffer_V_we0;
reg   [11:0] fixed_buffer_V_d0;
reg   [10:0] fixed_buffer_V_address1;
reg    fixed_buffer_V_ce1;
reg   [10:0] fixed_buffer_V_address2;
reg    fixed_buffer_V_ce2;
reg   [10:0] fixed_buffer_V_address3;
reg    fixed_buffer_V_ce3;
reg   [10:0] fixed_buffer_V_address4;
reg    fixed_buffer_V_ce4;
reg   [10:0] fixed_buffer_V_address5;
reg    fixed_buffer_V_ce5;
reg   [10:0] fixed_buffer_V_address6;
reg    fixed_buffer_V_ce6;
reg   [10:0] fixed_buffer_V_address7;
reg    fixed_buffer_V_ce7;
reg   [10:0] fixed_buffer_V_address8;
reg    fixed_buffer_V_ce8;
reg   [10:0] fixed_buffer_V_address9;
reg    fixed_buffer_V_ce9;
reg   [10:0] fixed_buffer_V_address10;
reg    fixed_buffer_V_ce10;
reg   [10:0] fixed_buffer_V_address11;
reg    fixed_buffer_V_ce11;
reg   [10:0] fixed_buffer_V_address12;
reg    fixed_buffer_V_ce12;
reg   [10:0] fixed_buffer_V_address13;
reg    fixed_buffer_V_ce13;
reg   [10:0] fixed_buffer_V_address14;
reg    fixed_buffer_V_ce14;
reg   [10:0] fixed_buffer_V_address15;
reg    fixed_buffer_V_ce15;
reg   [10:0] fixed_buffer_V_address16;
reg    fixed_buffer_V_ce16;
reg   [7:0] word_buffer_V_address0;
reg    word_buffer_V_ce0;
reg    word_buffer_V_we0;
wire   [1:0] word_buffer_V_q0;
reg   [7:0] word_buffer_V_address1;
reg    word_buffer_V_ce1;
reg    word_buffer_V_we1;
wire   [1:0] word_buffer_V_q1;
reg   [7:0] old_word_buffer_V_address0;
reg    old_word_buffer_V_ce0;
reg    old_word_buffer_V_we0;
wire   [1:0] old_word_buffer_V_q0;
reg    old_word_buffer_V_ce1;
wire   [1:0] old_word_buffer_V_q1;
reg   [6:0] conv_out_buffer_V_address0;
reg    conv_out_buffer_V_ce0;
reg    conv_out_buffer_V_we0;
wire   [4:0] conv_out_buffer_V_q0;
reg    conv_out_buffer_V_ce1;
wire   [4:0] conv_out_buffer_V_q1;
reg   [2:0] lb_address0;
reg    lb_ce0;
reg    lb_we0;
reg   [0:0] lb_d0;
wire   [0:0] lb_q0;
reg   [2:0] lb_address1;
reg    lb_ce1;
reg    lb_we1;
reg   [0:0] lb_d1;
reg   [2:0] rb_address0;
reg    rb_ce0;
reg    rb_we0;
reg   [0:0] rb_d0;
wire   [0:0] rb_q0;
reg   [2:0] rb_address1;
reg    rb_ce1;
reg    rb_we1;
reg   [0:0] rb_d1;
wire    grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start;
wire    grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_done;
wire    grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_idle;
wire    grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_ready;
wire   [63:0] grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_1_2_out;
wire    grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_1_2_out_ap_vld;
wire   [63:0] grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_0_2_out;
wire    grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_0_2_out_ap_vld;
wire   [12:0] grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_mem_V_address0;
wire    grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_mem_V_ce0;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_done;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_idle;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_ready;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_1_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_1_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_0_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_0_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_1_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_1_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_0_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_0_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_1_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_1_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_0_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_0_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_1_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_1_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_0_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_0_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_1_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_1_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_0_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_0_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_1_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_1_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_0_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_0_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_1_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_1_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_0_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_0_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_1_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_1_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_0_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_0_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_1_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_1_2_out_ap_vld;
wire   [0:0] grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_0_2_out;
wire    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_0_2_out_ap_vld;
wire    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start;
wire    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_done;
wire    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_idle;
wire    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_ready;
wire   [7:0] grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address0;
wire    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce0;
wire    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we0;
wire   [1:0] grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_d0;
wire   [7:0] grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address1;
wire    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce1;
wire    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we1;
wire   [1:0] grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_d1;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_address0;
wire    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_ce0;
wire    grp_process_word_fu_1954_ap_start;
wire    grp_process_word_fu_1954_ap_done;
wire    grp_process_word_fu_1954_ap_idle;
wire    grp_process_word_fu_1954_ap_ready;
wire   [7:0] grp_process_word_fu_1954_word_buffer_m_address0;
wire    grp_process_word_fu_1954_word_buffer_m_ce0;
wire   [7:0] grp_process_word_fu_1954_word_buffer_m_address1;
wire    grp_process_word_fu_1954_word_buffer_m_ce1;
wire   [7:0] grp_process_word_fu_1954_old_word_buffer_m_address0;
wire    grp_process_word_fu_1954_old_word_buffer_m_ce0;
wire   [7:0] grp_process_word_fu_1954_old_word_buffer_m_address1;
wire    grp_process_word_fu_1954_old_word_buffer_m_ce1;
wire   [2:0] grp_process_word_fu_1954_lb_address0;
wire    grp_process_word_fu_1954_lb_ce0;
wire   [2:0] grp_process_word_fu_1954_rb_address0;
wire    grp_process_word_fu_1954_rb_ce0;
wire   [7:0] grp_process_word_fu_1954_line_buffer_m_0_address0;
wire    grp_process_word_fu_1954_line_buffer_m_0_ce0;
wire    grp_process_word_fu_1954_line_buffer_m_0_we0;
wire   [1:0] grp_process_word_fu_1954_line_buffer_m_0_d0;
wire   [7:0] grp_process_word_fu_1954_line_buffer_m_0_address1;
wire    grp_process_word_fu_1954_line_buffer_m_0_ce1;
wire    grp_process_word_fu_1954_line_buffer_m_0_we1;
wire   [1:0] grp_process_word_fu_1954_line_buffer_m_0_d1;
wire   [7:0] grp_process_word_fu_1954_line_buffer_m_1_address0;
wire    grp_process_word_fu_1954_line_buffer_m_1_ce0;
wire    grp_process_word_fu_1954_line_buffer_m_1_we0;
wire   [1:0] grp_process_word_fu_1954_line_buffer_m_1_d0;
wire   [7:0] grp_process_word_fu_1954_line_buffer_m_1_address1;
wire    grp_process_word_fu_1954_line_buffer_m_1_ce1;
wire    grp_process_word_fu_1954_line_buffer_m_1_we1;
wire   [1:0] grp_process_word_fu_1954_line_buffer_m_1_d1;
wire   [7:0] grp_process_word_fu_1954_line_buffer_m_2_address0;
wire    grp_process_word_fu_1954_line_buffer_m_2_ce0;
wire    grp_process_word_fu_1954_line_buffer_m_2_we0;
wire   [1:0] grp_process_word_fu_1954_line_buffer_m_2_d0;
wire   [7:0] grp_process_word_fu_1954_line_buffer_m_2_address1;
wire    grp_process_word_fu_1954_line_buffer_m_2_ce1;
wire    grp_process_word_fu_1954_line_buffer_m_2_we1;
wire   [1:0] grp_process_word_fu_1954_line_buffer_m_2_d1;
wire   [6:0] grp_process_word_fu_1954_conv_out_buffer_m_address0;
wire    grp_process_word_fu_1954_conv_out_buffer_m_ce0;
wire    grp_process_word_fu_1954_conv_out_buffer_m_we0;
wire   [4:0] grp_process_word_fu_1954_conv_out_buffer_m_d0;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_done;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_idle;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_ready;
wire   [7:0] grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_address0;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_ce0;
wire   [7:0] grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_address0;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_ce0;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_we0;
wire   [1:0] grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_d0;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_done;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_idle;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_ready;
wire   [10:0] grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address0;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce0;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_we0;
wire   [11:0] grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_d0;
wire   [10:0] grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address1;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce1;
wire   [6:0] grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_address0;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce0;
wire   [6:0] grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_address1;
wire    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce1;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_done;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_idle;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_ready;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address0;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce0;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address1;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce1;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address2;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce2;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address3;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce3;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address4;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce4;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address5;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce5;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address6;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce6;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address7;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce7;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address8;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce8;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address9;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce9;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address10;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce10;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address11;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce11;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address12;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce12;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address13;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce13;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address14;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce14;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address15;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce15;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_63_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_63_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_62_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_62_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_61_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_61_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_60_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_60_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_59_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_59_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_58_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_58_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_57_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_57_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_56_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_56_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_55_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_55_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_54_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_54_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_53_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_53_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_52_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_52_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_51_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_51_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_50_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_50_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_49_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_49_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_48_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_48_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_47_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_47_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_46_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_46_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_45_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_45_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_44_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_44_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_43_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_43_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_42_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_42_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_41_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_41_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_40_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_40_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_39_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_39_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_38_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_38_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_37_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_37_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_36_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_36_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_35_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_35_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_34_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_34_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_33_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_33_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_32_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_32_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_31_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_31_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_30_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_30_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_29_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_29_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_28_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_28_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_27_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_27_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_26_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_26_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_25_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_25_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_24_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_24_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_23_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_23_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_22_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_22_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_21_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_21_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_20_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_20_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_19_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_19_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_18_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_18_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_17_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_17_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_16_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_16_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_15_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_15_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_14_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_14_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_13_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_13_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_12_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_12_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_11_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_11_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_10_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_10_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_9_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_9_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_8_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_8_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_7_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_7_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_6_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_6_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_5_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_5_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_4_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_4_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_3_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_3_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_2_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_2_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_1_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_1_0_out_ap_vld;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_0_0_out;
wire    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_0_0_out_ap_vld;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_idle;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_ready;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address0;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce0;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address1;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce1;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address2;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce2;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address3;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce3;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address4;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce4;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address5;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce5;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address6;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce6;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address7;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce7;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address8;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce8;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address9;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce9;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address10;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce10;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address11;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce11;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address12;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce12;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address13;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce13;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address14;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce14;
wire   [10:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address15;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce15;
wire   [11:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_address0;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_ce0;
wire    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_we0;
wire   [63:0] grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_d0;
reg   [6:0] count_V_reg_1834;
wire    ap_CS_fsm_state81;
reg    ap_block_state81_on_subcall_done;
reg   [7:0] wrd_phase_V_reg_1845;
reg   [7:0] wrd_V_reg_1857;
reg   [2:0] storemerge_reg_1869;
reg   [1:0] m_V_reg_1880;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state78;
reg    ap_block_state78_on_subcall_done;
reg    grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start_reg;
wire    ap_CS_fsm_state74;
reg    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start_reg;
wire    ap_CS_fsm_state76;
reg   [0:0] conv_params_V_2_2_1_036_fu_724;
reg   [0:0] conv_params_V_2_2_0_035_fu_720;
reg   [0:0] conv_params_V_2_1_1_034_fu_716;
reg   [0:0] conv_params_V_2_1_0_033_fu_712;
reg   [0:0] conv_params_V_2_0_1_032_fu_708;
reg   [0:0] conv_params_V_2_0_0_031_fu_704;
reg   [0:0] conv_params_V_1_2_1_030_fu_700;
reg   [0:0] conv_params_V_1_2_0_029_fu_696;
reg   [0:0] conv_params_V_1_1_1_028_fu_692;
reg   [0:0] conv_params_V_1_1_0_027_fu_688;
reg   [0:0] conv_params_V_1_0_1_026_fu_684;
reg   [0:0] conv_params_V_1_0_0_025_fu_680;
reg   [0:0] conv_params_V_0_2_1_024_fu_676;
reg   [0:0] conv_params_V_0_2_0_023_fu_672;
reg   [0:0] conv_params_V_0_1_1_022_fu_668;
reg   [0:0] conv_params_V_0_1_0_021_fu_664;
reg   [0:0] conv_params_V_0_0_1_020_fu_660;
reg   [0:0] conv_params_V_0_0_0_019_fu_656;
reg    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start_reg;
reg    ap_block_state77_on_subcall_done;
reg    grp_process_word_fu_1954_ap_start_reg;
reg    grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start_reg;
reg    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start_reg;
reg    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start_reg;
wire    ap_CS_fsm_state87;
wire    ap_CS_fsm_state88;
reg    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start_reg;
wire    ap_CS_fsm_state156;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln243_fu_2595_p1;
wire   [63:0] zext_ln243_1_fu_2606_p1;
wire   [63:0] zext_ln243_2_fu_2617_p1;
wire   [63:0] zext_ln243_3_fu_2628_p1;
wire   [63:0] zext_ln243_4_fu_2639_p1;
wire   [63:0] zext_ln243_5_fu_2650_p1;
wire   [63:0] zext_ln243_6_fu_2661_p1;
wire   [63:0] zext_ln243_7_fu_2672_p1;
wire   [63:0] zext_ln243_8_fu_2683_p1;
wire   [63:0] zext_ln243_9_fu_2694_p1;
wire   [63:0] zext_ln243_10_fu_2705_p1;
wire   [63:0] zext_ln243_11_fu_2716_p1;
wire   [63:0] zext_ln243_12_fu_2727_p1;
wire   [63:0] zext_ln243_13_fu_2738_p1;
wire   [63:0] zext_ln243_14_fu_2749_p1;
wire   [63:0] zext_ln243_15_fu_2760_p1;
wire   [63:0] zext_ln243_16_fu_2771_p1;
wire   [63:0] zext_ln243_17_fu_2782_p1;
wire   [63:0] zext_ln243_18_fu_2793_p1;
wire   [63:0] zext_ln243_19_fu_2804_p1;
wire   [63:0] zext_ln243_20_fu_2815_p1;
wire   [63:0] zext_ln243_21_fu_2826_p1;
wire   [63:0] zext_ln243_22_fu_2837_p1;
wire   [63:0] zext_ln243_23_fu_2848_p1;
wire   [63:0] zext_ln243_24_fu_2859_p1;
wire   [63:0] zext_ln243_25_fu_2870_p1;
wire   [63:0] zext_ln243_26_fu_2881_p1;
wire   [63:0] zext_ln243_27_fu_2892_p1;
wire   [63:0] zext_ln243_28_fu_2903_p1;
wire   [63:0] zext_ln243_29_fu_2914_p1;
wire   [63:0] zext_ln243_30_fu_2925_p1;
wire   [63:0] zext_ln243_31_fu_2936_p1;
wire   [63:0] zext_ln243_32_fu_2947_p1;
wire   [63:0] zext_ln243_33_fu_2958_p1;
wire   [63:0] zext_ln243_34_fu_2969_p1;
wire   [63:0] zext_ln243_35_fu_2980_p1;
wire   [63:0] zext_ln243_36_fu_2991_p1;
wire   [63:0] zext_ln243_37_fu_3002_p1;
wire   [63:0] zext_ln243_38_fu_3013_p1;
wire   [63:0] zext_ln243_39_fu_3024_p1;
wire   [63:0] zext_ln243_40_fu_3035_p1;
wire   [63:0] zext_ln243_41_fu_3046_p1;
wire   [63:0] zext_ln243_42_fu_3057_p1;
wire   [63:0] zext_ln243_43_fu_3068_p1;
wire   [63:0] zext_ln243_44_fu_3079_p1;
wire   [63:0] zext_ln243_45_fu_3090_p1;
wire   [63:0] zext_ln243_46_fu_3101_p1;
wire   [63:0] zext_ln243_47_fu_3112_p1;
wire   [63:0] zext_ln243_48_fu_3123_p1;
wire   [63:0] zext_ln243_49_fu_3134_p1;
wire   [63:0] zext_ln243_50_fu_3145_p1;
wire   [63:0] zext_ln243_51_fu_3156_p1;
wire   [63:0] zext_ln243_52_fu_3167_p1;
wire   [63:0] zext_ln243_53_fu_3178_p1;
wire   [63:0] zext_ln243_54_fu_3189_p1;
wire   [63:0] zext_ln243_55_fu_3200_p1;
wire   [63:0] zext_ln243_56_fu_3211_p1;
wire   [63:0] zext_ln243_57_fu_3222_p1;
wire   [63:0] zext_ln243_58_fu_3233_p1;
wire   [63:0] zext_ln243_59_fu_3244_p1;
wire   [63:0] zext_ln243_60_fu_3255_p1;
wire   [63:0] zext_ln243_61_fu_3266_p1;
wire   [63:0] zext_ln243_62_fu_3277_p1;
wire   [63:0] zext_ln243_63_fu_3288_p1;
wire   [63:0] zext_ln375_fu_3571_p1;
wire   [63:0] zext_ln375_1_fu_3582_p1;
wire   [63:0] zext_ln375_2_fu_3593_p1;
wire   [63:0] zext_ln375_3_fu_3604_p1;
wire   [63:0] zext_ln375_4_fu_3615_p1;
wire   [63:0] zext_ln375_5_fu_3626_p1;
wire   [63:0] zext_ln375_6_fu_3637_p1;
wire   [63:0] zext_ln375_7_fu_3648_p1;
wire   [63:0] zext_ln375_8_fu_3659_p1;
wire   [63:0] zext_ln375_9_fu_3670_p1;
wire   [63:0] zext_ln375_10_fu_3681_p1;
wire   [63:0] zext_ln375_11_fu_3692_p1;
wire   [63:0] zext_ln375_12_fu_3703_p1;
wire   [63:0] zext_ln375_13_fu_3751_p1;
wire   [63:0] zext_ln375_14_fu_3761_p1;
wire   [63:0] zext_ln375_15_fu_3771_p1;
wire   [63:0] zext_ln375_16_fu_3781_p1;
wire   [63:0] zext_ln375_17_fu_3791_p1;
wire   [63:0] zext_ln375_18_fu_3801_p1;
wire   [63:0] zext_ln375_19_fu_3811_p1;
wire   [63:0] zext_ln375_20_fu_3821_p1;
wire   [63:0] zext_ln375_21_fu_3831_p1;
wire   [63:0] zext_ln375_22_fu_3841_p1;
wire   [63:0] zext_ln375_23_fu_3851_p1;
wire   [63:0] zext_ln375_24_fu_3861_p1;
wire   [63:0] zext_ln375_25_fu_3871_p1;
wire   [63:0] zext_ln375_26_fu_3881_p1;
wire   [63:0] zext_ln375_27_fu_3891_p1;
wire   [63:0] zext_ln375_28_fu_3901_p1;
wire   [63:0] zext_ln375_29_fu_3911_p1;
wire   [63:0] zext_ln375_30_fu_3921_p1;
wire   [63:0] zext_ln375_31_fu_3931_p1;
wire   [63:0] zext_ln375_32_fu_3941_p1;
wire   [63:0] zext_ln375_33_fu_3951_p1;
wire   [63:0] zext_ln375_34_fu_3961_p1;
wire   [63:0] zext_ln375_35_fu_3971_p1;
wire   [63:0] zext_ln375_36_fu_3981_p1;
wire   [63:0] zext_ln375_37_fu_3991_p1;
wire   [63:0] zext_ln375_38_fu_4001_p1;
wire   [63:0] zext_ln375_39_fu_4011_p1;
wire   [63:0] zext_ln375_40_fu_4021_p1;
wire   [63:0] zext_ln375_41_fu_4031_p1;
wire   [63:0] zext_ln375_42_fu_4041_p1;
wire   [63:0] zext_ln375_43_fu_4051_p1;
wire   [63:0] zext_ln375_44_fu_4061_p1;
wire   [63:0] zext_ln375_45_fu_4071_p1;
wire   [63:0] zext_ln375_46_fu_4081_p1;
wire   [63:0] zext_ln375_47_fu_4091_p1;
wire   [63:0] zext_ln375_48_fu_4101_p1;
wire   [63:0] zext_ln375_49_fu_4111_p1;
wire   [63:0] zext_ln375_50_fu_4121_p1;
wire   [63:0] zext_ln375_51_fu_4131_p1;
wire   [63:0] zext_ln375_52_fu_4141_p1;
wire   [63:0] zext_ln375_53_fu_4151_p1;
wire   [63:0] zext_ln375_54_fu_4161_p1;
wire   [63:0] zext_ln375_55_fu_4171_p1;
wire   [63:0] zext_ln375_56_fu_4181_p1;
wire   [63:0] zext_ln375_57_fu_4191_p1;
wire   [63:0] zext_ln375_58_fu_4201_p1;
wire   [63:0] zext_ln375_59_fu_4211_p1;
wire   [63:0] zext_ln375_60_fu_4221_p1;
wire   [63:0] zext_ln375_61_fu_4231_p1;
wire   [63:0] zext_ln375_62_fu_4241_p1;
wire   [63:0] zext_ln375_63_fu_4251_p1;
wire   [15:0] add_ln840_37_fu_3445_p2;
wire   [0:0] new_batch_read_read_fu_744_p2;
wire    ap_CS_fsm_state89;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state91;
wire    ap_CS_fsm_state92;
wire    ap_CS_fsm_state93;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state95;
wire    ap_CS_fsm_state96;
wire    ap_CS_fsm_state97;
wire    ap_CS_fsm_state98;
wire    ap_CS_fsm_state99;
wire    ap_CS_fsm_state100;
wire    ap_CS_fsm_state101;
wire    ap_CS_fsm_state102;
wire    ap_CS_fsm_state103;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state105;
wire    ap_CS_fsm_state106;
wire    ap_CS_fsm_state107;
wire    ap_CS_fsm_state108;
wire    ap_CS_fsm_state109;
wire    ap_CS_fsm_state110;
wire    ap_CS_fsm_state111;
wire    ap_CS_fsm_state112;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state114;
wire    ap_CS_fsm_state115;
wire    ap_CS_fsm_state116;
wire    ap_CS_fsm_state117;
wire    ap_CS_fsm_state118;
wire    ap_CS_fsm_state119;
wire    ap_CS_fsm_state120;
wire    ap_CS_fsm_state121;
wire    ap_CS_fsm_state122;
wire    ap_CS_fsm_state123;
wire    ap_CS_fsm_state124;
wire    ap_CS_fsm_state125;
wire    ap_CS_fsm_state126;
wire    ap_CS_fsm_state127;
wire    ap_CS_fsm_state128;
wire    ap_CS_fsm_state129;
wire    ap_CS_fsm_state130;
wire    ap_CS_fsm_state131;
wire    ap_CS_fsm_state132;
wire    ap_CS_fsm_state133;
wire    ap_CS_fsm_state134;
wire    ap_CS_fsm_state135;
wire    ap_CS_fsm_state136;
wire    ap_CS_fsm_state137;
wire    ap_CS_fsm_state138;
wire    ap_CS_fsm_state139;
wire    ap_CS_fsm_state140;
wire    ap_CS_fsm_state141;
wire    ap_CS_fsm_state142;
wire    ap_CS_fsm_state143;
wire    ap_CS_fsm_state144;
wire    ap_CS_fsm_state145;
wire    ap_CS_fsm_state146;
wire    ap_CS_fsm_state147;
wire    ap_CS_fsm_state148;
wire    ap_CS_fsm_state149;
wire    ap_CS_fsm_state150;
wire    ap_CS_fsm_state151;
wire    ap_CS_fsm_state152;
reg   [5:0] i_V_fu_640;
wire   [5:0] add_ln840_fu_3299_p2;
reg   [9:0] p_V_fu_644;
wire   [9:0] p_V_3_fu_3412_p2;
reg   [63:0] wt_word_buffer_V_0_0110_fu_648;
reg   [63:0] wt_word_buffer_V_1_0111_fu_652;
reg   [4:0] w_V_fu_728;
wire   [4:0] add_ln840_35_fu_3557_p2;
wire   [0:0] xor_ln1019_fu_2373_p2;
wire   [0:0] xor_ln1019_1_fu_2574_p2;
wire   [0:0] icmp_ln1019_fu_2366_p2;
wire   [0:0] icmp_ln1019_1_fu_2388_p2;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state68;
wire   [2:0] shl_ln_fu_2256_p3;
wire   [6:0] zext_ln196_fu_2264_p1;
wire   [6:0] shl_ln196_fu_2268_p2;
wire   [3:0] shl_ln2_fu_2292_p3;
wire   [12:0] zext_ln198_1_fu_2300_p1;
wire   [6:0] shl_ln227_fu_2322_p2;
wire   [2:0] sub_ln455_fu_2338_p2;
wire   [4:0] zext_ln948_fu_2344_p1;
wire   [4:0] lshr_ln948_fu_2348_p2;
wire   [3:0] w_div_8_V_fu_2328_p4;
wire   [0:0] ret_V_26_fu_2362_p1;
wire   [3:0] select_ln1019_fu_2380_p3;
wire   [1:0] ret_V_27_fu_2358_p1;
wire   [1:0] ret_V_fu_2403_p2;
wire   [3:0] zext_ln1495_fu_2409_p1;
wire   [2:0] zext_ln1495_1_fu_2425_p1;
wire   [2:0] ret_V_17_fu_2429_p2;
wire   [3:0] zext_ln1495_2_fu_2435_p1;
wire   [0:0] tmp_276_fu_2445_p3;
wire   [2:0] ret_V_28_fu_2453_p3;
wire   [2:0] ret_V_19_fu_2467_p2;
wire   [3:0] zext_ln1495_3_fu_2473_p1;
wire   [2:0] ret_V_29_fu_2483_p4;
wire   [3:0] zext_ln1495_4_fu_2499_p1;
wire   [3:0] ret_V_21_fu_2503_p2;
wire   [1:0] tmp_341_fu_2515_p4;
wire   [2:0] r_V_fu_2354_p1;
wire   [2:0] ret_V_22_fu_2531_p2;
wire   [3:0] zext_ln1495_5_fu_2537_p1;
wire   [3:0] zext_ln1495_6_fu_2553_p1;
wire   [3:0] ret_V_24_fu_2557_p2;
wire   [4:0] trunc_ln243_fu_2583_p1;
wire   [10:0] tmp_s_fu_2587_p3;
wire   [10:0] or_ln243_fu_2600_p2;
wire   [10:0] or_ln243_1_fu_2611_p2;
wire   [10:0] or_ln243_2_fu_2622_p2;
wire   [10:0] or_ln243_3_fu_2633_p2;
wire   [10:0] or_ln243_4_fu_2644_p2;
wire   [10:0] or_ln243_5_fu_2655_p2;
wire   [10:0] or_ln243_6_fu_2666_p2;
wire   [10:0] or_ln243_7_fu_2677_p2;
wire   [10:0] or_ln243_8_fu_2688_p2;
wire   [10:0] or_ln243_9_fu_2699_p2;
wire   [10:0] or_ln243_10_fu_2710_p2;
wire   [10:0] or_ln243_11_fu_2721_p2;
wire   [10:0] or_ln243_12_fu_2732_p2;
wire   [10:0] or_ln243_13_fu_2743_p2;
wire   [10:0] or_ln243_14_fu_2754_p2;
wire   [10:0] or_ln243_15_fu_2765_p2;
wire   [10:0] or_ln243_16_fu_2776_p2;
wire   [10:0] or_ln243_17_fu_2787_p2;
wire   [10:0] or_ln243_18_fu_2798_p2;
wire   [10:0] or_ln243_19_fu_2809_p2;
wire   [10:0] or_ln243_20_fu_2820_p2;
wire   [10:0] or_ln243_21_fu_2831_p2;
wire   [10:0] or_ln243_22_fu_2842_p2;
wire   [10:0] or_ln243_23_fu_2853_p2;
wire   [10:0] or_ln243_24_fu_2864_p2;
wire   [10:0] or_ln243_25_fu_2875_p2;
wire   [10:0] or_ln243_26_fu_2886_p2;
wire   [10:0] or_ln243_27_fu_2897_p2;
wire   [10:0] or_ln243_28_fu_2908_p2;
wire   [10:0] or_ln243_29_fu_2919_p2;
wire   [10:0] or_ln243_30_fu_2930_p2;
wire   [10:0] or_ln243_31_fu_2941_p2;
wire   [10:0] or_ln243_32_fu_2952_p2;
wire   [10:0] or_ln243_33_fu_2963_p2;
wire   [10:0] or_ln243_34_fu_2974_p2;
wire   [10:0] or_ln243_35_fu_2985_p2;
wire   [10:0] or_ln243_36_fu_2996_p2;
wire   [10:0] or_ln243_37_fu_3007_p2;
wire   [10:0] or_ln243_38_fu_3018_p2;
wire   [10:0] or_ln243_39_fu_3029_p2;
wire   [10:0] or_ln243_40_fu_3040_p2;
wire   [10:0] or_ln243_41_fu_3051_p2;
wire   [10:0] or_ln243_42_fu_3062_p2;
wire   [10:0] or_ln243_43_fu_3073_p2;
wire   [10:0] or_ln243_44_fu_3084_p2;
wire   [10:0] or_ln243_45_fu_3095_p2;
wire   [10:0] or_ln243_46_fu_3106_p2;
wire   [10:0] or_ln243_47_fu_3117_p2;
wire   [10:0] or_ln243_48_fu_3128_p2;
wire   [10:0] or_ln243_49_fu_3139_p2;
wire   [10:0] or_ln243_50_fu_3150_p2;
wire   [10:0] or_ln243_51_fu_3161_p2;
wire   [10:0] or_ln243_52_fu_3172_p2;
wire   [10:0] or_ln243_53_fu_3183_p2;
wire   [10:0] or_ln243_54_fu_3194_p2;
wire   [10:0] or_ln243_55_fu_3205_p2;
wire   [10:0] or_ln243_56_fu_3216_p2;
wire   [10:0] or_ln243_57_fu_3227_p2;
wire   [10:0] or_ln243_58_fu_3238_p2;
wire   [10:0] or_ln243_59_fu_3249_p2;
wire   [10:0] or_ln243_60_fu_3260_p2;
wire   [10:0] or_ln243_61_fu_3271_p2;
wire   [10:0] or_ln243_62_fu_3282_p2;
wire   [5:0] empty_fu_3323_p1;
wire   [6:0] empty_86_fu_3330_p1;
wire   [14:0] zext_ln1027_fu_3347_p1;
wire   [11:0] wrd_phase_V_cast_fu_3477_p1;
wire   [4:0] empty_90_fu_3504_p1;
wire   [4:0] sub_i_i845_fu_3508_p2;
wire   [7:0] wrd_V_1_fu_3523_p2;
wire   [7:0] wrd_phase_V_1_fu_3529_p2;
wire   [10:0] or_ln375_fu_3576_p2;
wire   [10:0] or_ln375_1_fu_3587_p2;
wire   [10:0] or_ln375_2_fu_3598_p2;
wire   [10:0] or_ln375_3_fu_3609_p2;
wire   [10:0] or_ln375_4_fu_3620_p2;
wire   [10:0] or_ln375_5_fu_3631_p2;
wire   [10:0] or_ln375_6_fu_3642_p2;
wire   [10:0] or_ln375_7_fu_3653_p2;
wire   [10:0] or_ln375_8_fu_3664_p2;
wire   [10:0] or_ln375_9_fu_3675_p2;
wire   [10:0] or_ln375_10_fu_3686_p2;
wire   [10:0] or_ln375_11_fu_3697_p2;
wire   [10:0] or_ln375_12_fu_3746_p2;
wire   [10:0] or_ln375_13_fu_3756_p2;
wire   [10:0] or_ln375_14_fu_3766_p2;
wire   [10:0] or_ln375_15_fu_3776_p2;
wire   [10:0] or_ln375_16_fu_3786_p2;
wire   [10:0] or_ln375_17_fu_3796_p2;
wire   [10:0] or_ln375_18_fu_3806_p2;
wire   [10:0] or_ln375_19_fu_3816_p2;
wire   [10:0] or_ln375_20_fu_3826_p2;
wire   [10:0] or_ln375_21_fu_3836_p2;
wire   [10:0] or_ln375_22_fu_3846_p2;
wire   [10:0] or_ln375_23_fu_3856_p2;
wire   [10:0] or_ln375_24_fu_3866_p2;
wire   [10:0] or_ln375_25_fu_3876_p2;
wire   [10:0] or_ln375_26_fu_3886_p2;
wire   [10:0] or_ln375_27_fu_3896_p2;
wire   [10:0] or_ln375_28_fu_3906_p2;
wire   [10:0] or_ln375_29_fu_3916_p2;
wire   [10:0] or_ln375_30_fu_3926_p2;
wire   [10:0] or_ln375_31_fu_3936_p2;
wire   [10:0] or_ln375_32_fu_3946_p2;
wire   [10:0] or_ln375_33_fu_3956_p2;
wire   [10:0] or_ln375_34_fu_3966_p2;
wire   [10:0] or_ln375_35_fu_3976_p2;
wire   [10:0] or_ln375_36_fu_3986_p2;
wire   [10:0] or_ln375_37_fu_3996_p2;
wire   [10:0] or_ln375_38_fu_4006_p2;
wire   [10:0] or_ln375_39_fu_4016_p2;
wire   [10:0] or_ln375_40_fu_4026_p2;
wire   [10:0] or_ln375_41_fu_4036_p2;
wire   [10:0] or_ln375_42_fu_4046_p2;
wire   [10:0] or_ln375_43_fu_4056_p2;
wire   [10:0] or_ln375_44_fu_4066_p2;
wire   [10:0] or_ln375_45_fu_4076_p2;
wire   [10:0] or_ln375_46_fu_4086_p2;
wire   [10:0] or_ln375_47_fu_4096_p2;
wire   [10:0] or_ln375_48_fu_4106_p2;
wire   [10:0] or_ln375_49_fu_4116_p2;
wire   [10:0] or_ln375_50_fu_4126_p2;
wire   [10:0] or_ln375_51_fu_4136_p2;
wire   [10:0] or_ln375_52_fu_4146_p2;
wire   [10:0] or_ln375_53_fu_4156_p2;
wire   [10:0] or_ln375_54_fu_4166_p2;
wire   [10:0] or_ln375_55_fu_4176_p2;
wire   [10:0] or_ln375_56_fu_4186_p2;
wire   [10:0] or_ln375_57_fu_4196_p2;
wire   [10:0] or_ln375_58_fu_4206_p2;
wire   [10:0] or_ln375_59_fu_4216_p2;
wire   [10:0] or_ln375_60_fu_4226_p2;
wire   [10:0] or_ln375_61_fu_4236_p2;
wire   [10:0] or_ln375_62_fu_4246_p2;
wire   [2:0] add_ln393_fu_4512_p2;
wire   [5:0] zext_ln393_fu_4517_p1;
wire   [5:0] shl_ln393_fu_4521_p2;
wire   [5:0] lshr_ln948_1_fu_4538_p2;
wire   [6:0] zext_ln930_fu_4544_p1;
wire   [6:0] shl_ln930_fu_4548_p2;
wire   [5:0] lshr_ln948_2_fu_4558_p2;
wire   [6:0] zext_ln930_1_fu_4564_p1;
wire   [6:0] shl_ln930_1_fu_4568_p2;
wire   [5:0] lshr_ln948_3_fu_4578_p2;
wire   [6:0] zext_ln930_2_fu_4584_p1;
wire   [6:0] shl_ln930_2_fu_4588_p2;
wire   [5:0] lshr_ln948_4_fu_4598_p2;
wire   [6:0] zext_ln930_3_fu_4604_p1;
wire   [6:0] shl_ln930_3_fu_4608_p2;
wire   [5:0] lshr_ln948_5_fu_4618_p2;
wire   [6:0] zext_ln930_4_fu_4624_p1;
wire   [6:0] shl_ln930_4_fu_4628_p2;
wire   [5:0] lshr_ln948_6_fu_4638_p2;
wire   [6:0] zext_ln930_5_fu_4644_p1;
wire   [6:0] shl_ln930_5_fu_4648_p2;
wire   [5:0] lshr_ln948_7_fu_4658_p2;
wire   [6:0] zext_ln930_6_fu_4664_p1;
wire   [6:0] shl_ln930_6_fu_4668_p2;
wire   [5:0] lshr_ln948_8_fu_4678_p2;
wire   [6:0] zext_ln930_7_fu_4684_p1;
wire   [6:0] shl_ln930_7_fu_4688_p2;
wire   [5:0] lshr_ln948_9_fu_4698_p2;
wire   [6:0] zext_ln930_8_fu_4704_p1;
wire   [6:0] shl_ln930_8_fu_4708_p2;
wire   [5:0] lshr_ln948_10_fu_4718_p2;
wire   [6:0] zext_ln930_9_fu_4724_p1;
wire   [6:0] shl_ln930_9_fu_4728_p2;
wire   [5:0] lshr_ln948_11_fu_4738_p2;
wire   [6:0] zext_ln930_10_fu_4744_p1;
wire   [6:0] shl_ln930_10_fu_4748_p2;
wire   [5:0] lshr_ln948_12_fu_4758_p2;
wire   [6:0] zext_ln930_11_fu_4764_p1;
wire   [6:0] shl_ln930_11_fu_4768_p2;
wire   [9:0] grp_fu_4778_p0;
wire   [4:0] grp_fu_4778_p1;
wire  signed [13:0] grp_fu_4783_p0;
wire   [4:0] grp_fu_4783_p1;
reg   [155:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
reg    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
reg    ap_ST_fsm_state80_blk;
reg    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
reg    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
wire    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
wire    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
wire    ap_ST_fsm_state147_blk;
wire    ap_ST_fsm_state148_blk;
wire    ap_ST_fsm_state149_blk;
wire    ap_ST_fsm_state150_blk;
wire    ap_ST_fsm_state151_blk;
wire    ap_ST_fsm_state152_blk;
wire    ap_ST_fsm_state153_blk;
wire    ap_ST_fsm_state154_blk;
wire    ap_ST_fsm_state155_blk;
reg    ap_ST_fsm_state156_blk;
wire   [11:0] grp_fu_4778_p00;
wire   [13:0] grp_fu_4783_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 156'd1;
#0 wt_addr_V = 16'd0;
#0 wt_offset_V = 3'd0;
#0 grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start_reg = 1'b0;
#0 grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start_reg = 1'b0;
#0 grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start_reg = 1'b0;
#0 grp_process_word_fu_1954_ap_start_reg = 1'b0;
#0 grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start_reg = 1'b0;
#0 grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start_reg = 1'b0;
#0 grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start_reg = 1'b0;
#0 grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start_reg = 1'b0;
end

top_bin_conv_line_buffer_0_RAM_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
line_buffer_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_process_word_fu_1954_line_buffer_m_0_address0),
    .ce0(grp_process_word_fu_1954_line_buffer_m_0_ce0),
    .we0(grp_process_word_fu_1954_line_buffer_m_0_we0),
    .d0(grp_process_word_fu_1954_line_buffer_m_0_d0),
    .q0(line_buffer_0_q0),
    .address1(grp_process_word_fu_1954_line_buffer_m_0_address1),
    .ce1(grp_process_word_fu_1954_line_buffer_m_0_ce1),
    .we1(grp_process_word_fu_1954_line_buffer_m_0_we1),
    .d1(grp_process_word_fu_1954_line_buffer_m_0_d1),
    .q1(line_buffer_0_q1)
);

top_bin_conv_line_buffer_0_RAM_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_process_word_fu_1954_line_buffer_m_1_address0),
    .ce0(grp_process_word_fu_1954_line_buffer_m_1_ce0),
    .we0(grp_process_word_fu_1954_line_buffer_m_1_we0),
    .d0(grp_process_word_fu_1954_line_buffer_m_1_d0),
    .q0(line_buffer_1_q0),
    .address1(grp_process_word_fu_1954_line_buffer_m_1_address1),
    .ce1(grp_process_word_fu_1954_line_buffer_m_1_ce1),
    .we1(grp_process_word_fu_1954_line_buffer_m_1_we1),
    .d1(grp_process_word_fu_1954_line_buffer_m_1_d1),
    .q1(line_buffer_1_q1)
);

top_bin_conv_line_buffer_0_RAM_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_process_word_fu_1954_line_buffer_m_2_address0),
    .ce0(grp_process_word_fu_1954_line_buffer_m_2_ce0),
    .we0(grp_process_word_fu_1954_line_buffer_m_2_we0),
    .d0(grp_process_word_fu_1954_line_buffer_m_2_d0),
    .q0(line_buffer_2_q0),
    .address1(grp_process_word_fu_1954_line_buffer_m_2_address1),
    .ce1(grp_process_word_fu_1954_line_buffer_m_2_ce1),
    .we1(grp_process_word_fu_1954_line_buffer_m_2_we1),
    .d1(grp_process_word_fu_1954_line_buffer_m_2_d1),
    .q1(line_buffer_2_q1)
);

top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
fixed_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_V_address0),
    .ce0(fixed_buffer_V_ce0),
    .we0(fixed_buffer_V_we0),
    .d0(fixed_buffer_V_d0),
    .q0(fixed_buffer_V_q0),
    .address1(fixed_buffer_V_address1),
    .ce1(fixed_buffer_V_ce1),
    .q1(fixed_buffer_V_q1),
    .address2(fixed_buffer_V_address2),
    .ce2(fixed_buffer_V_ce2),
    .q2(fixed_buffer_V_q2),
    .address3(fixed_buffer_V_address3),
    .ce3(fixed_buffer_V_ce3),
    .q3(fixed_buffer_V_q3),
    .address4(fixed_buffer_V_address4),
    .ce4(fixed_buffer_V_ce4),
    .q4(fixed_buffer_V_q4),
    .address5(fixed_buffer_V_address5),
    .ce5(fixed_buffer_V_ce5),
    .q5(fixed_buffer_V_q5),
    .address6(fixed_buffer_V_address6),
    .ce6(fixed_buffer_V_ce6),
    .q6(fixed_buffer_V_q6),
    .address7(fixed_buffer_V_address7),
    .ce7(fixed_buffer_V_ce7),
    .q7(fixed_buffer_V_q7),
    .address8(fixed_buffer_V_address8),
    .ce8(fixed_buffer_V_ce8),
    .q8(fixed_buffer_V_q8),
    .address9(fixed_buffer_V_address9),
    .ce9(fixed_buffer_V_ce9),
    .q9(fixed_buffer_V_q9),
    .address10(fixed_buffer_V_address10),
    .ce10(fixed_buffer_V_ce10),
    .q10(fixed_buffer_V_q10),
    .address11(fixed_buffer_V_address11),
    .ce11(fixed_buffer_V_ce11),
    .q11(fixed_buffer_V_q11),
    .address12(fixed_buffer_V_address12),
    .ce12(fixed_buffer_V_ce12),
    .q12(fixed_buffer_V_q12),
    .address13(fixed_buffer_V_address13),
    .ce13(fixed_buffer_V_ce13),
    .q13(fixed_buffer_V_q13),
    .address14(fixed_buffer_V_address14),
    .ce14(fixed_buffer_V_ce14),
    .q14(fixed_buffer_V_q14),
    .address15(fixed_buffer_V_address15),
    .ce15(fixed_buffer_V_ce15),
    .q15(fixed_buffer_V_q15),
    .address16(fixed_buffer_V_address16),
    .ce16(fixed_buffer_V_ce16),
    .q16(fixed_buffer_V_q16)
);

top_bin_conv_line_buffer_0_RAM_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
word_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(word_buffer_V_address0),
    .ce0(word_buffer_V_ce0),
    .we0(word_buffer_V_we0),
    .d0(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_d0),
    .q0(word_buffer_V_q0),
    .address1(word_buffer_V_address1),
    .ce1(word_buffer_V_ce1),
    .we1(word_buffer_V_we1),
    .d1(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_d1),
    .q1(word_buffer_V_q1)
);

top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
old_word_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(old_word_buffer_V_address0),
    .ce0(old_word_buffer_V_ce0),
    .we0(old_word_buffer_V_we0),
    .d0(grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_d0),
    .q0(old_word_buffer_V_q0),
    .address1(grp_process_word_fu_1954_old_word_buffer_m_address1),
    .ce1(old_word_buffer_V_ce1),
    .q1(old_word_buffer_V_q1)
);

top_bin_conv_conv_out_buffer_V_RAM_AUTO_1R1W #(
    .DataWidth( 5 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv_out_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out_buffer_V_address0),
    .ce0(conv_out_buffer_V_ce0),
    .we0(conv_out_buffer_V_we0),
    .d0(grp_process_word_fu_1954_conv_out_buffer_m_d0),
    .q0(conv_out_buffer_V_q0),
    .address1(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_address1),
    .ce1(conv_out_buffer_V_ce1),
    .q1(conv_out_buffer_V_q1)
);

top_bin_conv_lb_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
lb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lb_address0),
    .ce0(lb_ce0),
    .we0(lb_we0),
    .d0(lb_d0),
    .q0(lb_q0),
    .address1(lb_address1),
    .ce1(lb_ce1),
    .we1(lb_we1),
    .d1(lb_d1)
);

top_bin_conv_lb_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
rb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rb_address0),
    .ce0(rb_ce0),
    .we0(rb_we0),
    .d0(rb_d0),
    .q0(rb_q0),
    .address1(rb_address1),
    .ce1(rb_ce1),
    .we1(rb_we1),
    .d1(rb_d1)
);

top_bin_conv_Pipeline_LOOP_WT_WORDS grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start),
    .ap_done(grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_done),
    .ap_idle(grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_idle),
    .ap_ready(grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_ready),
    .wt_word_buffer_V_1_1(wt_word_buffer_V_1_0111_fu_652),
    .wt_word_buffer_V_0_1(wt_word_buffer_V_0_0110_fu_648),
    .conv_i1574(empty_87_reg_5857),
    .sh_prom_i(mul_i_i_reg_5865),
    .wt_word_buffer_V_1_2_out(grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_1_2_out),
    .wt_word_buffer_V_1_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_1_2_out_ap_vld),
    .wt_word_buffer_V_0_2_out(grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_0_2_out),
    .wt_word_buffer_V_0_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_0_2_out_ap_vld),
    .wt_mem_V_address0(grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_mem_V_address0),
    .wt_mem_V_ce0(grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_mem_V_ce0),
    .wt_mem_V_q0(wt_mem_V_q0)
);

top_bin_conv_Pipeline_LOOP_LOAD_WTS grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start),
    .ap_done(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_done),
    .ap_idle(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_idle),
    .ap_ready(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_ready),
    .conv_params_V_2_2_1_1(conv_params_V_2_2_1_036_load_reg_5973),
    .conv_params_V_2_2_0_1(conv_params_V_2_2_0_035_load_reg_5968),
    .conv_params_V_2_1_1_1(conv_params_V_2_1_1_034_load_reg_5963),
    .conv_params_V_2_1_0_1(conv_params_V_2_1_0_033_load_reg_5958),
    .conv_params_V_2_0_1_1(conv_params_V_2_0_1_032_load_reg_5953),
    .conv_params_V_2_0_0_1(conv_params_V_2_0_0_031_load_reg_5948),
    .conv_params_V_1_2_1_1(conv_params_V_1_2_1_030_load_reg_5943),
    .conv_params_V_1_2_0_1(conv_params_V_1_2_0_029_load_reg_5938),
    .conv_params_V_1_1_1_1(conv_params_V_1_1_1_028_load_reg_5933),
    .conv_params_V_1_1_0_1(conv_params_V_1_1_0_027_load_reg_5928),
    .conv_params_V_1_0_1_1(conv_params_V_1_0_1_026_load_reg_5923),
    .conv_params_V_1_0_0_1(conv_params_V_1_0_0_025_load_reg_5918),
    .conv_params_V_0_2_1_1(conv_params_V_0_2_1_024_load_reg_5913),
    .conv_params_V_0_2_0_1(conv_params_V_0_2_0_023_load_reg_5908),
    .conv_params_V_0_1_1_1(conv_params_V_0_1_1_022_load_reg_5903),
    .conv_params_V_0_1_0_1(conv_params_V_0_1_0_021_load_reg_5898),
    .conv_params_V_0_0_1_1(conv_params_V_0_0_1_020_load_reg_5893),
    .conv_params_V_0_0_0_1(conv_params_V_0_0_0_019_load_reg_5888),
    .wt_word_buffer_V_1_2_reload(empty_88_reg_5870),
    .wt_word_buffer_V_0_2_reload(empty_89_reg_5875),
    .conv_params_V_2_2_1_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_1_2_out),
    .conv_params_V_2_2_1_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_1_2_out_ap_vld),
    .conv_params_V_2_2_0_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_0_2_out),
    .conv_params_V_2_2_0_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_0_2_out_ap_vld),
    .conv_params_V_2_1_1_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_1_2_out),
    .conv_params_V_2_1_1_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_1_2_out_ap_vld),
    .conv_params_V_2_1_0_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_0_2_out),
    .conv_params_V_2_1_0_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_0_2_out_ap_vld),
    .conv_params_V_2_0_1_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_1_2_out),
    .conv_params_V_2_0_1_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_1_2_out_ap_vld),
    .conv_params_V_2_0_0_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_0_2_out),
    .conv_params_V_2_0_0_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_0_2_out_ap_vld),
    .conv_params_V_1_2_1_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_1_2_out),
    .conv_params_V_1_2_1_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_1_2_out_ap_vld),
    .conv_params_V_1_2_0_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_0_2_out),
    .conv_params_V_1_2_0_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_0_2_out_ap_vld),
    .conv_params_V_1_1_1_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_1_2_out),
    .conv_params_V_1_1_1_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_1_2_out_ap_vld),
    .conv_params_V_1_1_0_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_0_2_out),
    .conv_params_V_1_1_0_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_0_2_out_ap_vld),
    .conv_params_V_1_0_1_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_1_2_out),
    .conv_params_V_1_0_1_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_1_2_out_ap_vld),
    .conv_params_V_1_0_0_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_0_2_out),
    .conv_params_V_1_0_0_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_0_2_out_ap_vld),
    .conv_params_V_0_2_1_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_1_2_out),
    .conv_params_V_0_2_1_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_1_2_out_ap_vld),
    .conv_params_V_0_2_0_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_0_2_out),
    .conv_params_V_0_2_0_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_0_2_out_ap_vld),
    .conv_params_V_0_1_1_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_1_2_out),
    .conv_params_V_0_1_1_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_1_2_out_ap_vld),
    .conv_params_V_0_1_0_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_0_2_out),
    .conv_params_V_0_1_0_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_0_2_out_ap_vld),
    .conv_params_V_0_0_1_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_1_2_out),
    .conv_params_V_0_0_1_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_1_2_out_ap_vld),
    .conv_params_V_0_0_0_2_out(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_0_2_out),
    .conv_params_V_0_0_0_2_out_ap_vld(grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_0_2_out_ap_vld)
);

top_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start),
    .ap_done(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_done),
    .ap_idle(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_idle),
    .ap_ready(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_ready),
    .zext_ln317(tmp_120_reg_5792),
    .conv_i1318(add_i1340_reg_5984),
    .word_buffer_V_address0(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address0),
    .word_buffer_V_ce0(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce0),
    .word_buffer_V_we0(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we0),
    .word_buffer_V_d0(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_d0),
    .word_buffer_V_address1(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address1),
    .word_buffer_V_ce1(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce1),
    .word_buffer_V_we1(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we1),
    .word_buffer_V_d1(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_d1),
    .dmem_V_address0(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_address0),
    .dmem_V_ce0(grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_ce0),
    .dmem_V_q0(dmem_V_q0)
);

top_process_word grp_process_word_fu_1954(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_process_word_fu_1954_ap_start),
    .ap_done(grp_process_word_fu_1954_ap_done),
    .ap_idle(grp_process_word_fu_1954_ap_idle),
    .ap_ready(grp_process_word_fu_1954_ap_ready),
    .word_buffer_m_address0(grp_process_word_fu_1954_word_buffer_m_address0),
    .word_buffer_m_ce0(grp_process_word_fu_1954_word_buffer_m_ce0),
    .word_buffer_m_q0(word_buffer_V_q0),
    .word_buffer_m_address1(grp_process_word_fu_1954_word_buffer_m_address1),
    .word_buffer_m_ce1(grp_process_word_fu_1954_word_buffer_m_ce1),
    .word_buffer_m_q1(word_buffer_V_q1),
    .word_buffer_m_offset(trunc_ln1027_reg_5989),
    .old_word_buffer_m_address0(grp_process_word_fu_1954_old_word_buffer_m_address0),
    .old_word_buffer_m_ce0(grp_process_word_fu_1954_old_word_buffer_m_ce0),
    .old_word_buffer_m_q0(old_word_buffer_V_q0),
    .old_word_buffer_m_address1(grp_process_word_fu_1954_old_word_buffer_m_address1),
    .old_word_buffer_m_ce1(grp_process_word_fu_1954_old_word_buffer_m_ce1),
    .old_word_buffer_m_q1(old_word_buffer_V_q1),
    .lb_address0(grp_process_word_fu_1954_lb_address0),
    .lb_ce0(grp_process_word_fu_1954_lb_ce0),
    .lb_q0(lb_q0),
    .rb_address0(grp_process_word_fu_1954_rb_address0),
    .rb_ce0(grp_process_word_fu_1954_rb_ce0),
    .rb_q0(rb_q0),
    .line_buffer_m_0_address0(grp_process_word_fu_1954_line_buffer_m_0_address0),
    .line_buffer_m_0_ce0(grp_process_word_fu_1954_line_buffer_m_0_ce0),
    .line_buffer_m_0_we0(grp_process_word_fu_1954_line_buffer_m_0_we0),
    .line_buffer_m_0_d0(grp_process_word_fu_1954_line_buffer_m_0_d0),
    .line_buffer_m_0_q0(line_buffer_0_q0),
    .line_buffer_m_0_address1(grp_process_word_fu_1954_line_buffer_m_0_address1),
    .line_buffer_m_0_ce1(grp_process_word_fu_1954_line_buffer_m_0_ce1),
    .line_buffer_m_0_we1(grp_process_word_fu_1954_line_buffer_m_0_we1),
    .line_buffer_m_0_d1(grp_process_word_fu_1954_line_buffer_m_0_d1),
    .line_buffer_m_0_q1(line_buffer_0_q1),
    .line_buffer_m_1_address0(grp_process_word_fu_1954_line_buffer_m_1_address0),
    .line_buffer_m_1_ce0(grp_process_word_fu_1954_line_buffer_m_1_ce0),
    .line_buffer_m_1_we0(grp_process_word_fu_1954_line_buffer_m_1_we0),
    .line_buffer_m_1_d0(grp_process_word_fu_1954_line_buffer_m_1_d0),
    .line_buffer_m_1_q0(line_buffer_1_q0),
    .line_buffer_m_1_address1(grp_process_word_fu_1954_line_buffer_m_1_address1),
    .line_buffer_m_1_ce1(grp_process_word_fu_1954_line_buffer_m_1_ce1),
    .line_buffer_m_1_we1(grp_process_word_fu_1954_line_buffer_m_1_we1),
    .line_buffer_m_1_d1(grp_process_word_fu_1954_line_buffer_m_1_d1),
    .line_buffer_m_1_q1(line_buffer_1_q1),
    .line_buffer_m_2_address0(grp_process_word_fu_1954_line_buffer_m_2_address0),
    .line_buffer_m_2_ce0(grp_process_word_fu_1954_line_buffer_m_2_ce0),
    .line_buffer_m_2_we0(grp_process_word_fu_1954_line_buffer_m_2_we0),
    .line_buffer_m_2_d0(grp_process_word_fu_1954_line_buffer_m_2_d0),
    .line_buffer_m_2_q0(line_buffer_2_q0),
    .line_buffer_m_2_address1(grp_process_word_fu_1954_line_buffer_m_2_address1),
    .line_buffer_m_2_ce1(grp_process_word_fu_1954_line_buffer_m_2_ce1),
    .line_buffer_m_2_we1(grp_process_word_fu_1954_line_buffer_m_2_we1),
    .line_buffer_m_2_d1(grp_process_word_fu_1954_line_buffer_m_2_d1),
    .line_buffer_m_2_q1(line_buffer_2_q1),
    .p_read(conv_params_V_0_0_0_019_load_1_reg_6002),
    .p_read1(conv_params_V_0_0_1_020_load_1_reg_6007),
    .p_read2(conv_params_V_0_1_0_021_load_1_reg_6012),
    .p_read3(conv_params_V_0_1_1_022_load_1_reg_6017),
    .p_read4(conv_params_V_0_2_0_023_load_1_reg_6022),
    .p_read5(conv_params_V_0_2_1_024_load_1_reg_6027),
    .p_read6(conv_params_V_1_0_0_025_load_1_reg_6032),
    .p_read7(conv_params_V_1_0_1_026_load_1_reg_6037),
    .p_read8(conv_params_V_1_1_0_027_load_1_reg_6042),
    .p_read9(conv_params_V_1_1_1_028_load_1_reg_6047),
    .p_read10(conv_params_V_1_2_0_029_load_1_reg_6052),
    .p_read11(conv_params_V_1_2_1_030_load_1_reg_6057),
    .p_read12(conv_params_V_2_0_0_031_load_1_reg_6062),
    .p_read13(conv_params_V_2_0_1_032_load_1_reg_6067),
    .p_read14(conv_params_V_2_1_0_033_load_1_reg_6072),
    .p_read15(conv_params_V_2_1_1_034_load_1_reg_6077),
    .p_read16(conv_params_V_2_2_0_035_load_1_reg_6082),
    .p_read17(conv_params_V_2_2_1_036_load_1_reg_6087),
    .conv_out_buffer_m_address0(grp_process_word_fu_1954_conv_out_buffer_m_address0),
    .conv_out_buffer_m_ce0(grp_process_word_fu_1954_conv_out_buffer_m_ce0),
    .conv_out_buffer_m_we0(grp_process_word_fu_1954_conv_out_buffer_m_we0),
    .conv_out_buffer_m_d0(grp_process_word_fu_1954_conv_out_buffer_m_d0),
    .log_width(log_width_V_reg_5232),
    .words_per_image(words_per_image_V_reg_5237),
    .wrd(wrd_V_reg_1857)
);

top_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start),
    .ap_done(grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_done),
    .ap_idle(grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_idle),
    .ap_ready(grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_ready),
    .word_buffer_V_address0(grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_address0),
    .word_buffer_V_ce0(grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_ce0),
    .word_buffer_V_q0(word_buffer_V_q0),
    .old_word_buffer_V_address0(grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_address0),
    .old_word_buffer_V_ce0(grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_ce0),
    .old_word_buffer_V_we0(grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_we0),
    .old_word_buffer_V_d0(grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_d0)
);

top_bin_conv_Pipeline_VITIS_LOOP_348_11 grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start),
    .ap_done(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_done),
    .ap_idle(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_idle),
    .ap_ready(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_ready),
    .zext_ln840_4(tmp_122_reg_6092),
    .fixed_buffer_V_address0(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address0),
    .fixed_buffer_V_ce0(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce0),
    .fixed_buffer_V_we0(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_we0),
    .fixed_buffer_V_d0(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_d0),
    .fixed_buffer_V_address1(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address1),
    .fixed_buffer_V_ce1(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce1),
    .fixed_buffer_V_q1(fixed_buffer_V_q1),
    .conv_out_buffer_V_address0(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_address0),
    .conv_out_buffer_V_ce0(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce0),
    .conv_out_buffer_V_q0(conv_out_buffer_V_q0),
    .conv_out_buffer_V_address1(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_address1),
    .conv_out_buffer_V_ce1(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce1),
    .conv_out_buffer_V_q1(conv_out_buffer_V_q1),
    .icmp_ln1019_16(icmp_ln1019_13_reg_5843)
);

top_bin_conv_Pipeline_LOOP_ACC_PHASES_I grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start),
    .ap_done(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_done),
    .ap_idle(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_idle),
    .ap_ready(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_ready),
    .fixed_temp_V_63(fixed_temp_V_63_reg_6890),
    .fixed_temp_V_62(fixed_temp_V_62_reg_6885),
    .fixed_temp_V_61(fixed_temp_V_61_reg_6880),
    .fixed_temp_V_60(fixed_temp_V_60_reg_6875),
    .fixed_temp_V_59(fixed_temp_V_59_reg_6870),
    .fixed_temp_V_58(fixed_temp_V_58_reg_6865),
    .fixed_temp_V_57(fixed_temp_V_57_reg_6860),
    .fixed_temp_V_56(fixed_temp_V_56_reg_6855),
    .fixed_temp_V_55(fixed_temp_V_55_reg_6850),
    .fixed_temp_V_54(fixed_temp_V_54_reg_6845),
    .fixed_temp_V_53(fixed_temp_V_53_reg_6840),
    .fixed_temp_V_52(fixed_temp_V_52_reg_6835),
    .fixed_temp_V_51(fixed_temp_V_51_reg_6830),
    .fixed_temp_V_50(fixed_temp_V_50_reg_6825),
    .fixed_temp_V_49(fixed_temp_V_49_reg_6820),
    .fixed_temp_V_48(fixed_temp_V_48_reg_6815),
    .fixed_temp_V_47(fixed_temp_V_47_reg_6810),
    .fixed_temp_V_46(fixed_temp_V_46_reg_6805),
    .fixed_temp_V_45(fixed_temp_V_45_reg_6800),
    .fixed_temp_V_44(fixed_temp_V_44_reg_6795),
    .fixed_temp_V_43(fixed_temp_V_43_reg_6790),
    .fixed_temp_V_42(fixed_temp_V_42_reg_6785),
    .fixed_temp_V_41(fixed_temp_V_41_reg_6780),
    .fixed_temp_V_40(fixed_temp_V_40_reg_6775),
    .fixed_temp_V_39(fixed_temp_V_39_reg_6770),
    .fixed_temp_V_38(fixed_temp_V_38_reg_6765),
    .fixed_temp_V_37(fixed_temp_V_37_reg_6760),
    .fixed_temp_V_36(fixed_temp_V_36_reg_6755),
    .fixed_temp_V_35(fixed_temp_V_35_reg_6750),
    .fixed_temp_V_34(fixed_temp_V_34_reg_6745),
    .fixed_temp_V_33(fixed_temp_V_33_reg_6740),
    .fixed_temp_V_32(fixed_temp_V_32_reg_6735),
    .fixed_temp_V_31(fixed_temp_V_31_reg_6730),
    .fixed_temp_V_30(fixed_temp_V_30_reg_6725),
    .fixed_temp_V_29(fixed_temp_V_29_reg_6619),
    .fixed_temp_V_28(fixed_temp_V_28_reg_6614),
    .fixed_temp_V_27(fixed_temp_V_27_reg_6609),
    .fixed_temp_V_26(fixed_temp_V_26_reg_6604),
    .fixed_temp_V_25(fixed_temp_V_25_reg_6599),
    .fixed_temp_V_24(fixed_temp_V_24_reg_6594),
    .fixed_temp_V_23(fixed_temp_V_23_reg_6589),
    .fixed_temp_V_22(fixed_temp_V_22_reg_6584),
    .fixed_temp_V_21(fixed_temp_V_21_reg_6579),
    .fixed_temp_V_20(fixed_temp_V_20_reg_6574),
    .fixed_temp_V_19(fixed_temp_V_19_reg_6569),
    .fixed_temp_V_18(fixed_temp_V_18_reg_6564),
    .fixed_temp_V_17(fixed_temp_V_17_reg_6559),
    .fixed_temp_V_16(fixed_temp_V_16_reg_6554),
    .fixed_temp_V_15(fixed_temp_V_15_reg_6549),
    .fixed_temp_V_14(fixed_temp_V_14_reg_6544),
    .fixed_temp_V_13(fixed_temp_V_13_reg_6539),
    .fixed_temp_V_12(fixed_temp_V_12_reg_6433),
    .fixed_temp_V_11(fixed_temp_V_11_reg_6428),
    .fixed_temp_V_10(fixed_temp_V_10_reg_6423),
    .fixed_temp_V_9(fixed_temp_V_9_reg_6418),
    .fixed_temp_V_8(fixed_temp_V_8_reg_6413),
    .fixed_temp_V_7(fixed_temp_V_7_reg_6408),
    .fixed_temp_V_6(fixed_temp_V_6_reg_6403),
    .fixed_temp_V_5(fixed_temp_V_5_reg_6398),
    .fixed_temp_V_4(fixed_temp_V_4_reg_6393),
    .fixed_temp_V_3(fixed_temp_V_3_reg_6388),
    .fixed_temp_V_2(fixed_temp_V_2_reg_6383),
    .fixed_temp_V_1(fixed_temp_V_1_reg_6378),
    .fixed_temp_V_0(fixed_temp_V_0_reg_6373),
    .zext_ln372(words_per_image_V_reg_5237),
    .w_V(w_V_2_reg_6107),
    .fixed_buffer_V_address0(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address0),
    .fixed_buffer_V_ce0(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce0),
    .fixed_buffer_V_q0(fixed_buffer_V_q0),
    .fixed_buffer_V_address1(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address1),
    .fixed_buffer_V_ce1(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce1),
    .fixed_buffer_V_q1(fixed_buffer_V_q1),
    .fixed_buffer_V_address2(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address2),
    .fixed_buffer_V_ce2(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce2),
    .fixed_buffer_V_q2(fixed_buffer_V_q2),
    .fixed_buffer_V_address3(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address3),
    .fixed_buffer_V_ce3(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce3),
    .fixed_buffer_V_q3(fixed_buffer_V_q3),
    .fixed_buffer_V_address4(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address4),
    .fixed_buffer_V_ce4(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce4),
    .fixed_buffer_V_q4(fixed_buffer_V_q4),
    .fixed_buffer_V_address5(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address5),
    .fixed_buffer_V_ce5(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce5),
    .fixed_buffer_V_q5(fixed_buffer_V_q5),
    .fixed_buffer_V_address6(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address6),
    .fixed_buffer_V_ce6(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce6),
    .fixed_buffer_V_q6(fixed_buffer_V_q6),
    .fixed_buffer_V_address7(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address7),
    .fixed_buffer_V_ce7(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce7),
    .fixed_buffer_V_q7(fixed_buffer_V_q7),
    .fixed_buffer_V_address8(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address8),
    .fixed_buffer_V_ce8(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce8),
    .fixed_buffer_V_q8(fixed_buffer_V_q8),
    .fixed_buffer_V_address9(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address9),
    .fixed_buffer_V_ce9(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce9),
    .fixed_buffer_V_q9(fixed_buffer_V_q9),
    .fixed_buffer_V_address10(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address10),
    .fixed_buffer_V_ce10(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce10),
    .fixed_buffer_V_q10(fixed_buffer_V_q10),
    .fixed_buffer_V_address11(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address11),
    .fixed_buffer_V_ce11(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce11),
    .fixed_buffer_V_q11(fixed_buffer_V_q11),
    .fixed_buffer_V_address12(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address12),
    .fixed_buffer_V_ce12(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce12),
    .fixed_buffer_V_q12(fixed_buffer_V_q12),
    .fixed_buffer_V_address13(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address13),
    .fixed_buffer_V_ce13(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce13),
    .fixed_buffer_V_q13(fixed_buffer_V_q13),
    .fixed_buffer_V_address14(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address14),
    .fixed_buffer_V_ce14(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce14),
    .fixed_buffer_V_q14(fixed_buffer_V_q14),
    .fixed_buffer_V_address15(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address15),
    .fixed_buffer_V_ce15(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce15),
    .fixed_buffer_V_q15(fixed_buffer_V_q15),
    .fixed_temp_V_63_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_63_0_out),
    .fixed_temp_V_63_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_63_0_out_ap_vld),
    .fixed_temp_V_62_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_62_0_out),
    .fixed_temp_V_62_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_62_0_out_ap_vld),
    .fixed_temp_V_61_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_61_0_out),
    .fixed_temp_V_61_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_61_0_out_ap_vld),
    .fixed_temp_V_60_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_60_0_out),
    .fixed_temp_V_60_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_60_0_out_ap_vld),
    .fixed_temp_V_59_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_59_0_out),
    .fixed_temp_V_59_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_59_0_out_ap_vld),
    .fixed_temp_V_58_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_58_0_out),
    .fixed_temp_V_58_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_58_0_out_ap_vld),
    .fixed_temp_V_57_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_57_0_out),
    .fixed_temp_V_57_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_57_0_out_ap_vld),
    .fixed_temp_V_56_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_56_0_out),
    .fixed_temp_V_56_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_56_0_out_ap_vld),
    .fixed_temp_V_55_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_55_0_out),
    .fixed_temp_V_55_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_55_0_out_ap_vld),
    .fixed_temp_V_54_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_54_0_out),
    .fixed_temp_V_54_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_54_0_out_ap_vld),
    .fixed_temp_V_53_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_53_0_out),
    .fixed_temp_V_53_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_53_0_out_ap_vld),
    .fixed_temp_V_52_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_52_0_out),
    .fixed_temp_V_52_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_52_0_out_ap_vld),
    .fixed_temp_V_51_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_51_0_out),
    .fixed_temp_V_51_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_51_0_out_ap_vld),
    .fixed_temp_V_50_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_50_0_out),
    .fixed_temp_V_50_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_50_0_out_ap_vld),
    .fixed_temp_V_49_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_49_0_out),
    .fixed_temp_V_49_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_49_0_out_ap_vld),
    .fixed_temp_V_48_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_48_0_out),
    .fixed_temp_V_48_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_48_0_out_ap_vld),
    .fixed_temp_V_47_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_47_0_out),
    .fixed_temp_V_47_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_47_0_out_ap_vld),
    .fixed_temp_V_46_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_46_0_out),
    .fixed_temp_V_46_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_46_0_out_ap_vld),
    .fixed_temp_V_45_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_45_0_out),
    .fixed_temp_V_45_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_45_0_out_ap_vld),
    .fixed_temp_V_44_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_44_0_out),
    .fixed_temp_V_44_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_44_0_out_ap_vld),
    .fixed_temp_V_43_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_43_0_out),
    .fixed_temp_V_43_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_43_0_out_ap_vld),
    .fixed_temp_V_42_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_42_0_out),
    .fixed_temp_V_42_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_42_0_out_ap_vld),
    .fixed_temp_V_41_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_41_0_out),
    .fixed_temp_V_41_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_41_0_out_ap_vld),
    .fixed_temp_V_40_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_40_0_out),
    .fixed_temp_V_40_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_40_0_out_ap_vld),
    .fixed_temp_V_39_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_39_0_out),
    .fixed_temp_V_39_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_39_0_out_ap_vld),
    .fixed_temp_V_38_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_38_0_out),
    .fixed_temp_V_38_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_38_0_out_ap_vld),
    .fixed_temp_V_37_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_37_0_out),
    .fixed_temp_V_37_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_37_0_out_ap_vld),
    .fixed_temp_V_36_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_36_0_out),
    .fixed_temp_V_36_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_36_0_out_ap_vld),
    .fixed_temp_V_35_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_35_0_out),
    .fixed_temp_V_35_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_35_0_out_ap_vld),
    .fixed_temp_V_34_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_34_0_out),
    .fixed_temp_V_34_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_34_0_out_ap_vld),
    .fixed_temp_V_33_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_33_0_out),
    .fixed_temp_V_33_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_33_0_out_ap_vld),
    .fixed_temp_V_32_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_32_0_out),
    .fixed_temp_V_32_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_32_0_out_ap_vld),
    .fixed_temp_V_31_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_31_0_out),
    .fixed_temp_V_31_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_31_0_out_ap_vld),
    .fixed_temp_V_30_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_30_0_out),
    .fixed_temp_V_30_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_30_0_out_ap_vld),
    .fixed_temp_V_29_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_29_0_out),
    .fixed_temp_V_29_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_29_0_out_ap_vld),
    .fixed_temp_V_28_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_28_0_out),
    .fixed_temp_V_28_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_28_0_out_ap_vld),
    .fixed_temp_V_27_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_27_0_out),
    .fixed_temp_V_27_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_27_0_out_ap_vld),
    .fixed_temp_V_26_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_26_0_out),
    .fixed_temp_V_26_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_26_0_out_ap_vld),
    .fixed_temp_V_25_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_25_0_out),
    .fixed_temp_V_25_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_25_0_out_ap_vld),
    .fixed_temp_V_24_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_24_0_out),
    .fixed_temp_V_24_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_24_0_out_ap_vld),
    .fixed_temp_V_23_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_23_0_out),
    .fixed_temp_V_23_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_23_0_out_ap_vld),
    .fixed_temp_V_22_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_22_0_out),
    .fixed_temp_V_22_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_22_0_out_ap_vld),
    .fixed_temp_V_21_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_21_0_out),
    .fixed_temp_V_21_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_21_0_out_ap_vld),
    .fixed_temp_V_20_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_20_0_out),
    .fixed_temp_V_20_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_20_0_out_ap_vld),
    .fixed_temp_V_19_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_19_0_out),
    .fixed_temp_V_19_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_19_0_out_ap_vld),
    .fixed_temp_V_18_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_18_0_out),
    .fixed_temp_V_18_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_18_0_out_ap_vld),
    .fixed_temp_V_17_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_17_0_out),
    .fixed_temp_V_17_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_17_0_out_ap_vld),
    .fixed_temp_V_16_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_16_0_out),
    .fixed_temp_V_16_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_16_0_out_ap_vld),
    .fixed_temp_V_15_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_15_0_out),
    .fixed_temp_V_15_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_15_0_out_ap_vld),
    .fixed_temp_V_14_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_14_0_out),
    .fixed_temp_V_14_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_14_0_out_ap_vld),
    .fixed_temp_V_13_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_13_0_out),
    .fixed_temp_V_13_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_13_0_out_ap_vld),
    .fixed_temp_V_12_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_12_0_out),
    .fixed_temp_V_12_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_12_0_out_ap_vld),
    .fixed_temp_V_11_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_11_0_out),
    .fixed_temp_V_11_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_11_0_out_ap_vld),
    .fixed_temp_V_10_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_10_0_out),
    .fixed_temp_V_10_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_10_0_out_ap_vld),
    .fixed_temp_V_9_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_9_0_out),
    .fixed_temp_V_9_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_9_0_out_ap_vld),
    .fixed_temp_V_8_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_8_0_out),
    .fixed_temp_V_8_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_8_0_out_ap_vld),
    .fixed_temp_V_7_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_7_0_out),
    .fixed_temp_V_7_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_7_0_out_ap_vld),
    .fixed_temp_V_6_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_6_0_out),
    .fixed_temp_V_6_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_6_0_out_ap_vld),
    .fixed_temp_V_5_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_5_0_out),
    .fixed_temp_V_5_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_5_0_out_ap_vld),
    .fixed_temp_V_4_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_4_0_out),
    .fixed_temp_V_4_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_4_0_out_ap_vld),
    .fixed_temp_V_3_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_3_0_out),
    .fixed_temp_V_3_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_3_0_out_ap_vld),
    .fixed_temp_V_2_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_2_0_out),
    .fixed_temp_V_2_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_2_0_out_ap_vld),
    .fixed_temp_V_1_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_1_0_out),
    .fixed_temp_V_1_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_1_0_out_ap_vld),
    .fixed_temp_V_0_0_out(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_0_0_out),
    .fixed_temp_V_0_0_out_ap_vld(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_0_0_out_ap_vld)
);

top_bin_conv_Pipeline_LOOP_BATCH_NORM grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start),
    .ap_done(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done),
    .ap_idle(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_idle),
    .ap_ready(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_ready),
    .words_per_image_V(words_per_image_V_reg_5237),
    .ret_V_37(ret_V_30_reg_5221),
    .o_bank_idx_V_1(tmp_342_reg_6262),
    .trunc_ln14(trunc_ln3_reg_6267),
    .d_o_idx(d_o_idx),
    .fixed_buffer_V_address0(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address0),
    .fixed_buffer_V_ce0(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce0),
    .fixed_buffer_V_q0(fixed_buffer_V_q0),
    .fixed_buffer_V_address1(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address1),
    .fixed_buffer_V_ce1(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce1),
    .fixed_buffer_V_q1(fixed_buffer_V_q1),
    .fixed_buffer_V_address2(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address2),
    .fixed_buffer_V_ce2(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce2),
    .fixed_buffer_V_q2(fixed_buffer_V_q2),
    .fixed_buffer_V_address3(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address3),
    .fixed_buffer_V_ce3(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce3),
    .fixed_buffer_V_q3(fixed_buffer_V_q3),
    .fixed_buffer_V_address4(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address4),
    .fixed_buffer_V_ce4(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce4),
    .fixed_buffer_V_q4(fixed_buffer_V_q4),
    .fixed_buffer_V_address5(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address5),
    .fixed_buffer_V_ce5(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce5),
    .fixed_buffer_V_q5(fixed_buffer_V_q5),
    .fixed_buffer_V_address6(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address6),
    .fixed_buffer_V_ce6(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce6),
    .fixed_buffer_V_q6(fixed_buffer_V_q6),
    .fixed_buffer_V_address7(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address7),
    .fixed_buffer_V_ce7(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce7),
    .fixed_buffer_V_q7(fixed_buffer_V_q7),
    .fixed_buffer_V_address8(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address8),
    .fixed_buffer_V_ce8(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce8),
    .fixed_buffer_V_q8(fixed_buffer_V_q8),
    .fixed_buffer_V_address9(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address9),
    .fixed_buffer_V_ce9(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce9),
    .fixed_buffer_V_q9(fixed_buffer_V_q9),
    .fixed_buffer_V_address10(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address10),
    .fixed_buffer_V_ce10(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce10),
    .fixed_buffer_V_q10(fixed_buffer_V_q10),
    .fixed_buffer_V_address11(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address11),
    .fixed_buffer_V_ce11(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce11),
    .fixed_buffer_V_q11(fixed_buffer_V_q11),
    .fixed_buffer_V_address12(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address12),
    .fixed_buffer_V_ce12(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce12),
    .fixed_buffer_V_q12(fixed_buffer_V_q12),
    .fixed_buffer_V_address13(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address13),
    .fixed_buffer_V_ce13(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce13),
    .fixed_buffer_V_q13(fixed_buffer_V_q13),
    .fixed_buffer_V_address14(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address14),
    .fixed_buffer_V_ce14(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce14),
    .fixed_buffer_V_q14(fixed_buffer_V_q14),
    .fixed_buffer_V_address15(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address15),
    .fixed_buffer_V_ce15(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce15),
    .fixed_buffer_V_q15(fixed_buffer_V_q15),
    .nc(nc),
    .mul_ln186(mul_ln186_reg_6900),
    .norm_mode(norm_mode),
    .conv570_cast(conv570_reg_6905),
    .pool_width_V(pool_width_V_reg_6895),
    .trunc_ln930_3(trunc_ln930_reg_6910),
    .trunc_ln930_4(trunc_ln930_1_reg_6915),
    .trunc_ln930_5(trunc_ln930_2_reg_6920),
    .trunc_ln930_6(trunc_ln930_3_reg_6925),
    .trunc_ln930_7(trunc_ln930_4_reg_6930),
    .trunc_ln930_8(trunc_ln930_5_reg_6935),
    .trunc_ln930_9(trunc_ln930_6_reg_6940),
    .trunc_ln930_s(trunc_ln930_7_reg_6945),
    .trunc_ln930_10(trunc_ln930_8_reg_6950),
    .trunc_ln930_11(trunc_ln930_9_reg_6955),
    .trunc_ln930_12(trunc_ln930_10_reg_6960),
    .trunc_ln930_13(trunc_ln930_11_reg_6965),
    .lnot_i_i(lnot_i_i_reg_6257),
    .dmem_V_address0(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_address0),
    .dmem_V_ce0(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_ce0),
    .dmem_V_we0(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_we0),
    .dmem_V_d0(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_d0)
);

top_mul_mul_10ns_5ns_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
mul_mul_10ns_5ns_12_4_1_U288(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4778_p0),
    .din1(grp_fu_4778_p1),
    .ce(1'b1),
    .dout(grp_fu_4778_p2)
);

top_mul_mul_14s_5ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 14 ))
mul_mul_14s_5ns_14_4_1_U289(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4783_p0),
    .din1(grp_fu_4783_p1),
    .ce(1'b1),
    .dout(grp_fu_4783_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state87)) begin
            grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start_reg <= 1'b1;
        end else if ((grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_ready == 1'b1)) begin
            grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state155)) begin
            grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start_reg <= 1'b1;
        end else if ((grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_ready == 1'b1)) begin
            grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1023_fu_3472_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (1'b0 == ap_block_state77_on_subcall_done))) begin
            grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start_reg <= 1'b1;
        end else if ((grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_ready == 1'b1)) begin
            grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state76)) begin
            grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start_reg <= 1'b1;
        end else if ((grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_ready == 1'b1)) begin
            grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln266_fu_3365_p2 == 1'd0) & (icmp_ln1019_13_fu_3376_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state73))) begin
            grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start_reg <= 1'b1;
        end else if ((grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_ready == 1'b1)) begin
            grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1027_7_fu_3492_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
            grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start_reg <= 1'b1;
        end else if ((grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_ready == 1'b1)) begin
            grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1027_7_fu_3492_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
            grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start_reg <= 1'b1;
        end else if ((grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_ready == 1'b1)) begin
            grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_process_word_fu_1954_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1027_7_fu_3492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
            grp_process_word_fu_1954_ap_start_reg <= 1'b1;
        end else if ((grp_process_word_fu_1954_ap_ready == 1'b1)) begin
            grp_process_word_fu_1954_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state81) & (1'b0 == ap_block_state81_on_subcall_done))) begin
        count_V_reg_1834 <= count_V_1_reg_5838;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        count_V_reg_1834 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_V_fu_640 <= 6'd0;
    end else if (((icmp_ln1027_fu_3293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_V_fu_640 <= add_ln840_fu_3299_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state78) & (1'b0 == ap_block_state78_on_subcall_done))) begin
        m_V_reg_1880 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state80) & (grp_process_word_fu_1954_ap_done == 1'b1))) begin
        m_V_reg_1880 <= add_ln840_39_reg_5997;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_3293_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        p_V_fu_644 <= 10'd0;
    end else if (((icmp_ln266_fu_3365_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state73))) begin
        p_V_fu_644 <= p_V_3_fu_3412_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        if ((icmp_ln1019_14_fu_3435_p2 == 1'd1)) begin
            storemerge_reg_1869 <= 3'd0;
        end else if ((icmp_ln1019_14_fu_3435_p2 == 1'd0)) begin
            storemerge_reg_1869 <= add_ln840_38_fu_3440_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_5_fu_3351_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state69))) begin
        w_V_fu_728 <= 5'd0;
    end else if (((icmp_ln1027_6_fu_3552_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82))) begin
        w_V_fu_728 <= add_ln840_35_fu_3557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state81) & (1'b0 == ap_block_state81_on_subcall_done))) begin
        wrd_V_reg_1857 <= wrd_V_2_reg_6097;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        wrd_V_reg_1857 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state81) & (1'b0 == ap_block_state81_on_subcall_done))) begin
        wrd_phase_V_reg_1845 <= wrd_phase_V_2_reg_6102;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        wrd_phase_V_reg_1845 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((new_batch_read_read_fu_744_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        wt_addr_V <= 16'd0;
    end else if (((icmp_ln1019_14_fu_3435_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        wt_addr_V <= add_ln840_37_fu_3445_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((new_batch_read_read_fu_744_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        wt_offset_V <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        wt_offset_V <= storemerge_reg_1869;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1023_fu_3472_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
        add_i1340_reg_5984 <= add_i1340_fu_3481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_3293_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        add_ln252_reg_5807 <= add_ln252_fu_3333_p2;
        shr27_cast_reg_5802[5 : 0] <= shr27_cast_fu_3326_p1[5 : 0];
        tmp_120_reg_5792[1] <= tmp_120_fu_3313_p3[1];
        words_per_image_V_cast_reg_5787[4 : 0] <= words_per_image_V_cast_fu_3310_p1[4 : 0];
        zext_ln1789_reg_5797[4 : 0] <= zext_ln1789_fu_3320_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        add_ln840_39_reg_5997 <= add_ln840_39_fu_3498_p2;
        trunc_ln1027_reg_5989 <= trunc_ln1027_fu_3487_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        conv570_reg_6905 <= conv570_fu_4532_p2;
        mul_ln186_reg_6900 <= grp_fu_4783_p2;
        pool_width_V_reg_6895 <= pool_width_V_fu_4527_p1;
        trunc_ln930_10_reg_6960 <= trunc_ln930_10_fu_4753_p1;
        trunc_ln930_11_reg_6965 <= trunc_ln930_11_fu_4773_p1;
        trunc_ln930_1_reg_6915 <= trunc_ln930_1_fu_4573_p1;
        trunc_ln930_2_reg_6920 <= trunc_ln930_2_fu_4593_p1;
        trunc_ln930_3_reg_6925 <= trunc_ln930_3_fu_4613_p1;
        trunc_ln930_4_reg_6930 <= trunc_ln930_4_fu_4633_p1;
        trunc_ln930_5_reg_6935 <= trunc_ln930_5_fu_4653_p1;
        trunc_ln930_6_reg_6940 <= trunc_ln930_6_fu_4673_p1;
        trunc_ln930_7_reg_6945 <= trunc_ln930_7_fu_4693_p1;
        trunc_ln930_8_reg_6950 <= trunc_ln930_8_fu_4713_p1;
        trunc_ln930_9_reg_6955 <= trunc_ln930_9_fu_4733_p1;
        trunc_ln930_reg_6910 <= trunc_ln930_fu_4553_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_0_2_out_ap_vld == 1'b1))) begin
        conv_params_V_0_0_0_019_fu_656 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_0_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_7_fu_3492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        conv_params_V_0_0_0_019_load_1_reg_6002 <= conv_params_V_0_0_0_019_fu_656;
        conv_params_V_0_0_1_020_load_1_reg_6007 <= conv_params_V_0_0_1_020_fu_660;
        conv_params_V_0_1_0_021_load_1_reg_6012 <= conv_params_V_0_1_0_021_fu_664;
        conv_params_V_0_1_1_022_load_1_reg_6017 <= conv_params_V_0_1_1_022_fu_668;
        conv_params_V_0_2_0_023_load_1_reg_6022 <= conv_params_V_0_2_0_023_fu_672;
        conv_params_V_0_2_1_024_load_1_reg_6027 <= conv_params_V_0_2_1_024_fu_676;
        conv_params_V_1_0_0_025_load_1_reg_6032 <= conv_params_V_1_0_0_025_fu_680;
        conv_params_V_1_0_1_026_load_1_reg_6037 <= conv_params_V_1_0_1_026_fu_684;
        conv_params_V_1_1_0_027_load_1_reg_6042 <= conv_params_V_1_1_0_027_fu_688;
        conv_params_V_1_1_1_028_load_1_reg_6047 <= conv_params_V_1_1_1_028_fu_692;
        conv_params_V_1_2_0_029_load_1_reg_6052 <= conv_params_V_1_2_0_029_fu_696;
        conv_params_V_1_2_1_030_load_1_reg_6057 <= conv_params_V_1_2_1_030_fu_700;
        conv_params_V_2_0_0_031_load_1_reg_6062 <= conv_params_V_2_0_0_031_fu_704;
        conv_params_V_2_0_1_032_load_1_reg_6067 <= conv_params_V_2_0_1_032_fu_708;
        conv_params_V_2_1_0_033_load_1_reg_6072 <= conv_params_V_2_1_0_033_fu_712;
        conv_params_V_2_1_1_034_load_1_reg_6077 <= conv_params_V_2_1_1_034_fu_716;
        conv_params_V_2_2_0_035_load_1_reg_6082 <= conv_params_V_2_2_0_035_fu_720;
        conv_params_V_2_2_1_036_load_1_reg_6087 <= conv_params_V_2_2_1_036_fu_724;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        conv_params_V_0_0_0_019_load_reg_5888 <= conv_params_V_0_0_0_019_fu_656;
        conv_params_V_0_0_1_020_load_reg_5893 <= conv_params_V_0_0_1_020_fu_660;
        conv_params_V_0_1_0_021_load_reg_5898 <= conv_params_V_0_1_0_021_fu_664;
        conv_params_V_0_1_1_022_load_reg_5903 <= conv_params_V_0_1_1_022_fu_668;
        conv_params_V_0_2_0_023_load_reg_5908 <= conv_params_V_0_2_0_023_fu_672;
        conv_params_V_0_2_1_024_load_reg_5913 <= conv_params_V_0_2_1_024_fu_676;
        conv_params_V_1_0_0_025_load_reg_5918 <= conv_params_V_1_0_0_025_fu_680;
        conv_params_V_1_0_1_026_load_reg_5923 <= conv_params_V_1_0_1_026_fu_684;
        conv_params_V_1_1_0_027_load_reg_5928 <= conv_params_V_1_1_0_027_fu_688;
        conv_params_V_1_1_1_028_load_reg_5933 <= conv_params_V_1_1_1_028_fu_692;
        conv_params_V_1_2_0_029_load_reg_5938 <= conv_params_V_1_2_0_029_fu_696;
        conv_params_V_1_2_1_030_load_reg_5943 <= conv_params_V_1_2_1_030_fu_700;
        conv_params_V_2_0_0_031_load_reg_5948 <= conv_params_V_2_0_0_031_fu_704;
        conv_params_V_2_0_1_032_load_reg_5953 <= conv_params_V_2_0_1_032_fu_708;
        conv_params_V_2_1_0_033_load_reg_5958 <= conv_params_V_2_1_0_033_fu_712;
        conv_params_V_2_1_1_034_load_reg_5963 <= conv_params_V_2_1_1_034_fu_716;
        conv_params_V_2_2_0_035_load_reg_5968 <= conv_params_V_2_2_0_035_fu_720;
        conv_params_V_2_2_1_036_load_reg_5973 <= conv_params_V_2_2_1_036_fu_724;
        empty_88_reg_5870 <= empty_88_fu_3424_p1;
        empty_89_reg_5875 <= empty_89_fu_3431_p1;
        wt_word_buffer_V_0_0110_fu_648 <= grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_0_2_out;
        wt_word_buffer_V_1_0111_fu_652 <= grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_1_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_1_2_out_ap_vld == 1'b1))) begin
        conv_params_V_0_0_1_020_fu_660 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_1_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_0_2_out_ap_vld == 1'b1))) begin
        conv_params_V_0_1_0_021_fu_664 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_0_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_1_2_out_ap_vld == 1'b1))) begin
        conv_params_V_0_1_1_022_fu_668 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_1_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_0_2_out_ap_vld == 1'b1))) begin
        conv_params_V_0_2_0_023_fu_672 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_0_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_1_2_out_ap_vld == 1'b1))) begin
        conv_params_V_0_2_1_024_fu_676 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_1_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_0_2_out_ap_vld == 1'b1))) begin
        conv_params_V_1_0_0_025_fu_680 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_0_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_1_2_out_ap_vld == 1'b1))) begin
        conv_params_V_1_0_1_026_fu_684 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_1_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_0_2_out_ap_vld == 1'b1))) begin
        conv_params_V_1_1_0_027_fu_688 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_0_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_1_2_out_ap_vld == 1'b1))) begin
        conv_params_V_1_1_1_028_fu_692 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_1_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_0_2_out_ap_vld == 1'b1))) begin
        conv_params_V_1_2_0_029_fu_696 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_0_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_1_2_out_ap_vld == 1'b1))) begin
        conv_params_V_1_2_1_030_fu_700 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_1_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_0_2_out_ap_vld == 1'b1))) begin
        conv_params_V_2_0_0_031_fu_704 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_0_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_1_2_out_ap_vld == 1'b1))) begin
        conv_params_V_2_0_1_032_fu_708 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_1_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_0_2_out_ap_vld == 1'b1))) begin
        conv_params_V_2_1_0_033_fu_712 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_0_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_1_2_out_ap_vld == 1'b1))) begin
        conv_params_V_2_1_1_034_fu_716 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_1_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_0_2_out_ap_vld == 1'b1))) begin
        conv_params_V_2_2_0_035_fu_720 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_0_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_13_reg_5843 == 1'd1) & (1'b1 == ap_CS_fsm_state77) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_1_2_out_ap_vld == 1'b1))) begin
        conv_params_V_2_2_1_036_fu_724 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_1_2_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        count_V_1_reg_5838 <= count_V_1_fu_3370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln266_fu_3365_p2 == 1'd0) & (icmp_ln1019_13_fu_3376_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state73))) begin
        empty_87_reg_5857 <= empty_87_fu_3394_p1;
        mul_i_i_reg_5865 <= mul_i_i_fu_3403_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_addr_100_reg_6473[10 : 6] <= zext_ln375_36_fu_3981_p1[10 : 6];
        fixed_buffer_V_addr_101_reg_6479[10 : 6] <= zext_ln375_37_fu_3991_p1[10 : 6];
        fixed_buffer_V_addr_102_reg_6485[10 : 6] <= zext_ln375_38_fu_4001_p1[10 : 6];
        fixed_buffer_V_addr_103_reg_6491[10 : 6] <= zext_ln375_39_fu_4011_p1[10 : 6];
        fixed_buffer_V_addr_104_reg_6497[10 : 6] <= zext_ln375_40_fu_4021_p1[10 : 6];
        fixed_buffer_V_addr_105_reg_6503[10 : 6] <= zext_ln375_41_fu_4031_p1[10 : 6];
        fixed_buffer_V_addr_106_reg_6509[10 : 6] <= zext_ln375_42_fu_4041_p1[10 : 6];
        fixed_buffer_V_addr_107_reg_6515[10 : 6] <= zext_ln375_43_fu_4051_p1[10 : 6];
        fixed_buffer_V_addr_108_reg_6521[10 : 6] <= zext_ln375_44_fu_4061_p1[10 : 6];
        fixed_buffer_V_addr_109_reg_6527[10 : 6] <= zext_ln375_45_fu_4071_p1[10 : 6];
        fixed_buffer_V_addr_110_reg_6533[10 : 6] <= zext_ln375_46_fu_4081_p1[10 : 6];
        fixed_buffer_V_addr_94_reg_6438[10 : 6] <= zext_ln375_30_fu_3921_p1[10 : 6];
        fixed_buffer_V_addr_95_reg_6443[10 : 6] <= zext_ln375_31_fu_3931_p1[10 : 6];
        fixed_buffer_V_addr_96_reg_6449[10 : 6] <= zext_ln375_32_fu_3941_p1[10 : 6];
        fixed_buffer_V_addr_97_reg_6455[10 : 6] <= zext_ln375_33_fu_3951_p1[10 : 6];
        fixed_buffer_V_addr_98_reg_6461[10 : 6] <= zext_ln375_34_fu_3961_p1[10 : 6];
        fixed_buffer_V_addr_99_reg_6467[10 : 6] <= zext_ln375_35_fu_3971_p1[10 : 6];
        fixed_temp_V_13_reg_6539 <= fixed_buffer_V_q16;
        fixed_temp_V_14_reg_6544 <= fixed_buffer_V_q15;
        fixed_temp_V_15_reg_6549 <= fixed_buffer_V_q14;
        fixed_temp_V_16_reg_6554 <= fixed_buffer_V_q13;
        fixed_temp_V_17_reg_6559 <= fixed_buffer_V_q12;
        fixed_temp_V_18_reg_6564 <= fixed_buffer_V_q11;
        fixed_temp_V_19_reg_6569 <= fixed_buffer_V_q10;
        fixed_temp_V_20_reg_6574 <= fixed_buffer_V_q9;
        fixed_temp_V_21_reg_6579 <= fixed_buffer_V_q8;
        fixed_temp_V_22_reg_6584 <= fixed_buffer_V_q7;
        fixed_temp_V_23_reg_6589 <= fixed_buffer_V_q6;
        fixed_temp_V_24_reg_6594 <= fixed_buffer_V_q5;
        fixed_temp_V_25_reg_6599 <= fixed_buffer_V_q4;
        fixed_temp_V_26_reg_6604 <= fixed_buffer_V_q3;
        fixed_temp_V_27_reg_6609 <= fixed_buffer_V_q2;
        fixed_temp_V_28_reg_6614 <= fixed_buffer_V_q1;
        fixed_temp_V_29_reg_6619 <= fixed_buffer_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        fixed_buffer_V_addr_10_reg_5387[10 : 6] <= zext_ln243_10_fu_2705_p1[10 : 6];
        fixed_buffer_V_addr_11_reg_5392[10 : 6] <= zext_ln243_11_fu_2716_p1[10 : 6];
        fixed_buffer_V_addr_12_reg_5397[10 : 6] <= zext_ln243_12_fu_2727_p1[10 : 6];
        fixed_buffer_V_addr_13_reg_5402[10 : 6] <= zext_ln243_13_fu_2738_p1[10 : 6];
        fixed_buffer_V_addr_14_reg_5407[10 : 6] <= zext_ln243_14_fu_2749_p1[10 : 6];
        fixed_buffer_V_addr_15_reg_5412[10 : 6] <= zext_ln243_15_fu_2760_p1[10 : 6];
        fixed_buffer_V_addr_16_reg_5417[10 : 6] <= zext_ln243_16_fu_2771_p1[10 : 6];
        fixed_buffer_V_addr_17_reg_5422[10 : 6] <= zext_ln243_17_fu_2782_p1[10 : 6];
        fixed_buffer_V_addr_18_reg_5427[10 : 6] <= zext_ln243_18_fu_2793_p1[10 : 6];
        fixed_buffer_V_addr_19_reg_5432[10 : 6] <= zext_ln243_19_fu_2804_p1[10 : 6];
        fixed_buffer_V_addr_1_reg_5342[10 : 6] <= zext_ln243_1_fu_2606_p1[10 : 6];
        fixed_buffer_V_addr_20_reg_5437[10 : 6] <= zext_ln243_20_fu_2815_p1[10 : 6];
        fixed_buffer_V_addr_21_reg_5442[10 : 6] <= zext_ln243_21_fu_2826_p1[10 : 6];
        fixed_buffer_V_addr_22_reg_5447[10 : 6] <= zext_ln243_22_fu_2837_p1[10 : 6];
        fixed_buffer_V_addr_23_reg_5452[10 : 6] <= zext_ln243_23_fu_2848_p1[10 : 6];
        fixed_buffer_V_addr_24_reg_5457[10 : 6] <= zext_ln243_24_fu_2859_p1[10 : 6];
        fixed_buffer_V_addr_25_reg_5462[10 : 6] <= zext_ln243_25_fu_2870_p1[10 : 6];
        fixed_buffer_V_addr_26_reg_5467[10 : 6] <= zext_ln243_26_fu_2881_p1[10 : 6];
        fixed_buffer_V_addr_27_reg_5472[10 : 6] <= zext_ln243_27_fu_2892_p1[10 : 6];
        fixed_buffer_V_addr_28_reg_5477[10 : 6] <= zext_ln243_28_fu_2903_p1[10 : 6];
        fixed_buffer_V_addr_29_reg_5482[10 : 6] <= zext_ln243_29_fu_2914_p1[10 : 6];
        fixed_buffer_V_addr_2_reg_5347[10 : 6] <= zext_ln243_2_fu_2617_p1[10 : 6];
        fixed_buffer_V_addr_30_reg_5487[10 : 6] <= zext_ln243_30_fu_2925_p1[10 : 6];
        fixed_buffer_V_addr_31_reg_5492[10 : 6] <= zext_ln243_31_fu_2936_p1[10 : 6];
        fixed_buffer_V_addr_32_reg_5497[10 : 6] <= zext_ln243_32_fu_2947_p1[10 : 6];
        fixed_buffer_V_addr_33_reg_5502[10 : 6] <= zext_ln243_33_fu_2958_p1[10 : 6];
        fixed_buffer_V_addr_34_reg_5507[10 : 6] <= zext_ln243_34_fu_2969_p1[10 : 6];
        fixed_buffer_V_addr_35_reg_5512[10 : 6] <= zext_ln243_35_fu_2980_p1[10 : 6];
        fixed_buffer_V_addr_36_reg_5517[10 : 6] <= zext_ln243_36_fu_2991_p1[10 : 6];
        fixed_buffer_V_addr_37_reg_5522[10 : 6] <= zext_ln243_37_fu_3002_p1[10 : 6];
        fixed_buffer_V_addr_38_reg_5527[10 : 6] <= zext_ln243_38_fu_3013_p1[10 : 6];
        fixed_buffer_V_addr_39_reg_5532[10 : 6] <= zext_ln243_39_fu_3024_p1[10 : 6];
        fixed_buffer_V_addr_3_reg_5352[10 : 6] <= zext_ln243_3_fu_2628_p1[10 : 6];
        fixed_buffer_V_addr_40_reg_5537[10 : 6] <= zext_ln243_40_fu_3035_p1[10 : 6];
        fixed_buffer_V_addr_41_reg_5542[10 : 6] <= zext_ln243_41_fu_3046_p1[10 : 6];
        fixed_buffer_V_addr_42_reg_5547[10 : 6] <= zext_ln243_42_fu_3057_p1[10 : 6];
        fixed_buffer_V_addr_43_reg_5552[10 : 6] <= zext_ln243_43_fu_3068_p1[10 : 6];
        fixed_buffer_V_addr_44_reg_5557[10 : 6] <= zext_ln243_44_fu_3079_p1[10 : 6];
        fixed_buffer_V_addr_45_reg_5562[10 : 6] <= zext_ln243_45_fu_3090_p1[10 : 6];
        fixed_buffer_V_addr_46_reg_5567[10 : 6] <= zext_ln243_46_fu_3101_p1[10 : 6];
        fixed_buffer_V_addr_47_reg_5572[10 : 6] <= zext_ln243_47_fu_3112_p1[10 : 6];
        fixed_buffer_V_addr_48_reg_5577[10 : 6] <= zext_ln243_48_fu_3123_p1[10 : 6];
        fixed_buffer_V_addr_49_reg_5582[10 : 6] <= zext_ln243_49_fu_3134_p1[10 : 6];
        fixed_buffer_V_addr_4_reg_5357[10 : 6] <= zext_ln243_4_fu_2639_p1[10 : 6];
        fixed_buffer_V_addr_50_reg_5587[10 : 6] <= zext_ln243_50_fu_3145_p1[10 : 6];
        fixed_buffer_V_addr_51_reg_5592[10 : 6] <= zext_ln243_51_fu_3156_p1[10 : 6];
        fixed_buffer_V_addr_52_reg_5597[10 : 6] <= zext_ln243_52_fu_3167_p1[10 : 6];
        fixed_buffer_V_addr_53_reg_5602[10 : 6] <= zext_ln243_53_fu_3178_p1[10 : 6];
        fixed_buffer_V_addr_54_reg_5607[10 : 6] <= zext_ln243_54_fu_3189_p1[10 : 6];
        fixed_buffer_V_addr_55_reg_5612[10 : 6] <= zext_ln243_55_fu_3200_p1[10 : 6];
        fixed_buffer_V_addr_56_reg_5617[10 : 6] <= zext_ln243_56_fu_3211_p1[10 : 6];
        fixed_buffer_V_addr_57_reg_5622[10 : 6] <= zext_ln243_57_fu_3222_p1[10 : 6];
        fixed_buffer_V_addr_58_reg_5627[10 : 6] <= zext_ln243_58_fu_3233_p1[10 : 6];
        fixed_buffer_V_addr_59_reg_5632[10 : 6] <= zext_ln243_59_fu_3244_p1[10 : 6];
        fixed_buffer_V_addr_5_reg_5362[10 : 6] <= zext_ln243_5_fu_2650_p1[10 : 6];
        fixed_buffer_V_addr_60_reg_5637[10 : 6] <= zext_ln243_60_fu_3255_p1[10 : 6];
        fixed_buffer_V_addr_61_reg_5642[10 : 6] <= zext_ln243_61_fu_3266_p1[10 : 6];
        fixed_buffer_V_addr_62_reg_5647[10 : 6] <= zext_ln243_62_fu_3277_p1[10 : 6];
        fixed_buffer_V_addr_63_reg_5652[10 : 6] <= zext_ln243_63_fu_3288_p1[10 : 6];
        fixed_buffer_V_addr_6_reg_5367[10 : 6] <= zext_ln243_6_fu_2661_p1[10 : 6];
        fixed_buffer_V_addr_7_reg_5372[10 : 6] <= zext_ln243_7_fu_2672_p1[10 : 6];
        fixed_buffer_V_addr_8_reg_5377[10 : 6] <= zext_ln243_8_fu_2683_p1[10 : 6];
        fixed_buffer_V_addr_9_reg_5382[10 : 6] <= zext_ln243_9_fu_2694_p1[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_addr_111_reg_6624[10 : 6] <= zext_ln375_47_fu_4091_p1[10 : 6];
        fixed_buffer_V_addr_112_reg_6629[10 : 6] <= zext_ln375_48_fu_4101_p1[10 : 6];
        fixed_buffer_V_addr_113_reg_6635[10 : 6] <= zext_ln375_49_fu_4111_p1[10 : 6];
        fixed_buffer_V_addr_114_reg_6641[10 : 6] <= zext_ln375_50_fu_4121_p1[10 : 6];
        fixed_buffer_V_addr_115_reg_6647[10 : 6] <= zext_ln375_51_fu_4131_p1[10 : 6];
        fixed_buffer_V_addr_116_reg_6653[10 : 6] <= zext_ln375_52_fu_4141_p1[10 : 6];
        fixed_buffer_V_addr_117_reg_6659[10 : 6] <= zext_ln375_53_fu_4151_p1[10 : 6];
        fixed_buffer_V_addr_118_reg_6665[10 : 6] <= zext_ln375_54_fu_4161_p1[10 : 6];
        fixed_buffer_V_addr_119_reg_6671[10 : 6] <= zext_ln375_55_fu_4171_p1[10 : 6];
        fixed_buffer_V_addr_120_reg_6677[10 : 6] <= zext_ln375_56_fu_4181_p1[10 : 6];
        fixed_buffer_V_addr_121_reg_6683[10 : 6] <= zext_ln375_57_fu_4191_p1[10 : 6];
        fixed_buffer_V_addr_122_reg_6689[10 : 6] <= zext_ln375_58_fu_4201_p1[10 : 6];
        fixed_buffer_V_addr_123_reg_6695[10 : 6] <= zext_ln375_59_fu_4211_p1[10 : 6];
        fixed_buffer_V_addr_124_reg_6701[10 : 6] <= zext_ln375_60_fu_4221_p1[10 : 6];
        fixed_buffer_V_addr_125_reg_6707[10 : 6] <= zext_ln375_61_fu_4231_p1[10 : 6];
        fixed_buffer_V_addr_126_reg_6713[10 : 6] <= zext_ln375_62_fu_4241_p1[10 : 6];
        fixed_buffer_V_addr_127_reg_6719[10 : 6] <= zext_ln375_63_fu_4251_p1[10 : 6];
        fixed_temp_V_30_reg_6725 <= fixed_buffer_V_q0;
        fixed_temp_V_31_reg_6730 <= fixed_buffer_V_q1;
        fixed_temp_V_32_reg_6735 <= fixed_buffer_V_q2;
        fixed_temp_V_33_reg_6740 <= fixed_buffer_V_q3;
        fixed_temp_V_34_reg_6745 <= fixed_buffer_V_q4;
        fixed_temp_V_35_reg_6750 <= fixed_buffer_V_q5;
        fixed_temp_V_36_reg_6755 <= fixed_buffer_V_q6;
        fixed_temp_V_37_reg_6760 <= fixed_buffer_V_q7;
        fixed_temp_V_38_reg_6765 <= fixed_buffer_V_q9;
        fixed_temp_V_39_reg_6770 <= fixed_buffer_V_q10;
        fixed_temp_V_40_reg_6775 <= fixed_buffer_V_q11;
        fixed_temp_V_41_reg_6780 <= fixed_buffer_V_q12;
        fixed_temp_V_42_reg_6785 <= fixed_buffer_V_q8;
        fixed_temp_V_43_reg_6790 <= fixed_buffer_V_q13;
        fixed_temp_V_44_reg_6795 <= fixed_buffer_V_q14;
        fixed_temp_V_45_reg_6800 <= fixed_buffer_V_q15;
        fixed_temp_V_46_reg_6805 <= fixed_buffer_V_q16;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_6_fu_3552_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state82))) begin
        fixed_buffer_V_addr_64_reg_6170[10 : 6] <= zext_ln375_fu_3571_p1[10 : 6];
        fixed_buffer_V_addr_65_reg_6176[10 : 6] <= zext_ln375_1_fu_3582_p1[10 : 6];
        fixed_buffer_V_addr_66_reg_6182[10 : 6] <= zext_ln375_2_fu_3593_p1[10 : 6];
        fixed_buffer_V_addr_67_reg_6188[10 : 6] <= zext_ln375_3_fu_3604_p1[10 : 6];
        fixed_buffer_V_addr_68_reg_6194[10 : 6] <= zext_ln375_4_fu_3615_p1[10 : 6];
        fixed_buffer_V_addr_69_reg_6200[10 : 6] <= zext_ln375_5_fu_3626_p1[10 : 6];
        fixed_buffer_V_addr_70_reg_6206[10 : 6] <= zext_ln375_6_fu_3637_p1[10 : 6];
        fixed_buffer_V_addr_71_reg_6212[10 : 6] <= zext_ln375_7_fu_3648_p1[10 : 6];
        fixed_buffer_V_addr_72_reg_6218[10 : 6] <= zext_ln375_8_fu_3659_p1[10 : 6];
        fixed_buffer_V_addr_73_reg_6224[10 : 6] <= zext_ln375_9_fu_3670_p1[10 : 6];
        fixed_buffer_V_addr_74_reg_6230[10 : 6] <= zext_ln375_10_fu_3681_p1[10 : 6];
        fixed_buffer_V_addr_75_reg_6236[10 : 6] <= zext_ln375_11_fu_3692_p1[10 : 6];
        fixed_buffer_V_addr_76_reg_6242[10 : 6] <= zext_ln375_12_fu_3703_p1[10 : 6];
        tmp_121_reg_6115[10 : 6] <= tmp_121_fu_3563_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_addr_77_reg_6272[10 : 6] <= zext_ln375_13_fu_3751_p1[10 : 6];
        fixed_buffer_V_addr_78_reg_6278[10 : 6] <= zext_ln375_14_fu_3761_p1[10 : 6];
        fixed_buffer_V_addr_79_reg_6284[10 : 6] <= zext_ln375_15_fu_3771_p1[10 : 6];
        fixed_buffer_V_addr_80_reg_6290[10 : 6] <= zext_ln375_16_fu_3781_p1[10 : 6];
        fixed_buffer_V_addr_81_reg_6296[10 : 6] <= zext_ln375_17_fu_3791_p1[10 : 6];
        fixed_buffer_V_addr_82_reg_6302[10 : 6] <= zext_ln375_18_fu_3801_p1[10 : 6];
        fixed_buffer_V_addr_83_reg_6308[10 : 6] <= zext_ln375_19_fu_3811_p1[10 : 6];
        fixed_buffer_V_addr_84_reg_6314[10 : 6] <= zext_ln375_20_fu_3821_p1[10 : 6];
        fixed_buffer_V_addr_85_reg_6320[10 : 6] <= zext_ln375_21_fu_3831_p1[10 : 6];
        fixed_buffer_V_addr_86_reg_6326[10 : 6] <= zext_ln375_22_fu_3841_p1[10 : 6];
        fixed_buffer_V_addr_87_reg_6332[10 : 6] <= zext_ln375_23_fu_3851_p1[10 : 6];
        fixed_buffer_V_addr_88_reg_6338[10 : 6] <= zext_ln375_24_fu_3861_p1[10 : 6];
        fixed_buffer_V_addr_89_reg_6344[10 : 6] <= zext_ln375_25_fu_3871_p1[10 : 6];
        fixed_buffer_V_addr_90_reg_6350[10 : 6] <= zext_ln375_26_fu_3881_p1[10 : 6];
        fixed_buffer_V_addr_91_reg_6356[10 : 6] <= zext_ln375_27_fu_3891_p1[10 : 6];
        fixed_buffer_V_addr_92_reg_6362[10 : 6] <= zext_ln375_28_fu_3901_p1[10 : 6];
        fixed_buffer_V_addr_93_reg_6368[10 : 6] <= zext_ln375_29_fu_3911_p1[10 : 6];
        fixed_temp_V_0_reg_6373 <= fixed_buffer_V_q12;
        fixed_temp_V_10_reg_6423 <= fixed_buffer_V_q2;
        fixed_temp_V_11_reg_6428 <= fixed_buffer_V_q1;
        fixed_temp_V_12_reg_6433 <= fixed_buffer_V_q0;
        fixed_temp_V_1_reg_6378 <= fixed_buffer_V_q11;
        fixed_temp_V_2_reg_6383 <= fixed_buffer_V_q10;
        fixed_temp_V_3_reg_6388 <= fixed_buffer_V_q9;
        fixed_temp_V_4_reg_6393 <= fixed_buffer_V_q8;
        fixed_temp_V_5_reg_6398 <= fixed_buffer_V_q7;
        fixed_temp_V_6_reg_6403 <= fixed_buffer_V_q6;
        fixed_temp_V_7_reg_6408 <= fixed_buffer_V_q5;
        fixed_temp_V_8_reg_6413 <= fixed_buffer_V_q4;
        fixed_temp_V_9_reg_6418 <= fixed_buffer_V_q3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        fixed_temp_V_47_reg_6810 <= fixed_buffer_V_q0;
        fixed_temp_V_48_reg_6815 <= fixed_buffer_V_q1;
        fixed_temp_V_49_reg_6820 <= fixed_buffer_V_q2;
        fixed_temp_V_50_reg_6825 <= fixed_buffer_V_q3;
        fixed_temp_V_51_reg_6830 <= fixed_buffer_V_q4;
        fixed_temp_V_52_reg_6835 <= fixed_buffer_V_q5;
        fixed_temp_V_53_reg_6840 <= fixed_buffer_V_q6;
        fixed_temp_V_54_reg_6845 <= fixed_buffer_V_q7;
        fixed_temp_V_55_reg_6850 <= fixed_buffer_V_q9;
        fixed_temp_V_56_reg_6855 <= fixed_buffer_V_q10;
        fixed_temp_V_57_reg_6860 <= fixed_buffer_V_q11;
        fixed_temp_V_58_reg_6865 <= fixed_buffer_V_q12;
        fixed_temp_V_59_reg_6870 <= fixed_buffer_V_q8;
        fixed_temp_V_60_reg_6875 <= fixed_buffer_V_q13;
        fixed_temp_V_61_reg_6880 <= fixed_buffer_V_q14;
        fixed_temp_V_62_reg_6885 <= fixed_buffer_V_q15;
        fixed_temp_V_63_reg_6890 <= fixed_buffer_V_q16;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln1019_10_reg_5327 <= icmp_ln1019_10_fu_2541_p2;
        icmp_ln1019_11_reg_5332 <= icmp_ln1019_11_fu_2547_p2;
        icmp_ln1019_12_reg_5337 <= icmp_ln1019_12_fu_2563_p2;
        icmp_ln1019_2_reg_5287 <= icmp_ln1019_2_fu_2413_p2;
        icmp_ln1019_3_reg_5292 <= icmp_ln1019_3_fu_2419_p2;
        icmp_ln1019_4_reg_5297 <= icmp_ln1019_4_fu_2439_p2;
        icmp_ln1019_5_reg_5302 <= icmp_ln1019_5_fu_2461_p2;
        icmp_ln1019_6_reg_5307 <= icmp_ln1019_6_fu_2477_p2;
        icmp_ln1019_7_reg_5312 <= icmp_ln1019_7_fu_2493_p2;
        icmp_ln1019_8_reg_5317 <= icmp_ln1019_8_fu_2509_p2;
        icmp_ln1019_9_reg_5322 <= icmp_ln1019_9_fu_2525_p2;
        images_per_phase_reg_5269 <= images_per_phase_fu_2304_p2;
        log_width_V_reg_5232 <= log_width_V_fu_2250_p2;
        ret_V_30_reg_5221 <= ret_V_30_fu_2242_p1;
        tmp_reg_5282 <= lshr_ln948_fu_2348_p2[32'd1];
        trunc_ln_reg_5248 <= {{n_inputs[15:1]}};
        words_per_image_V_reg_5237 <= words_per_image_V_fu_2274_p1;
        zext_ln186_reg_5226[1 : 0] <= zext_ln186_fu_2246_p1[1 : 0];
        zext_ln198_reg_5253[2 : 0] <= zext_ln198_fu_2288_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln266_fu_3365_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state73))) begin
        icmp_ln1019_13_reg_5843 <= icmp_ln1019_13_fu_3376_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        icmp_ln1023_reg_5978 <= icmp_ln1023_fu_3472_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_6_fu_3552_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state82))) begin
        lnot_i_i_reg_6257 <= lnot_i_i_fu_3725_p2;
        tmp_342_reg_6262 <= o_index[32'd2];
        trunc_ln3_reg_6267 <= {{o_index[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        mul_ln1789_reg_5830 <= grp_fu_4778_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_7_fu_3492_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
        tmp_122_reg_6092[10 : 6] <= tmp_122_fu_3514_p3[10 : 6];
        wrd_V_2_reg_6097 <= wrd_V_2_fu_3535_p3;
        wrd_phase_V_2_reg_6102 <= wrd_phase_V_2_fu_3542_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        w_V_2_reg_6107 <= w_V_fu_728;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

assign ap_ST_fsm_state141_blk = 1'b0;

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

assign ap_ST_fsm_state144_blk = 1'b0;

assign ap_ST_fsm_state145_blk = 1'b0;

assign ap_ST_fsm_state146_blk = 1'b0;

assign ap_ST_fsm_state147_blk = 1'b0;

assign ap_ST_fsm_state148_blk = 1'b0;

assign ap_ST_fsm_state149_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state150_blk = 1'b0;

assign ap_ST_fsm_state151_blk = 1'b0;

assign ap_ST_fsm_state152_blk = 1'b0;

assign ap_ST_fsm_state153_blk = 1'b0;

assign ap_ST_fsm_state154_blk = 1'b0;

assign ap_ST_fsm_state155_blk = 1'b0;

always @ (*) begin
    if ((grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done == 1'b0)) begin
        ap_ST_fsm_state156_blk = 1'b1;
    end else begin
        ap_ST_fsm_state156_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if ((grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_done == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state77_on_subcall_done)) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state78_on_subcall_done)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_process_word_fu_1954_ap_done == 1'b0)) begin
        ap_ST_fsm_state80_blk = 1'b1;
    end else begin
        ap_ST_fsm_state80_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state81_on_subcall_done)) begin
        ap_ST_fsm_state81_blk = 1'b1;
    end else begin
        ap_ST_fsm_state81_blk = 1'b0;
    end
end

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

always @ (*) begin
    if ((grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_done == 1'b0)) begin
        ap_ST_fsm_state88_blk = 1'b1;
    end else begin
        ap_ST_fsm_state88_blk = 1'b0;
    end
end

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state156) & (grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) & (grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        conv_out_buffer_V_address0 = grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        conv_out_buffer_V_address0 = grp_process_word_fu_1954_conv_out_buffer_m_address0;
    end else begin
        conv_out_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        conv_out_buffer_V_ce0 = grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        conv_out_buffer_V_ce0 = grp_process_word_fu_1954_conv_out_buffer_m_ce0;
    end else begin
        conv_out_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        conv_out_buffer_V_ce1 = grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce1;
    end else begin
        conv_out_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        conv_out_buffer_V_we0 = grp_process_word_fu_1954_conv_out_buffer_m_we0;
    end else begin
        conv_out_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        dmem_V_address0 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_address0;
    end else if (((icmp_ln1023_reg_5978 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
        dmem_V_address0 = grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_address0;
    end else begin
        dmem_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        dmem_V_ce0 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_ce0;
    end else if (((icmp_ln1023_reg_5978 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
        dmem_V_ce0 = grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_ce0;
    end else begin
        dmem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        dmem_V_we0 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_we0;
    end else begin
        dmem_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state152)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_127_reg_6719;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_126_reg_6713;
    end else if ((1'b1 == ap_CS_fsm_state150)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_125_reg_6707;
    end else if ((1'b1 == ap_CS_fsm_state149)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_124_reg_6701;
    end else if ((1'b1 == ap_CS_fsm_state148)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_123_reg_6695;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_122_reg_6689;
    end else if ((1'b1 == ap_CS_fsm_state146)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_121_reg_6683;
    end else if ((1'b1 == ap_CS_fsm_state145)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_120_reg_6677;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_119_reg_6671;
    end else if ((1'b1 == ap_CS_fsm_state143)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_118_reg_6665;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_117_reg_6659;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_116_reg_6653;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_115_reg_6647;
    end else if ((1'b1 == ap_CS_fsm_state139)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_114_reg_6641;
    end else if ((1'b1 == ap_CS_fsm_state138)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_113_reg_6635;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_112_reg_6629;
    end else if ((1'b1 == ap_CS_fsm_state136)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_111_reg_6624;
    end else if ((1'b1 == ap_CS_fsm_state135)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_110_reg_6533;
    end else if ((1'b1 == ap_CS_fsm_state134)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_109_reg_6527;
    end else if ((1'b1 == ap_CS_fsm_state133)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_108_reg_6521;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_107_reg_6515;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_106_reg_6509;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_105_reg_6503;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_104_reg_6497;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_103_reg_6491;
    end else if ((1'b1 == ap_CS_fsm_state127)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_102_reg_6485;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_101_reg_6479;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_100_reg_6473;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_99_reg_6467;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_98_reg_6461;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_97_reg_6455;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_96_reg_6449;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_95_reg_6443;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_94_reg_6438;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_93_reg_6368;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_92_reg_6362;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_91_reg_6356;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_90_reg_6350;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_89_reg_6344;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_88_reg_6338;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_87_reg_6332;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_86_reg_6326;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_85_reg_6320;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_84_reg_6314;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_83_reg_6308;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_82_reg_6302;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_81_reg_6296;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_80_reg_6290;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_79_reg_6284;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_78_reg_6278;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_77_reg_6272;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_76_reg_6242;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_75_reg_6236;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_74_reg_6230;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_73_reg_6224;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_72_reg_6218;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_71_reg_6212;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_70_reg_6206;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_69_reg_6200;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_68_reg_6194;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_67_reg_6188;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_66_reg_6182;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_65_reg_6176;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_64_reg_6170;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address0 = zext_ln375_47_fu_4091_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address0 = zext_ln375_30_fu_3921_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address0 = zext_ln375_29_fu_3911_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address0 = zext_ln375_12_fu_3703_p1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_63_reg_5652;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_62_reg_5647;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_61_reg_5642;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_60_reg_5637;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_59_reg_5632;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_58_reg_5627;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_57_reg_5622;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_56_reg_5617;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_55_reg_5612;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_54_reg_5607;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_53_reg_5602;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_52_reg_5597;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_51_reg_5592;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_50_reg_5587;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_49_reg_5582;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_48_reg_5577;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_47_reg_5572;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_46_reg_5567;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_45_reg_5562;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_44_reg_5557;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_43_reg_5552;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_42_reg_5547;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_41_reg_5542;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_40_reg_5537;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_39_reg_5532;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_38_reg_5527;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_37_reg_5522;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_36_reg_5517;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_35_reg_5512;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_34_reg_5507;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_33_reg_5502;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_32_reg_5497;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_31_reg_5492;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_30_reg_5487;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_29_reg_5482;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_28_reg_5477;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_27_reg_5472;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_26_reg_5467;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_25_reg_5462;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_24_reg_5457;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_23_reg_5452;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_22_reg_5447;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_21_reg_5442;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_20_reg_5437;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_19_reg_5432;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_18_reg_5427;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_17_reg_5422;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_16_reg_5417;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_15_reg_5412;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_14_reg_5407;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_13_reg_5402;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_12_reg_5397;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_11_reg_5392;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_10_reg_5387;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_9_reg_5382;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_8_reg_5377;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_7_reg_5372;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_6_reg_5367;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_5_reg_5362;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_4_reg_5357;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_3_reg_5352;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_2_reg_5347;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_1_reg_5342;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fixed_buffer_V_address0 = zext_ln243_fu_2595_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address0 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        fixed_buffer_V_address0 = grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address0;
    end else begin
        fixed_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address1 = zext_ln375_48_fu_4101_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address1 = zext_ln375_31_fu_3931_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address1 = zext_ln375_28_fu_3901_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address1 = zext_ln375_11_fu_3692_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address1 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address1 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        fixed_buffer_V_address1 = grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address1;
    end else begin
        fixed_buffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address10 = zext_ln375_56_fu_4181_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address10 = zext_ln375_39_fu_4011_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address10 = zext_ln375_19_fu_3811_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address10 = zext_ln375_2_fu_3593_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address10 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address10;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address10 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address10;
    end else begin
        fixed_buffer_V_address10 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address11 = zext_ln375_57_fu_4191_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address11 = zext_ln375_40_fu_4021_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address11 = zext_ln375_18_fu_3801_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address11 = zext_ln375_1_fu_3582_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address11 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address11;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address11 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address11;
    end else begin
        fixed_buffer_V_address11 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address12 = zext_ln375_58_fu_4201_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address12 = zext_ln375_41_fu_4031_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address12 = zext_ln375_17_fu_3791_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address12 = zext_ln375_fu_3571_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address12 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address12;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address12 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address12;
    end else begin
        fixed_buffer_V_address12 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address13 = zext_ln375_60_fu_4221_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address13 = zext_ln375_43_fu_4051_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address13 = zext_ln375_16_fu_3781_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address13 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address13;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address13 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address13;
    end else begin
        fixed_buffer_V_address13 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address14 = zext_ln375_61_fu_4231_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address14 = zext_ln375_44_fu_4061_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address14 = zext_ln375_15_fu_3771_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address14 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address14;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address14 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address14;
    end else begin
        fixed_buffer_V_address14 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address15 = zext_ln375_62_fu_4241_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address15 = zext_ln375_45_fu_4071_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address15 = zext_ln375_14_fu_3761_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address15 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address15;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address15 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address15;
    end else begin
        fixed_buffer_V_address15 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address16 = zext_ln375_63_fu_4251_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address16 = zext_ln375_46_fu_4081_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address16 = zext_ln375_13_fu_3751_p1;
    end else begin
        fixed_buffer_V_address16 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address2 = zext_ln375_49_fu_4111_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address2 = zext_ln375_32_fu_3941_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address2 = zext_ln375_27_fu_3891_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address2 = zext_ln375_10_fu_3681_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address2 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address2;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address2 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address2;
    end else begin
        fixed_buffer_V_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address3 = zext_ln375_50_fu_4121_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address3 = zext_ln375_33_fu_3951_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address3 = zext_ln375_26_fu_3881_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address3 = zext_ln375_9_fu_3670_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address3 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address3;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address3 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address3;
    end else begin
        fixed_buffer_V_address3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address4 = zext_ln375_51_fu_4131_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address4 = zext_ln375_34_fu_3961_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address4 = zext_ln375_25_fu_3871_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address4 = zext_ln375_8_fu_3659_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address4 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address4;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address4 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address4;
    end else begin
        fixed_buffer_V_address4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address5 = zext_ln375_52_fu_4141_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address5 = zext_ln375_35_fu_3971_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address5 = zext_ln375_24_fu_3861_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address5 = zext_ln375_7_fu_3648_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address5 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address5;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address5 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address5;
    end else begin
        fixed_buffer_V_address5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address6 = zext_ln375_53_fu_4151_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address6 = zext_ln375_36_fu_3981_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address6 = zext_ln375_23_fu_3851_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address6 = zext_ln375_6_fu_3637_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address6 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address6;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address6 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address6;
    end else begin
        fixed_buffer_V_address6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address7 = zext_ln375_54_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address7 = zext_ln375_37_fu_3991_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address7 = zext_ln375_22_fu_3841_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address7 = zext_ln375_5_fu_3626_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address7 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address7;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address7 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address7;
    end else begin
        fixed_buffer_V_address7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address8 = zext_ln375_59_fu_4211_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address8 = zext_ln375_42_fu_4041_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address8 = zext_ln375_21_fu_3831_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address8 = zext_ln375_4_fu_3615_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address8 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address8;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address8 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address8;
    end else begin
        fixed_buffer_V_address8 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address9 = zext_ln375_55_fu_4171_p1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address9 = zext_ln375_38_fu_4001_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address9 = zext_ln375_20_fu_3821_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address9 = zext_ln375_3_fu_3604_p1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_address9 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address9;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_address9 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address9;
    end else begin
        fixed_buffer_V_address9 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state150) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state146) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        fixed_buffer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce0 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        fixed_buffer_V_ce0 = grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce0;
    end else begin
        fixed_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        fixed_buffer_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce1 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce1 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        fixed_buffer_V_ce1 = grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce1;
    end else begin
        fixed_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        fixed_buffer_V_ce10 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce10 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce10;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce10 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce10;
    end else begin
        fixed_buffer_V_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        fixed_buffer_V_ce11 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce11 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce11;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce11 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce11;
    end else begin
        fixed_buffer_V_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        fixed_buffer_V_ce12 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce12 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce12;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce12 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce12;
    end else begin
        fixed_buffer_V_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83))) begin
        fixed_buffer_V_ce13 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce13 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce13;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce13 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce13;
    end else begin
        fixed_buffer_V_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83))) begin
        fixed_buffer_V_ce14 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce14 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce14;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce14 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce14;
    end else begin
        fixed_buffer_V_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83))) begin
        fixed_buffer_V_ce15 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce15 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce15;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce15 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce15;
    end else begin
        fixed_buffer_V_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83))) begin
        fixed_buffer_V_ce16 = 1'b1;
    end else begin
        fixed_buffer_V_ce16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        fixed_buffer_V_ce2 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce2 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce2;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce2 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce2;
    end else begin
        fixed_buffer_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        fixed_buffer_V_ce3 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce3 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce3;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce3 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce3;
    end else begin
        fixed_buffer_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        fixed_buffer_V_ce4 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce4 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce4;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce4 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce4;
    end else begin
        fixed_buffer_V_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        fixed_buffer_V_ce5 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce5 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce5;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce5 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce5;
    end else begin
        fixed_buffer_V_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        fixed_buffer_V_ce6 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce6 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce6;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce6 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce6;
    end else begin
        fixed_buffer_V_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        fixed_buffer_V_ce7 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce7 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce7;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce7 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce7;
    end else begin
        fixed_buffer_V_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        fixed_buffer_V_ce8 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce8 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce8;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce8 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce8;
    end else begin
        fixed_buffer_V_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        fixed_buffer_V_ce9 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state156)) begin
        fixed_buffer_V_ce9 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce9;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_buffer_V_ce9 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce9;
    end else begin
        fixed_buffer_V_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state152)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_63_0_out;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_62_0_out;
    end else if ((1'b1 == ap_CS_fsm_state150)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_61_0_out;
    end else if ((1'b1 == ap_CS_fsm_state149)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_60_0_out;
    end else if ((1'b1 == ap_CS_fsm_state148)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_59_0_out;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_58_0_out;
    end else if ((1'b1 == ap_CS_fsm_state146)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_57_0_out;
    end else if ((1'b1 == ap_CS_fsm_state145)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_56_0_out;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_55_0_out;
    end else if ((1'b1 == ap_CS_fsm_state143)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_54_0_out;
    end else if ((1'b1 == ap_CS_fsm_state142)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_53_0_out;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_52_0_out;
    end else if ((1'b1 == ap_CS_fsm_state140)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_51_0_out;
    end else if ((1'b1 == ap_CS_fsm_state139)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_50_0_out;
    end else if ((1'b1 == ap_CS_fsm_state138)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_49_0_out;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_48_0_out;
    end else if ((1'b1 == ap_CS_fsm_state136)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_47_0_out;
    end else if ((1'b1 == ap_CS_fsm_state135)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_46_0_out;
    end else if ((1'b1 == ap_CS_fsm_state134)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_45_0_out;
    end else if ((1'b1 == ap_CS_fsm_state133)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_44_0_out;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_43_0_out;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_42_0_out;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_41_0_out;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_40_0_out;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_39_0_out;
    end else if ((1'b1 == ap_CS_fsm_state127)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_38_0_out;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_37_0_out;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_36_0_out;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_35_0_out;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_34_0_out;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_33_0_out;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_32_0_out;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_31_0_out;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_30_0_out;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_29_0_out;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_28_0_out;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_27_0_out;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_26_0_out;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_25_0_out;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_24_0_out;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_23_0_out;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_22_0_out;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_21_0_out;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_20_0_out;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_19_0_out;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_18_0_out;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_17_0_out;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_16_0_out;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_15_0_out;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_14_0_out;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_13_0_out;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_12_0_out;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_11_0_out;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_10_0_out;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_9_0_out;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_8_0_out;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_7_0_out;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_6_0_out;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_5_0_out;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_4_0_out;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_3_0_out;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_2_0_out;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_1_0_out;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_0_0_out;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        fixed_buffer_V_d0 = 12'd0;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        fixed_buffer_V_d0 = grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_d0;
    end else begin
        fixed_buffer_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state150) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state146) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | ((icmp_ln1027_fu_3293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        fixed_buffer_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        fixed_buffer_V_we0 = grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_we0;
    end else begin
        fixed_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lb_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lb_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        lb_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        lb_address0 = grp_process_word_fu_1954_lb_address0;
    end else begin
        lb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lb_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lb_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        lb_address1 = 64'd0;
    end else begin
        lb_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        lb_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        lb_ce0 = grp_process_word_fu_1954_lb_ce0;
    end else begin
        lb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        lb_ce1 = 1'b1;
    end else begin
        lb_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lb_d0 = icmp_ln1019_11_reg_5332;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lb_d0 = icmp_ln1019_7_reg_5312;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_d0 = icmp_ln1019_3_reg_5292;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        lb_d0 = xor_ln1019_fu_2373_p2;
    end else begin
        lb_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lb_d1 = icmp_ln1019_9_reg_5322;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lb_d1 = icmp_ln1019_5_reg_5302;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_d1 = xor_ln1019_1_fu_2574_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        lb_d1 = 1'd1;
    end else begin
        lb_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        lb_we0 = 1'b1;
    end else begin
        lb_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        lb_we1 = 1'b1;
    end else begin
        lb_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        old_word_buffer_V_address0 = grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        old_word_buffer_V_address0 = grp_process_word_fu_1954_old_word_buffer_m_address0;
    end else begin
        old_word_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        old_word_buffer_V_ce0 = grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        old_word_buffer_V_ce0 = grp_process_word_fu_1954_old_word_buffer_m_ce0;
    end else begin
        old_word_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        old_word_buffer_V_ce1 = grp_process_word_fu_1954_old_word_buffer_m_ce1;
    end else begin
        old_word_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        old_word_buffer_V_we0 = grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_we0;
    end else begin
        old_word_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rb_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rb_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rb_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        rb_address0 = grp_process_word_fu_1954_rb_address0;
    end else begin
        rb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rb_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rb_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rb_address1 = 64'd0;
    end else begin
        rb_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rb_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        rb_ce0 = grp_process_word_fu_1954_rb_ce0;
    end else begin
        rb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rb_ce1 = 1'b1;
    end else begin
        rb_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rb_d0 = icmp_ln1019_12_reg_5337;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rb_d0 = icmp_ln1019_8_reg_5317;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_d0 = icmp_ln1019_4_reg_5297;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rb_d0 = icmp_ln1019_1_fu_2388_p2;
    end else begin
        rb_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rb_d1 = icmp_ln1019_10_reg_5327;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rb_d1 = icmp_ln1019_6_reg_5307;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_d1 = icmp_ln1019_2_reg_5287;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rb_d1 = icmp_ln1019_fu_2366_p2;
    end else begin
        rb_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rb_we0 = 1'b1;
    end else begin
        rb_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rb_we1 = 1'b1;
    end else begin
        rb_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        word_buffer_V_address0 = grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        word_buffer_V_address0 = grp_process_word_fu_1954_word_buffer_m_address0;
    end else if (((icmp_ln1023_reg_5978 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
        word_buffer_V_address0 = grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address0;
    end else begin
        word_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        word_buffer_V_address1 = grp_process_word_fu_1954_word_buffer_m_address1;
    end else if (((icmp_ln1023_reg_5978 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
        word_buffer_V_address1 = grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address1;
    end else begin
        word_buffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        word_buffer_V_ce0 = grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        word_buffer_V_ce0 = grp_process_word_fu_1954_word_buffer_m_ce0;
    end else if (((icmp_ln1023_reg_5978 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
        word_buffer_V_ce0 = grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce0;
    end else begin
        word_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        word_buffer_V_ce1 = grp_process_word_fu_1954_word_buffer_m_ce1;
    end else if (((icmp_ln1023_reg_5978 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
        word_buffer_V_ce1 = grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce1;
    end else begin
        word_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1023_reg_5978 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
        word_buffer_V_we0 = grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we0;
    end else begin
        word_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1023_reg_5978 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
        word_buffer_V_we1 = grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we1;
    end else begin
        word_buffer_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln1027_fu_3293_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state69 : begin
            if (((icmp_ln1027_5_fu_3351_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((icmp_ln266_fu_3365_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else if (((icmp_ln266_fu_3365_p2 == 1'd0) & (icmp_ln1019_13_fu_3376_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state74 : begin
            if (((1'b1 == ap_CS_fsm_state74) & (grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            if (((1'b1 == ap_CS_fsm_state77) & (1'b0 == ap_block_state77_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            if (((1'b1 == ap_CS_fsm_state78) & (1'b0 == ap_block_state78_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            if (((icmp_ln1027_7_fu_3492_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state80 : begin
            if (((1'b1 == ap_CS_fsm_state80) & (grp_process_word_fu_1954_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state81 : begin
            if (((1'b1 == ap_CS_fsm_state81) & (1'b0 == ap_block_state81_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state82 : begin
            if (((icmp_ln1027_6_fu_3552_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state82))) begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            if (((1'b1 == ap_CS_fsm_state88) & (grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state153 : begin
            ap_NS_fsm = ap_ST_fsm_state154;
        end
        ap_ST_fsm_state154 : begin
            ap_NS_fsm = ap_ST_fsm_state155;
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            if (((1'b1 == ap_CS_fsm_state156) & (grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state156;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i1340_fu_3481_p2 = (mul_ln1789_reg_5830 + wrd_phase_V_cast_fu_3477_p1);

assign add_ln252_fu_3333_p2 = (empty_86_fu_3330_p1 + 7'd32);

assign add_ln393_fu_4512_p2 = (zext_ln186_reg_5226 + 3'd2);

assign add_ln840_35_fu_3557_p2 = (w_V_fu_728 + 5'd1);

assign add_ln840_37_fu_3445_p2 = (wt_addr_V + 16'd1);

assign add_ln840_38_fu_3440_p2 = (wt_offset_V + 3'd1);

assign add_ln840_39_fu_3498_p2 = (m_V_reg_1880 + 2'd1);

assign add_ln840_fu_3299_p2 = (i_V_fu_640 + 6'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state131 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state132 = ap_CS_fsm[32'd131];

assign ap_CS_fsm_state133 = ap_CS_fsm[32'd132];

assign ap_CS_fsm_state134 = ap_CS_fsm[32'd133];

assign ap_CS_fsm_state135 = ap_CS_fsm[32'd134];

assign ap_CS_fsm_state136 = ap_CS_fsm[32'd135];

assign ap_CS_fsm_state137 = ap_CS_fsm[32'd136];

assign ap_CS_fsm_state138 = ap_CS_fsm[32'd137];

assign ap_CS_fsm_state139 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state140 = ap_CS_fsm[32'd139];

assign ap_CS_fsm_state141 = ap_CS_fsm[32'd140];

assign ap_CS_fsm_state142 = ap_CS_fsm[32'd141];

assign ap_CS_fsm_state143 = ap_CS_fsm[32'd142];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd143];

assign ap_CS_fsm_state145 = ap_CS_fsm[32'd144];

assign ap_CS_fsm_state146 = ap_CS_fsm[32'd145];

assign ap_CS_fsm_state147 = ap_CS_fsm[32'd146];

assign ap_CS_fsm_state148 = ap_CS_fsm[32'd147];

assign ap_CS_fsm_state149 = ap_CS_fsm[32'd148];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state150 = ap_CS_fsm[32'd149];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state152 = ap_CS_fsm[32'd151];

assign ap_CS_fsm_state155 = ap_CS_fsm[32'd154];

assign ap_CS_fsm_state156 = ap_CS_fsm[32'd155];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

always @ (*) begin
    ap_block_state77_on_subcall_done = ((icmp_ln1019_13_reg_5843 == 1'd1) & (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state78_on_subcall_done = ((icmp_ln1023_reg_5978 == 1'd1) & (grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state81_on_subcall_done = ((grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_done == 1'b0) | (grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_done == 1'b0));
end

assign conv570_fu_4532_p2 = (zext_ln186_reg_5226 + 3'd1);

assign count_V_1_fu_3370_p2 = (count_V_reg_1834 + 7'd1);

assign dmem_V_d0 = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_d0;

assign empty_86_fu_3330_p1 = images_per_phase_reg_5269[6:0];

assign empty_87_fu_3394_p1 = wt_addr_V[12:0];

assign empty_88_fu_3424_p1 = grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_1_2_out[8:0];

assign empty_89_fu_3431_p1 = grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_0_2_out[8:0];

assign empty_90_fu_3504_p1 = wrd_phase_V_reg_1845[4:0];

assign empty_fu_3323_p1 = images_per_phase_reg_5269[5:0];

assign grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start = grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start_reg;

assign grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start = grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start_reg;

assign grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start = grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start_reg;

assign grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start = grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start_reg;

assign grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start = grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start_reg;

assign grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start = grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start_reg;

assign grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start = grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start_reg;

assign grp_fu_4778_p0 = grp_fu_4778_p00;

assign grp_fu_4778_p00 = p_V_fu_644;

assign grp_fu_4778_p1 = zext_ln1789_reg_5797;

assign grp_fu_4783_p0 = {{o_index[14:1]}};

assign grp_fu_4783_p1 = grp_fu_4783_p10;

assign grp_fu_4783_p10 = words_per_image_V_reg_5237;

assign grp_process_word_fu_1954_ap_start = grp_process_word_fu_1954_ap_start_reg;

assign icmp_ln1019_10_fu_2541_p2 = ((zext_ln1495_5_fu_2537_p1 == w_div_8_V_fu_2328_p4) ? 1'b1 : 1'b0);

assign icmp_ln1019_11_fu_2547_p2 = ((r_V_fu_2354_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_12_fu_2563_p2 = ((ret_V_24_fu_2557_p2 == w_div_8_V_fu_2328_p4) ? 1'b1 : 1'b0);

assign icmp_ln1019_13_fu_3376_p2 = ((wrd_V_reg_1857 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_14_fu_3435_p2 = ((wt_offset_V == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln1019_1_fu_2388_p2 = ((select_ln1019_fu_2380_p3 == w_div_8_V_fu_2328_p4) ? 1'b1 : 1'b0);

assign icmp_ln1019_2_fu_2413_p2 = ((zext_ln1495_fu_2409_p1 == w_div_8_V_fu_2328_p4) ? 1'b1 : 1'b0);

assign icmp_ln1019_3_fu_2419_p2 = ((ret_V_27_fu_2358_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_4_fu_2439_p2 = ((zext_ln1495_2_fu_2435_p1 == w_div_8_V_fu_2328_p4) ? 1'b1 : 1'b0);

assign icmp_ln1019_5_fu_2461_p2 = ((ret_V_28_fu_2453_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_6_fu_2477_p2 = ((zext_ln1495_3_fu_2473_p1 == w_div_8_V_fu_2328_p4) ? 1'b1 : 1'b0);

assign icmp_ln1019_7_fu_2493_p2 = ((ret_V_29_fu_2483_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_8_fu_2509_p2 = ((ret_V_21_fu_2503_p2 == w_div_8_V_fu_2328_p4) ? 1'b1 : 1'b0);

assign icmp_ln1019_9_fu_2525_p2 = ((tmp_341_fu_2515_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_2366_p2 = ((w_div_8_V_fu_2328_p4 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_3472_p2 = ((wrd_V_reg_1857 != words_per_image_V_cast_reg_5787) ? 1'b1 : 1'b0);

assign icmp_ln1027_5_fu_3351_p2 = ((trunc_ln_reg_5248 > zext_ln1027_fu_3347_p1) ? 1'b1 : 1'b0);

assign icmp_ln1027_6_fu_3552_p2 = ((w_V_fu_728 == words_per_image_V_reg_5237) ? 1'b1 : 1'b0);

assign icmp_ln1027_7_fu_3492_p2 = ((m_V_reg_1880 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_3293_p2 = ((i_V_fu_640 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln266_fu_3365_p2 = ((count_V_reg_1834 == add_ln252_reg_5807) ? 1'b1 : 1'b0);

assign images_per_phase_fu_2304_p2 = 13'd2048 >> zext_ln198_1_fu_2300_p1;

assign lnot_i_i_fu_3725_p2 = ((width_mode == 2'd0) ? 1'b1 : 1'b0);

assign log_width_V_fu_2250_p2 = (zext_ln186_fu_2246_p1 + 3'd3);

assign lshr_ln948_10_fu_4718_p2 = 6'd13 >> zext_ln393_fu_4517_p1;

assign lshr_ln948_11_fu_4738_p2 = 6'd14 >> zext_ln393_fu_4517_p1;

assign lshr_ln948_12_fu_4758_p2 = 6'd15 >> zext_ln393_fu_4517_p1;

assign lshr_ln948_1_fu_4538_p2 = 6'd4 >> zext_ln393_fu_4517_p1;

assign lshr_ln948_2_fu_4558_p2 = 6'd5 >> zext_ln393_fu_4517_p1;

assign lshr_ln948_3_fu_4578_p2 = 6'd6 >> zext_ln393_fu_4517_p1;

assign lshr_ln948_4_fu_4598_p2 = 6'd7 >> zext_ln393_fu_4517_p1;

assign lshr_ln948_5_fu_4618_p2 = 6'd8 >> zext_ln393_fu_4517_p1;

assign lshr_ln948_6_fu_4638_p2 = 6'd9 >> zext_ln393_fu_4517_p1;

assign lshr_ln948_7_fu_4658_p2 = 6'd10 >> zext_ln393_fu_4517_p1;

assign lshr_ln948_8_fu_4678_p2 = 6'd11 >> zext_ln393_fu_4517_p1;

assign lshr_ln948_9_fu_4698_p2 = 6'd12 >> zext_ln393_fu_4517_p1;

assign lshr_ln948_fu_2348_p2 = 5'd15 >> zext_ln948_fu_2344_p1;

assign mul_i_i_fu_3403_p3 = {{wt_offset_V}, {wt_offset_V}};

assign new_batch_read_read_fu_744_p2 = new_batch;

assign or_ln243_10_fu_2710_p2 = (tmp_s_fu_2587_p3 | 11'd11);

assign or_ln243_11_fu_2721_p2 = (tmp_s_fu_2587_p3 | 11'd12);

assign or_ln243_12_fu_2732_p2 = (tmp_s_fu_2587_p3 | 11'd13);

assign or_ln243_13_fu_2743_p2 = (tmp_s_fu_2587_p3 | 11'd14);

assign or_ln243_14_fu_2754_p2 = (tmp_s_fu_2587_p3 | 11'd15);

assign or_ln243_15_fu_2765_p2 = (tmp_s_fu_2587_p3 | 11'd16);

assign or_ln243_16_fu_2776_p2 = (tmp_s_fu_2587_p3 | 11'd17);

assign or_ln243_17_fu_2787_p2 = (tmp_s_fu_2587_p3 | 11'd18);

assign or_ln243_18_fu_2798_p2 = (tmp_s_fu_2587_p3 | 11'd19);

assign or_ln243_19_fu_2809_p2 = (tmp_s_fu_2587_p3 | 11'd20);

assign or_ln243_1_fu_2611_p2 = (tmp_s_fu_2587_p3 | 11'd2);

assign or_ln243_20_fu_2820_p2 = (tmp_s_fu_2587_p3 | 11'd21);

assign or_ln243_21_fu_2831_p2 = (tmp_s_fu_2587_p3 | 11'd22);

assign or_ln243_22_fu_2842_p2 = (tmp_s_fu_2587_p3 | 11'd23);

assign or_ln243_23_fu_2853_p2 = (tmp_s_fu_2587_p3 | 11'd24);

assign or_ln243_24_fu_2864_p2 = (tmp_s_fu_2587_p3 | 11'd25);

assign or_ln243_25_fu_2875_p2 = (tmp_s_fu_2587_p3 | 11'd26);

assign or_ln243_26_fu_2886_p2 = (tmp_s_fu_2587_p3 | 11'd27);

assign or_ln243_27_fu_2897_p2 = (tmp_s_fu_2587_p3 | 11'd28);

assign or_ln243_28_fu_2908_p2 = (tmp_s_fu_2587_p3 | 11'd29);

assign or_ln243_29_fu_2919_p2 = (tmp_s_fu_2587_p3 | 11'd30);

assign or_ln243_2_fu_2622_p2 = (tmp_s_fu_2587_p3 | 11'd3);

assign or_ln243_30_fu_2930_p2 = (tmp_s_fu_2587_p3 | 11'd31);

assign or_ln243_31_fu_2941_p2 = (tmp_s_fu_2587_p3 | 11'd32);

assign or_ln243_32_fu_2952_p2 = (tmp_s_fu_2587_p3 | 11'd33);

assign or_ln243_33_fu_2963_p2 = (tmp_s_fu_2587_p3 | 11'd34);

assign or_ln243_34_fu_2974_p2 = (tmp_s_fu_2587_p3 | 11'd35);

assign or_ln243_35_fu_2985_p2 = (tmp_s_fu_2587_p3 | 11'd36);

assign or_ln243_36_fu_2996_p2 = (tmp_s_fu_2587_p3 | 11'd37);

assign or_ln243_37_fu_3007_p2 = (tmp_s_fu_2587_p3 | 11'd38);

assign or_ln243_38_fu_3018_p2 = (tmp_s_fu_2587_p3 | 11'd39);

assign or_ln243_39_fu_3029_p2 = (tmp_s_fu_2587_p3 | 11'd40);

assign or_ln243_3_fu_2633_p2 = (tmp_s_fu_2587_p3 | 11'd4);

assign or_ln243_40_fu_3040_p2 = (tmp_s_fu_2587_p3 | 11'd41);

assign or_ln243_41_fu_3051_p2 = (tmp_s_fu_2587_p3 | 11'd42);

assign or_ln243_42_fu_3062_p2 = (tmp_s_fu_2587_p3 | 11'd43);

assign or_ln243_43_fu_3073_p2 = (tmp_s_fu_2587_p3 | 11'd44);

assign or_ln243_44_fu_3084_p2 = (tmp_s_fu_2587_p3 | 11'd45);

assign or_ln243_45_fu_3095_p2 = (tmp_s_fu_2587_p3 | 11'd46);

assign or_ln243_46_fu_3106_p2 = (tmp_s_fu_2587_p3 | 11'd47);

assign or_ln243_47_fu_3117_p2 = (tmp_s_fu_2587_p3 | 11'd48);

assign or_ln243_48_fu_3128_p2 = (tmp_s_fu_2587_p3 | 11'd49);

assign or_ln243_49_fu_3139_p2 = (tmp_s_fu_2587_p3 | 11'd50);

assign or_ln243_4_fu_2644_p2 = (tmp_s_fu_2587_p3 | 11'd5);

assign or_ln243_50_fu_3150_p2 = (tmp_s_fu_2587_p3 | 11'd51);

assign or_ln243_51_fu_3161_p2 = (tmp_s_fu_2587_p3 | 11'd52);

assign or_ln243_52_fu_3172_p2 = (tmp_s_fu_2587_p3 | 11'd53);

assign or_ln243_53_fu_3183_p2 = (tmp_s_fu_2587_p3 | 11'd54);

assign or_ln243_54_fu_3194_p2 = (tmp_s_fu_2587_p3 | 11'd55);

assign or_ln243_55_fu_3205_p2 = (tmp_s_fu_2587_p3 | 11'd56);

assign or_ln243_56_fu_3216_p2 = (tmp_s_fu_2587_p3 | 11'd57);

assign or_ln243_57_fu_3227_p2 = (tmp_s_fu_2587_p3 | 11'd58);

assign or_ln243_58_fu_3238_p2 = (tmp_s_fu_2587_p3 | 11'd59);

assign or_ln243_59_fu_3249_p2 = (tmp_s_fu_2587_p3 | 11'd60);

assign or_ln243_5_fu_2655_p2 = (tmp_s_fu_2587_p3 | 11'd6);

assign or_ln243_60_fu_3260_p2 = (tmp_s_fu_2587_p3 | 11'd61);

assign or_ln243_61_fu_3271_p2 = (tmp_s_fu_2587_p3 | 11'd62);

assign or_ln243_62_fu_3282_p2 = (tmp_s_fu_2587_p3 | 11'd63);

assign or_ln243_6_fu_2666_p2 = (tmp_s_fu_2587_p3 | 11'd7);

assign or_ln243_7_fu_2677_p2 = (tmp_s_fu_2587_p3 | 11'd8);

assign or_ln243_8_fu_2688_p2 = (tmp_s_fu_2587_p3 | 11'd9);

assign or_ln243_9_fu_2699_p2 = (tmp_s_fu_2587_p3 | 11'd10);

assign or_ln243_fu_2600_p2 = (tmp_s_fu_2587_p3 | 11'd1);

assign or_ln375_10_fu_3686_p2 = (tmp_121_fu_3563_p3 | 11'd11);

assign or_ln375_11_fu_3697_p2 = (tmp_121_fu_3563_p3 | 11'd12);

assign or_ln375_12_fu_3746_p2 = (tmp_121_reg_6115 | 11'd13);

assign or_ln375_13_fu_3756_p2 = (tmp_121_reg_6115 | 11'd14);

assign or_ln375_14_fu_3766_p2 = (tmp_121_reg_6115 | 11'd15);

assign or_ln375_15_fu_3776_p2 = (tmp_121_reg_6115 | 11'd16);

assign or_ln375_16_fu_3786_p2 = (tmp_121_reg_6115 | 11'd17);

assign or_ln375_17_fu_3796_p2 = (tmp_121_reg_6115 | 11'd18);

assign or_ln375_18_fu_3806_p2 = (tmp_121_reg_6115 | 11'd19);

assign or_ln375_19_fu_3816_p2 = (tmp_121_reg_6115 | 11'd20);

assign or_ln375_1_fu_3587_p2 = (tmp_121_fu_3563_p3 | 11'd2);

assign or_ln375_20_fu_3826_p2 = (tmp_121_reg_6115 | 11'd21);

assign or_ln375_21_fu_3836_p2 = (tmp_121_reg_6115 | 11'd22);

assign or_ln375_22_fu_3846_p2 = (tmp_121_reg_6115 | 11'd23);

assign or_ln375_23_fu_3856_p2 = (tmp_121_reg_6115 | 11'd24);

assign or_ln375_24_fu_3866_p2 = (tmp_121_reg_6115 | 11'd25);

assign or_ln375_25_fu_3876_p2 = (tmp_121_reg_6115 | 11'd26);

assign or_ln375_26_fu_3886_p2 = (tmp_121_reg_6115 | 11'd27);

assign or_ln375_27_fu_3896_p2 = (tmp_121_reg_6115 | 11'd28);

assign or_ln375_28_fu_3906_p2 = (tmp_121_reg_6115 | 11'd29);

assign or_ln375_29_fu_3916_p2 = (tmp_121_reg_6115 | 11'd30);

assign or_ln375_2_fu_3598_p2 = (tmp_121_fu_3563_p3 | 11'd3);

assign or_ln375_30_fu_3926_p2 = (tmp_121_reg_6115 | 11'd31);

assign or_ln375_31_fu_3936_p2 = (tmp_121_reg_6115 | 11'd32);

assign or_ln375_32_fu_3946_p2 = (tmp_121_reg_6115 | 11'd33);

assign or_ln375_33_fu_3956_p2 = (tmp_121_reg_6115 | 11'd34);

assign or_ln375_34_fu_3966_p2 = (tmp_121_reg_6115 | 11'd35);

assign or_ln375_35_fu_3976_p2 = (tmp_121_reg_6115 | 11'd36);

assign or_ln375_36_fu_3986_p2 = (tmp_121_reg_6115 | 11'd37);

assign or_ln375_37_fu_3996_p2 = (tmp_121_reg_6115 | 11'd38);

assign or_ln375_38_fu_4006_p2 = (tmp_121_reg_6115 | 11'd39);

assign or_ln375_39_fu_4016_p2 = (tmp_121_reg_6115 | 11'd40);

assign or_ln375_3_fu_3609_p2 = (tmp_121_fu_3563_p3 | 11'd4);

assign or_ln375_40_fu_4026_p2 = (tmp_121_reg_6115 | 11'd41);

assign or_ln375_41_fu_4036_p2 = (tmp_121_reg_6115 | 11'd42);

assign or_ln375_42_fu_4046_p2 = (tmp_121_reg_6115 | 11'd43);

assign or_ln375_43_fu_4056_p2 = (tmp_121_reg_6115 | 11'd44);

assign or_ln375_44_fu_4066_p2 = (tmp_121_reg_6115 | 11'd45);

assign or_ln375_45_fu_4076_p2 = (tmp_121_reg_6115 | 11'd46);

assign or_ln375_46_fu_4086_p2 = (tmp_121_reg_6115 | 11'd47);

assign or_ln375_47_fu_4096_p2 = (tmp_121_reg_6115 | 11'd48);

assign or_ln375_48_fu_4106_p2 = (tmp_121_reg_6115 | 11'd49);

assign or_ln375_49_fu_4116_p2 = (tmp_121_reg_6115 | 11'd50);

assign or_ln375_4_fu_3620_p2 = (tmp_121_fu_3563_p3 | 11'd5);

assign or_ln375_50_fu_4126_p2 = (tmp_121_reg_6115 | 11'd51);

assign or_ln375_51_fu_4136_p2 = (tmp_121_reg_6115 | 11'd52);

assign or_ln375_52_fu_4146_p2 = (tmp_121_reg_6115 | 11'd53);

assign or_ln375_53_fu_4156_p2 = (tmp_121_reg_6115 | 11'd54);

assign or_ln375_54_fu_4166_p2 = (tmp_121_reg_6115 | 11'd55);

assign or_ln375_55_fu_4176_p2 = (tmp_121_reg_6115 | 11'd56);

assign or_ln375_56_fu_4186_p2 = (tmp_121_reg_6115 | 11'd57);

assign or_ln375_57_fu_4196_p2 = (tmp_121_reg_6115 | 11'd58);

assign or_ln375_58_fu_4206_p2 = (tmp_121_reg_6115 | 11'd59);

assign or_ln375_59_fu_4216_p2 = (tmp_121_reg_6115 | 11'd60);

assign or_ln375_5_fu_3631_p2 = (tmp_121_fu_3563_p3 | 11'd6);

assign or_ln375_60_fu_4226_p2 = (tmp_121_reg_6115 | 11'd61);

assign or_ln375_61_fu_4236_p2 = (tmp_121_reg_6115 | 11'd62);

assign or_ln375_62_fu_4246_p2 = (tmp_121_reg_6115 | 11'd63);

assign or_ln375_6_fu_3642_p2 = (tmp_121_fu_3563_p3 | 11'd7);

assign or_ln375_7_fu_3653_p2 = (tmp_121_fu_3563_p3 | 11'd8);

assign or_ln375_8_fu_3664_p2 = (tmp_121_fu_3563_p3 | 11'd9);

assign or_ln375_9_fu_3675_p2 = (tmp_121_fu_3563_p3 | 11'd10);

assign or_ln375_fu_3576_p2 = (tmp_121_fu_3563_p3 | 11'd1);

assign p_V_3_fu_3412_p2 = (shr27_cast_reg_5802 + p_V_fu_644);

assign pool_width_V_fu_4527_p1 = shl_ln393_fu_4521_p2[4:0];

assign r_V_fu_2354_p1 = lshr_ln948_fu_2348_p2[2:0];

assign ret_V_17_fu_2429_p2 = (zext_ln1495_1_fu_2425_p1 + 3'd1);

assign ret_V_19_fu_2467_p2 = (ret_V_28_fu_2453_p3 | 3'd1);

assign ret_V_21_fu_2503_p2 = (zext_ln1495_4_fu_2499_p1 + 4'd1);

assign ret_V_22_fu_2531_p2 = (r_V_fu_2354_p1 | 3'd1);

assign ret_V_24_fu_2557_p2 = (zext_ln1495_6_fu_2553_p1 + 4'd1);

assign ret_V_26_fu_2362_p1 = lshr_ln948_fu_2348_p2[0:0];

assign ret_V_27_fu_2358_p1 = lshr_ln948_fu_2348_p2[1:0];

assign ret_V_28_fu_2453_p3 = {{tmp_276_fu_2445_p3}, {2'd0}};

assign ret_V_29_fu_2483_p4 = {{{tmp_276_fu_2445_p3}, {1'd0}}, {ret_V_26_fu_2362_p1}};

assign ret_V_30_fu_2242_p1 = o_index[0:0];

assign ret_V_fu_2403_p2 = (ret_V_27_fu_2358_p1 | 2'd1);

assign select_ln1019_fu_2380_p3 = ((ret_V_26_fu_2362_p1[0:0] == 1'b1) ? 4'd2 : 4'd1);

assign shl_ln196_fu_2268_p2 = 7'd1 << zext_ln196_fu_2264_p1;

assign shl_ln227_fu_2322_p2 = 7'd1 << zext_ln198_fu_2288_p1;

assign shl_ln2_fu_2292_p3 = {{log_width_V_fu_2250_p2}, {1'd0}};

assign shl_ln393_fu_4521_p2 = 6'd1 << zext_ln393_fu_4517_p1;

assign shl_ln930_10_fu_4748_p2 = zext_ln930_10_fu_4744_p1 << zext_ln198_reg_5253;

assign shl_ln930_11_fu_4768_p2 = zext_ln930_11_fu_4764_p1 << zext_ln198_reg_5253;

assign shl_ln930_1_fu_4568_p2 = zext_ln930_1_fu_4564_p1 << zext_ln198_reg_5253;

assign shl_ln930_2_fu_4588_p2 = zext_ln930_2_fu_4584_p1 << zext_ln198_reg_5253;

assign shl_ln930_3_fu_4608_p2 = zext_ln930_3_fu_4604_p1 << zext_ln198_reg_5253;

assign shl_ln930_4_fu_4628_p2 = zext_ln930_4_fu_4624_p1 << zext_ln198_reg_5253;

assign shl_ln930_5_fu_4648_p2 = zext_ln930_5_fu_4644_p1 << zext_ln198_reg_5253;

assign shl_ln930_6_fu_4668_p2 = zext_ln930_6_fu_4664_p1 << zext_ln198_reg_5253;

assign shl_ln930_7_fu_4688_p2 = zext_ln930_7_fu_4684_p1 << zext_ln198_reg_5253;

assign shl_ln930_8_fu_4708_p2 = zext_ln930_8_fu_4704_p1 << zext_ln198_reg_5253;

assign shl_ln930_9_fu_4728_p2 = zext_ln930_9_fu_4724_p1 << zext_ln198_reg_5253;

assign shl_ln930_fu_4548_p2 = zext_ln930_fu_4544_p1 << zext_ln198_reg_5253;

assign shl_ln_fu_2256_p3 = {{width_mode}, {1'd0}};

assign shr27_cast_fu_3326_p1 = empty_fu_3323_p1;

assign sub_i_i845_fu_3508_p2 = ($signed(empty_90_fu_3504_p1) + $signed(5'd31));

assign sub_ln455_fu_2338_p2 = ($signed(3'd4) - $signed(zext_ln186_fu_2246_p1));

assign tmp_120_fu_3313_p3 = {{d_i_idx}, {1'd0}};

assign tmp_121_fu_3563_p3 = {{w_V_fu_728}, {6'd0}};

assign tmp_122_fu_3514_p3 = {{sub_i_i845_fu_3508_p2}, {6'd0}};

assign tmp_276_fu_2445_p3 = lshr_ln948_fu_2348_p2[32'd2];

assign tmp_341_fu_2515_p4 = {{lshr_ln948_fu_2348_p2[2:1]}};

assign tmp_s_fu_2587_p3 = {{trunc_ln243_fu_2583_p1}, {6'd0}};

assign trunc_ln1027_fu_3487_p1 = m_V_reg_1880[0:0];

assign trunc_ln243_fu_2583_p1 = i_V_fu_640[4:0];

assign trunc_ln930_10_fu_4753_p1 = shl_ln930_10_fu_4748_p2[4:0];

assign trunc_ln930_11_fu_4773_p1 = shl_ln930_11_fu_4768_p2[4:0];

assign trunc_ln930_1_fu_4573_p1 = shl_ln930_1_fu_4568_p2[4:0];

assign trunc_ln930_2_fu_4593_p1 = shl_ln930_2_fu_4588_p2[4:0];

assign trunc_ln930_3_fu_4613_p1 = shl_ln930_3_fu_4608_p2[4:0];

assign trunc_ln930_4_fu_4633_p1 = shl_ln930_4_fu_4628_p2[4:0];

assign trunc_ln930_5_fu_4653_p1 = shl_ln930_5_fu_4648_p2[4:0];

assign trunc_ln930_6_fu_4673_p1 = shl_ln930_6_fu_4668_p2[4:0];

assign trunc_ln930_7_fu_4693_p1 = shl_ln930_7_fu_4688_p2[4:0];

assign trunc_ln930_8_fu_4713_p1 = shl_ln930_8_fu_4708_p2[4:0];

assign trunc_ln930_9_fu_4733_p1 = shl_ln930_9_fu_4728_p2[4:0];

assign trunc_ln930_fu_4553_p1 = shl_ln930_fu_4548_p2[4:0];

assign w_div_8_V_fu_2328_p4 = {{shl_ln227_fu_2322_p2[6:3]}};

assign words_per_image_V_cast_fu_3310_p1 = words_per_image_V_reg_5237;

assign words_per_image_V_fu_2274_p1 = shl_ln196_fu_2268_p2[4:0];

assign wrd_V_1_fu_3523_p2 = (wrd_V_reg_1857 + 8'd1);

assign wrd_V_2_fu_3535_p3 = ((icmp_ln1023_reg_5978[0:0] == 1'b1) ? wrd_V_1_fu_3523_p2 : 8'd0);

assign wrd_phase_V_1_fu_3529_p2 = (wrd_phase_V_reg_1845 + 8'd1);

assign wrd_phase_V_2_fu_3542_p3 = ((icmp_ln1023_reg_5978[0:0] == 1'b1) ? wrd_phase_V_1_fu_3529_p2 : wrd_phase_V_reg_1845);

assign wrd_phase_V_cast_fu_3477_p1 = wrd_phase_V_reg_1845;

assign wt_mem_V_address0 = grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_mem_V_address0;

assign wt_mem_V_ce0 = grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_mem_V_ce0;

assign xor_ln1019_1_fu_2574_p2 = (tmp_reg_5282 ^ 1'd1);

assign xor_ln1019_fu_2373_p2 = (ret_V_26_fu_2362_p1 ^ 1'd1);

assign zext_ln1027_fu_3347_p1 = p_V_fu_644;

assign zext_ln1495_1_fu_2425_p1 = ret_V_27_fu_2358_p1;

assign zext_ln1495_2_fu_2435_p1 = ret_V_17_fu_2429_p2;

assign zext_ln1495_3_fu_2473_p1 = ret_V_19_fu_2467_p2;

assign zext_ln1495_4_fu_2499_p1 = ret_V_29_fu_2483_p4;

assign zext_ln1495_5_fu_2537_p1 = ret_V_22_fu_2531_p2;

assign zext_ln1495_6_fu_2553_p1 = r_V_fu_2354_p1;

assign zext_ln1495_fu_2409_p1 = ret_V_fu_2403_p2;

assign zext_ln1789_fu_3320_p1 = words_per_image_V_reg_5237;

assign zext_ln186_fu_2246_p1 = width_mode;

assign zext_ln196_fu_2264_p1 = shl_ln_fu_2256_p3;

assign zext_ln198_1_fu_2300_p1 = shl_ln2_fu_2292_p3;

assign zext_ln198_fu_2288_p1 = log_width_V_fu_2250_p2;

assign zext_ln243_10_fu_2705_p1 = or_ln243_9_fu_2699_p2;

assign zext_ln243_11_fu_2716_p1 = or_ln243_10_fu_2710_p2;

assign zext_ln243_12_fu_2727_p1 = or_ln243_11_fu_2721_p2;

assign zext_ln243_13_fu_2738_p1 = or_ln243_12_fu_2732_p2;

assign zext_ln243_14_fu_2749_p1 = or_ln243_13_fu_2743_p2;

assign zext_ln243_15_fu_2760_p1 = or_ln243_14_fu_2754_p2;

assign zext_ln243_16_fu_2771_p1 = or_ln243_15_fu_2765_p2;

assign zext_ln243_17_fu_2782_p1 = or_ln243_16_fu_2776_p2;

assign zext_ln243_18_fu_2793_p1 = or_ln243_17_fu_2787_p2;

assign zext_ln243_19_fu_2804_p1 = or_ln243_18_fu_2798_p2;

assign zext_ln243_1_fu_2606_p1 = or_ln243_fu_2600_p2;

assign zext_ln243_20_fu_2815_p1 = or_ln243_19_fu_2809_p2;

assign zext_ln243_21_fu_2826_p1 = or_ln243_20_fu_2820_p2;

assign zext_ln243_22_fu_2837_p1 = or_ln243_21_fu_2831_p2;

assign zext_ln243_23_fu_2848_p1 = or_ln243_22_fu_2842_p2;

assign zext_ln243_24_fu_2859_p1 = or_ln243_23_fu_2853_p2;

assign zext_ln243_25_fu_2870_p1 = or_ln243_24_fu_2864_p2;

assign zext_ln243_26_fu_2881_p1 = or_ln243_25_fu_2875_p2;

assign zext_ln243_27_fu_2892_p1 = or_ln243_26_fu_2886_p2;

assign zext_ln243_28_fu_2903_p1 = or_ln243_27_fu_2897_p2;

assign zext_ln243_29_fu_2914_p1 = or_ln243_28_fu_2908_p2;

assign zext_ln243_2_fu_2617_p1 = or_ln243_1_fu_2611_p2;

assign zext_ln243_30_fu_2925_p1 = or_ln243_29_fu_2919_p2;

assign zext_ln243_31_fu_2936_p1 = or_ln243_30_fu_2930_p2;

assign zext_ln243_32_fu_2947_p1 = or_ln243_31_fu_2941_p2;

assign zext_ln243_33_fu_2958_p1 = or_ln243_32_fu_2952_p2;

assign zext_ln243_34_fu_2969_p1 = or_ln243_33_fu_2963_p2;

assign zext_ln243_35_fu_2980_p1 = or_ln243_34_fu_2974_p2;

assign zext_ln243_36_fu_2991_p1 = or_ln243_35_fu_2985_p2;

assign zext_ln243_37_fu_3002_p1 = or_ln243_36_fu_2996_p2;

assign zext_ln243_38_fu_3013_p1 = or_ln243_37_fu_3007_p2;

assign zext_ln243_39_fu_3024_p1 = or_ln243_38_fu_3018_p2;

assign zext_ln243_3_fu_2628_p1 = or_ln243_2_fu_2622_p2;

assign zext_ln243_40_fu_3035_p1 = or_ln243_39_fu_3029_p2;

assign zext_ln243_41_fu_3046_p1 = or_ln243_40_fu_3040_p2;

assign zext_ln243_42_fu_3057_p1 = or_ln243_41_fu_3051_p2;

assign zext_ln243_43_fu_3068_p1 = or_ln243_42_fu_3062_p2;

assign zext_ln243_44_fu_3079_p1 = or_ln243_43_fu_3073_p2;

assign zext_ln243_45_fu_3090_p1 = or_ln243_44_fu_3084_p2;

assign zext_ln243_46_fu_3101_p1 = or_ln243_45_fu_3095_p2;

assign zext_ln243_47_fu_3112_p1 = or_ln243_46_fu_3106_p2;

assign zext_ln243_48_fu_3123_p1 = or_ln243_47_fu_3117_p2;

assign zext_ln243_49_fu_3134_p1 = or_ln243_48_fu_3128_p2;

assign zext_ln243_4_fu_2639_p1 = or_ln243_3_fu_2633_p2;

assign zext_ln243_50_fu_3145_p1 = or_ln243_49_fu_3139_p2;

assign zext_ln243_51_fu_3156_p1 = or_ln243_50_fu_3150_p2;

assign zext_ln243_52_fu_3167_p1 = or_ln243_51_fu_3161_p2;

assign zext_ln243_53_fu_3178_p1 = or_ln243_52_fu_3172_p2;

assign zext_ln243_54_fu_3189_p1 = or_ln243_53_fu_3183_p2;

assign zext_ln243_55_fu_3200_p1 = or_ln243_54_fu_3194_p2;

assign zext_ln243_56_fu_3211_p1 = or_ln243_55_fu_3205_p2;

assign zext_ln243_57_fu_3222_p1 = or_ln243_56_fu_3216_p2;

assign zext_ln243_58_fu_3233_p1 = or_ln243_57_fu_3227_p2;

assign zext_ln243_59_fu_3244_p1 = or_ln243_58_fu_3238_p2;

assign zext_ln243_5_fu_2650_p1 = or_ln243_4_fu_2644_p2;

assign zext_ln243_60_fu_3255_p1 = or_ln243_59_fu_3249_p2;

assign zext_ln243_61_fu_3266_p1 = or_ln243_60_fu_3260_p2;

assign zext_ln243_62_fu_3277_p1 = or_ln243_61_fu_3271_p2;

assign zext_ln243_63_fu_3288_p1 = or_ln243_62_fu_3282_p2;

assign zext_ln243_6_fu_2661_p1 = or_ln243_5_fu_2655_p2;

assign zext_ln243_7_fu_2672_p1 = or_ln243_6_fu_2666_p2;

assign zext_ln243_8_fu_2683_p1 = or_ln243_7_fu_2677_p2;

assign zext_ln243_9_fu_2694_p1 = or_ln243_8_fu_2688_p2;

assign zext_ln243_fu_2595_p1 = tmp_s_fu_2587_p3;

assign zext_ln375_10_fu_3681_p1 = or_ln375_9_fu_3675_p2;

assign zext_ln375_11_fu_3692_p1 = or_ln375_10_fu_3686_p2;

assign zext_ln375_12_fu_3703_p1 = or_ln375_11_fu_3697_p2;

assign zext_ln375_13_fu_3751_p1 = or_ln375_12_fu_3746_p2;

assign zext_ln375_14_fu_3761_p1 = or_ln375_13_fu_3756_p2;

assign zext_ln375_15_fu_3771_p1 = or_ln375_14_fu_3766_p2;

assign zext_ln375_16_fu_3781_p1 = or_ln375_15_fu_3776_p2;

assign zext_ln375_17_fu_3791_p1 = or_ln375_16_fu_3786_p2;

assign zext_ln375_18_fu_3801_p1 = or_ln375_17_fu_3796_p2;

assign zext_ln375_19_fu_3811_p1 = or_ln375_18_fu_3806_p2;

assign zext_ln375_1_fu_3582_p1 = or_ln375_fu_3576_p2;

assign zext_ln375_20_fu_3821_p1 = or_ln375_19_fu_3816_p2;

assign zext_ln375_21_fu_3831_p1 = or_ln375_20_fu_3826_p2;

assign zext_ln375_22_fu_3841_p1 = or_ln375_21_fu_3836_p2;

assign zext_ln375_23_fu_3851_p1 = or_ln375_22_fu_3846_p2;

assign zext_ln375_24_fu_3861_p1 = or_ln375_23_fu_3856_p2;

assign zext_ln375_25_fu_3871_p1 = or_ln375_24_fu_3866_p2;

assign zext_ln375_26_fu_3881_p1 = or_ln375_25_fu_3876_p2;

assign zext_ln375_27_fu_3891_p1 = or_ln375_26_fu_3886_p2;

assign zext_ln375_28_fu_3901_p1 = or_ln375_27_fu_3896_p2;

assign zext_ln375_29_fu_3911_p1 = or_ln375_28_fu_3906_p2;

assign zext_ln375_2_fu_3593_p1 = or_ln375_1_fu_3587_p2;

assign zext_ln375_30_fu_3921_p1 = or_ln375_29_fu_3916_p2;

assign zext_ln375_31_fu_3931_p1 = or_ln375_30_fu_3926_p2;

assign zext_ln375_32_fu_3941_p1 = or_ln375_31_fu_3936_p2;

assign zext_ln375_33_fu_3951_p1 = or_ln375_32_fu_3946_p2;

assign zext_ln375_34_fu_3961_p1 = or_ln375_33_fu_3956_p2;

assign zext_ln375_35_fu_3971_p1 = or_ln375_34_fu_3966_p2;

assign zext_ln375_36_fu_3981_p1 = or_ln375_35_fu_3976_p2;

assign zext_ln375_37_fu_3991_p1 = or_ln375_36_fu_3986_p2;

assign zext_ln375_38_fu_4001_p1 = or_ln375_37_fu_3996_p2;

assign zext_ln375_39_fu_4011_p1 = or_ln375_38_fu_4006_p2;

assign zext_ln375_3_fu_3604_p1 = or_ln375_2_fu_3598_p2;

assign zext_ln375_40_fu_4021_p1 = or_ln375_39_fu_4016_p2;

assign zext_ln375_41_fu_4031_p1 = or_ln375_40_fu_4026_p2;

assign zext_ln375_42_fu_4041_p1 = or_ln375_41_fu_4036_p2;

assign zext_ln375_43_fu_4051_p1 = or_ln375_42_fu_4046_p2;

assign zext_ln375_44_fu_4061_p1 = or_ln375_43_fu_4056_p2;

assign zext_ln375_45_fu_4071_p1 = or_ln375_44_fu_4066_p2;

assign zext_ln375_46_fu_4081_p1 = or_ln375_45_fu_4076_p2;

assign zext_ln375_47_fu_4091_p1 = or_ln375_46_fu_4086_p2;

assign zext_ln375_48_fu_4101_p1 = or_ln375_47_fu_4096_p2;

assign zext_ln375_49_fu_4111_p1 = or_ln375_48_fu_4106_p2;

assign zext_ln375_4_fu_3615_p1 = or_ln375_3_fu_3609_p2;

assign zext_ln375_50_fu_4121_p1 = or_ln375_49_fu_4116_p2;

assign zext_ln375_51_fu_4131_p1 = or_ln375_50_fu_4126_p2;

assign zext_ln375_52_fu_4141_p1 = or_ln375_51_fu_4136_p2;

assign zext_ln375_53_fu_4151_p1 = or_ln375_52_fu_4146_p2;

assign zext_ln375_54_fu_4161_p1 = or_ln375_53_fu_4156_p2;

assign zext_ln375_55_fu_4171_p1 = or_ln375_54_fu_4166_p2;

assign zext_ln375_56_fu_4181_p1 = or_ln375_55_fu_4176_p2;

assign zext_ln375_57_fu_4191_p1 = or_ln375_56_fu_4186_p2;

assign zext_ln375_58_fu_4201_p1 = or_ln375_57_fu_4196_p2;

assign zext_ln375_59_fu_4211_p1 = or_ln375_58_fu_4206_p2;

assign zext_ln375_5_fu_3626_p1 = or_ln375_4_fu_3620_p2;

assign zext_ln375_60_fu_4221_p1 = or_ln375_59_fu_4216_p2;

assign zext_ln375_61_fu_4231_p1 = or_ln375_60_fu_4226_p2;

assign zext_ln375_62_fu_4241_p1 = or_ln375_61_fu_4236_p2;

assign zext_ln375_63_fu_4251_p1 = or_ln375_62_fu_4246_p2;

assign zext_ln375_6_fu_3637_p1 = or_ln375_5_fu_3631_p2;

assign zext_ln375_7_fu_3648_p1 = or_ln375_6_fu_3642_p2;

assign zext_ln375_8_fu_3659_p1 = or_ln375_7_fu_3653_p2;

assign zext_ln375_9_fu_3670_p1 = or_ln375_8_fu_3664_p2;

assign zext_ln375_fu_3571_p1 = tmp_121_fu_3563_p3;

assign zext_ln393_fu_4517_p1 = add_ln393_fu_4512_p2;

assign zext_ln930_10_fu_4744_p1 = lshr_ln948_11_fu_4738_p2;

assign zext_ln930_11_fu_4764_p1 = lshr_ln948_12_fu_4758_p2;

assign zext_ln930_1_fu_4564_p1 = lshr_ln948_2_fu_4558_p2;

assign zext_ln930_2_fu_4584_p1 = lshr_ln948_3_fu_4578_p2;

assign zext_ln930_3_fu_4604_p1 = lshr_ln948_4_fu_4598_p2;

assign zext_ln930_4_fu_4624_p1 = lshr_ln948_5_fu_4618_p2;

assign zext_ln930_5_fu_4644_p1 = lshr_ln948_6_fu_4638_p2;

assign zext_ln930_6_fu_4664_p1 = lshr_ln948_7_fu_4658_p2;

assign zext_ln930_7_fu_4684_p1 = lshr_ln948_8_fu_4678_p2;

assign zext_ln930_8_fu_4704_p1 = lshr_ln948_9_fu_4698_p2;

assign zext_ln930_9_fu_4724_p1 = lshr_ln948_10_fu_4718_p2;

assign zext_ln930_fu_4544_p1 = lshr_ln948_1_fu_4538_p2;

assign zext_ln948_fu_2344_p1 = sub_ln455_fu_2338_p2;

always @ (posedge ap_clk) begin
    zext_ln186_reg_5226[2] <= 1'b0;
    zext_ln198_reg_5253[6:3] <= 4'b0000;
    fixed_buffer_V_addr_1_reg_5342[5:0] <= 6'b000001;
    fixed_buffer_V_addr_2_reg_5347[5:0] <= 6'b000010;
    fixed_buffer_V_addr_3_reg_5352[5:0] <= 6'b000011;
    fixed_buffer_V_addr_4_reg_5357[5:0] <= 6'b000100;
    fixed_buffer_V_addr_5_reg_5362[5:0] <= 6'b000101;
    fixed_buffer_V_addr_6_reg_5367[5:0] <= 6'b000110;
    fixed_buffer_V_addr_7_reg_5372[5:0] <= 6'b000111;
    fixed_buffer_V_addr_8_reg_5377[5:0] <= 6'b001000;
    fixed_buffer_V_addr_9_reg_5382[5:0] <= 6'b001001;
    fixed_buffer_V_addr_10_reg_5387[5:0] <= 6'b001010;
    fixed_buffer_V_addr_11_reg_5392[5:0] <= 6'b001011;
    fixed_buffer_V_addr_12_reg_5397[5:0] <= 6'b001100;
    fixed_buffer_V_addr_13_reg_5402[5:0] <= 6'b001101;
    fixed_buffer_V_addr_14_reg_5407[5:0] <= 6'b001110;
    fixed_buffer_V_addr_15_reg_5412[5:0] <= 6'b001111;
    fixed_buffer_V_addr_16_reg_5417[5:0] <= 6'b010000;
    fixed_buffer_V_addr_17_reg_5422[5:0] <= 6'b010001;
    fixed_buffer_V_addr_18_reg_5427[5:0] <= 6'b010010;
    fixed_buffer_V_addr_19_reg_5432[5:0] <= 6'b010011;
    fixed_buffer_V_addr_20_reg_5437[5:0] <= 6'b010100;
    fixed_buffer_V_addr_21_reg_5442[5:0] <= 6'b010101;
    fixed_buffer_V_addr_22_reg_5447[5:0] <= 6'b010110;
    fixed_buffer_V_addr_23_reg_5452[5:0] <= 6'b010111;
    fixed_buffer_V_addr_24_reg_5457[5:0] <= 6'b011000;
    fixed_buffer_V_addr_25_reg_5462[5:0] <= 6'b011001;
    fixed_buffer_V_addr_26_reg_5467[5:0] <= 6'b011010;
    fixed_buffer_V_addr_27_reg_5472[5:0] <= 6'b011011;
    fixed_buffer_V_addr_28_reg_5477[5:0] <= 6'b011100;
    fixed_buffer_V_addr_29_reg_5482[5:0] <= 6'b011101;
    fixed_buffer_V_addr_30_reg_5487[5:0] <= 6'b011110;
    fixed_buffer_V_addr_31_reg_5492[5:0] <= 6'b011111;
    fixed_buffer_V_addr_32_reg_5497[5:0] <= 6'b100000;
    fixed_buffer_V_addr_33_reg_5502[5:0] <= 6'b100001;
    fixed_buffer_V_addr_34_reg_5507[5:0] <= 6'b100010;
    fixed_buffer_V_addr_35_reg_5512[5:0] <= 6'b100011;
    fixed_buffer_V_addr_36_reg_5517[5:0] <= 6'b100100;
    fixed_buffer_V_addr_37_reg_5522[5:0] <= 6'b100101;
    fixed_buffer_V_addr_38_reg_5527[5:0] <= 6'b100110;
    fixed_buffer_V_addr_39_reg_5532[5:0] <= 6'b100111;
    fixed_buffer_V_addr_40_reg_5537[5:0] <= 6'b101000;
    fixed_buffer_V_addr_41_reg_5542[5:0] <= 6'b101001;
    fixed_buffer_V_addr_42_reg_5547[5:0] <= 6'b101010;
    fixed_buffer_V_addr_43_reg_5552[5:0] <= 6'b101011;
    fixed_buffer_V_addr_44_reg_5557[5:0] <= 6'b101100;
    fixed_buffer_V_addr_45_reg_5562[5:0] <= 6'b101101;
    fixed_buffer_V_addr_46_reg_5567[5:0] <= 6'b101110;
    fixed_buffer_V_addr_47_reg_5572[5:0] <= 6'b101111;
    fixed_buffer_V_addr_48_reg_5577[5:0] <= 6'b110000;
    fixed_buffer_V_addr_49_reg_5582[5:0] <= 6'b110001;
    fixed_buffer_V_addr_50_reg_5587[5:0] <= 6'b110010;
    fixed_buffer_V_addr_51_reg_5592[5:0] <= 6'b110011;
    fixed_buffer_V_addr_52_reg_5597[5:0] <= 6'b110100;
    fixed_buffer_V_addr_53_reg_5602[5:0] <= 6'b110101;
    fixed_buffer_V_addr_54_reg_5607[5:0] <= 6'b110110;
    fixed_buffer_V_addr_55_reg_5612[5:0] <= 6'b110111;
    fixed_buffer_V_addr_56_reg_5617[5:0] <= 6'b111000;
    fixed_buffer_V_addr_57_reg_5622[5:0] <= 6'b111001;
    fixed_buffer_V_addr_58_reg_5627[5:0] <= 6'b111010;
    fixed_buffer_V_addr_59_reg_5632[5:0] <= 6'b111011;
    fixed_buffer_V_addr_60_reg_5637[5:0] <= 6'b111100;
    fixed_buffer_V_addr_61_reg_5642[5:0] <= 6'b111101;
    fixed_buffer_V_addr_62_reg_5647[5:0] <= 6'b111110;
    fixed_buffer_V_addr_63_reg_5652[5:0] <= 6'b111111;
    words_per_image_V_cast_reg_5787[7:5] <= 3'b000;
    tmp_120_reg_5792[0] <= 1'b0;
    zext_ln1789_reg_5797[11:5] <= 7'b0000000;
    shr27_cast_reg_5802[9:6] <= 4'b0000;
    tmp_122_reg_6092[5:0] <= 6'b000000;
    tmp_121_reg_6115[5:0] <= 6'b000000;
    fixed_buffer_V_addr_64_reg_6170[5:0] <= 6'b000000;
    fixed_buffer_V_addr_65_reg_6176[5:0] <= 6'b000001;
    fixed_buffer_V_addr_66_reg_6182[5:0] <= 6'b000010;
    fixed_buffer_V_addr_67_reg_6188[5:0] <= 6'b000011;
    fixed_buffer_V_addr_68_reg_6194[5:0] <= 6'b000100;
    fixed_buffer_V_addr_69_reg_6200[5:0] <= 6'b000101;
    fixed_buffer_V_addr_70_reg_6206[5:0] <= 6'b000110;
    fixed_buffer_V_addr_71_reg_6212[5:0] <= 6'b000111;
    fixed_buffer_V_addr_72_reg_6218[5:0] <= 6'b001000;
    fixed_buffer_V_addr_73_reg_6224[5:0] <= 6'b001001;
    fixed_buffer_V_addr_74_reg_6230[5:0] <= 6'b001010;
    fixed_buffer_V_addr_75_reg_6236[5:0] <= 6'b001011;
    fixed_buffer_V_addr_76_reg_6242[5:0] <= 6'b001100;
    fixed_buffer_V_addr_77_reg_6272[5:0] <= 6'b001101;
    fixed_buffer_V_addr_78_reg_6278[5:0] <= 6'b001110;
    fixed_buffer_V_addr_79_reg_6284[5:0] <= 6'b001111;
    fixed_buffer_V_addr_80_reg_6290[5:0] <= 6'b010000;
    fixed_buffer_V_addr_81_reg_6296[5:0] <= 6'b010001;
    fixed_buffer_V_addr_82_reg_6302[5:0] <= 6'b010010;
    fixed_buffer_V_addr_83_reg_6308[5:0] <= 6'b010011;
    fixed_buffer_V_addr_84_reg_6314[5:0] <= 6'b010100;
    fixed_buffer_V_addr_85_reg_6320[5:0] <= 6'b010101;
    fixed_buffer_V_addr_86_reg_6326[5:0] <= 6'b010110;
    fixed_buffer_V_addr_87_reg_6332[5:0] <= 6'b010111;
    fixed_buffer_V_addr_88_reg_6338[5:0] <= 6'b011000;
    fixed_buffer_V_addr_89_reg_6344[5:0] <= 6'b011001;
    fixed_buffer_V_addr_90_reg_6350[5:0] <= 6'b011010;
    fixed_buffer_V_addr_91_reg_6356[5:0] <= 6'b011011;
    fixed_buffer_V_addr_92_reg_6362[5:0] <= 6'b011100;
    fixed_buffer_V_addr_93_reg_6368[5:0] <= 6'b011101;
    fixed_buffer_V_addr_94_reg_6438[5:0] <= 6'b011110;
    fixed_buffer_V_addr_95_reg_6443[5:0] <= 6'b011111;
    fixed_buffer_V_addr_96_reg_6449[5:0] <= 6'b100000;
    fixed_buffer_V_addr_97_reg_6455[5:0] <= 6'b100001;
    fixed_buffer_V_addr_98_reg_6461[5:0] <= 6'b100010;
    fixed_buffer_V_addr_99_reg_6467[5:0] <= 6'b100011;
    fixed_buffer_V_addr_100_reg_6473[5:0] <= 6'b100100;
    fixed_buffer_V_addr_101_reg_6479[5:0] <= 6'b100101;
    fixed_buffer_V_addr_102_reg_6485[5:0] <= 6'b100110;
    fixed_buffer_V_addr_103_reg_6491[5:0] <= 6'b100111;
    fixed_buffer_V_addr_104_reg_6497[5:0] <= 6'b101000;
    fixed_buffer_V_addr_105_reg_6503[5:0] <= 6'b101001;
    fixed_buffer_V_addr_106_reg_6509[5:0] <= 6'b101010;
    fixed_buffer_V_addr_107_reg_6515[5:0] <= 6'b101011;
    fixed_buffer_V_addr_108_reg_6521[5:0] <= 6'b101100;
    fixed_buffer_V_addr_109_reg_6527[5:0] <= 6'b101101;
    fixed_buffer_V_addr_110_reg_6533[5:0] <= 6'b101110;
    fixed_buffer_V_addr_111_reg_6624[5:0] <= 6'b101111;
    fixed_buffer_V_addr_112_reg_6629[5:0] <= 6'b110000;
    fixed_buffer_V_addr_113_reg_6635[5:0] <= 6'b110001;
    fixed_buffer_V_addr_114_reg_6641[5:0] <= 6'b110010;
    fixed_buffer_V_addr_115_reg_6647[5:0] <= 6'b110011;
    fixed_buffer_V_addr_116_reg_6653[5:0] <= 6'b110100;
    fixed_buffer_V_addr_117_reg_6659[5:0] <= 6'b110101;
    fixed_buffer_V_addr_118_reg_6665[5:0] <= 6'b110110;
    fixed_buffer_V_addr_119_reg_6671[5:0] <= 6'b110111;
    fixed_buffer_V_addr_120_reg_6677[5:0] <= 6'b111000;
    fixed_buffer_V_addr_121_reg_6683[5:0] <= 6'b111001;
    fixed_buffer_V_addr_122_reg_6689[5:0] <= 6'b111010;
    fixed_buffer_V_addr_123_reg_6695[5:0] <= 6'b111011;
    fixed_buffer_V_addr_124_reg_6701[5:0] <= 6'b111100;
    fixed_buffer_V_addr_125_reg_6707[5:0] <= 6'b111101;
    fixed_buffer_V_addr_126_reg_6713[5:0] <= 6'b111110;
    fixed_buffer_V_addr_127_reg_6719[5:0] <= 6'b111111;
end

endmodule //top_bin_conv
