$date
	Mon Jun 12 16:43:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module siso_tb $end
$var wire 1 ! so $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ si $end
$scope module s $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 $ si $end
$var reg 1 ! so $end
$var reg 4 % tmp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
x$
1#
0"
x!
$end
#5
b0 %
1"
#10
0"
0$
0#
#15
0!
1"
#20
0"
1$
#23
0$
#25
b0 %
1$
1"
