
Rtos_Led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a460  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000338  0800a5f0  0800a5f0  0001a5f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a928  0800a928  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a928  0800a928  0001a928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a930  0800a930  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a930  0800a930  0001a930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a934  0800a934  0001a934  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800a938  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042a4  2000007c  0800a9b4  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004320  0800a9b4  00024320  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fb9d  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f3b  00000000  00000000  0003fc49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018e8  00000000  00000000  00043b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001770  00000000  00000000  00045470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004a99  00000000  00000000  00046be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b475  00000000  00000000  0004b679  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d712e  00000000  00000000  00066aee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013dc1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007228  00000000  00000000  0013dc6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a5d8 	.word	0x0800a5d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	0800a5d8 	.word	0x0800a5d8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 8000584:	b480      	push	{r7}
 8000586:	b089      	sub	sp, #36	; 0x24
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	e853 3f00 	ldrex	r3, [r3]
 8000596:	60bb      	str	r3, [r7, #8]
   return(result);
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	f043 0310 	orr.w	r3, r3, #16
 800059e:	61fb      	str	r3, [r7, #28]
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	69fa      	ldr	r2, [r7, #28]
 80005a4:	61ba      	str	r2, [r7, #24]
 80005a6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80005a8:	6979      	ldr	r1, [r7, #20]
 80005aa:	69ba      	ldr	r2, [r7, #24]
 80005ac:	e841 2300 	strex	r3, r2, [r1]
 80005b0:	613b      	str	r3, [r7, #16]
   return(result);
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d1e9      	bne.n	800058c <LL_USART_EnableIT_IDLE+0x8>
}
 80005b8:	bf00      	nop
 80005ba:	bf00      	nop
 80005bc:	3724      	adds	r7, #36	; 0x24
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
	...

080005c8 <setleds>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void setleds(uint16_t ledring) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	4603      	mov	r3, r0
 80005d0:	80fb      	strh	r3, [r7, #6]

	//uint16_t ledring = 0b1010101010101010;

	for (int i = 0; i < 16; i++) {
 80005d2:	2300      	movs	r3, #0
 80005d4:	60fb      	str	r3, [r7, #12]
 80005d6:	e01f      	b.n	8000618 <setleds+0x50>

		if (ledring & (1 << i)) {
 80005d8:	88fa      	ldrh	r2, [r7, #6]
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	fa42 f303 	asr.w	r3, r2, r3
 80005e0:	f003 0301 	and.w	r3, r3, #1
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d005      	beq.n	80005f4 <setleds+0x2c>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80005e8:	2201      	movs	r2, #1
 80005ea:	2120      	movs	r1, #32
 80005ec:	4815      	ldr	r0, [pc, #84]	; (8000644 <setleds+0x7c>)
 80005ee:	f001 fd2f 	bl	8002050 <HAL_GPIO_WritePin>
 80005f2:	e004      	b.n	80005fe <setleds+0x36>

		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80005f4:	2200      	movs	r2, #0
 80005f6:	2120      	movs	r1, #32
 80005f8:	4812      	ldr	r0, [pc, #72]	; (8000644 <setleds+0x7c>)
 80005fa:	f001 fd29 	bl	8002050 <HAL_GPIO_WritePin>
		}

		//SCK
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80005fe:	2201      	movs	r2, #1
 8000600:	2108      	movs	r1, #8
 8000602:	4810      	ldr	r0, [pc, #64]	; (8000644 <setleds+0x7c>)
 8000604:	f001 fd24 	bl	8002050 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000608:	2200      	movs	r2, #0
 800060a:	2108      	movs	r1, #8
 800060c:	480d      	ldr	r0, [pc, #52]	; (8000644 <setleds+0x7c>)
 800060e:	f001 fd1f 	bl	8002050 <HAL_GPIO_WritePin>
	for (int i = 0; i < 16; i++) {
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	3301      	adds	r3, #1
 8000616:	60fb      	str	r3, [r7, #12]
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	2b0f      	cmp	r3, #15
 800061c:	dddc      	ble.n	80005d8 <setleds+0x10>
		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);

	}

	//Latch
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800061e:	2201      	movs	r2, #1
 8000620:	2101      	movs	r1, #1
 8000622:	4808      	ldr	r0, [pc, #32]	; (8000644 <setleds+0x7c>)
 8000624:	f001 fd14 	bl	8002050 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000628:	2200      	movs	r2, #0
 800062a:	2101      	movs	r1, #1
 800062c:	4805      	ldr	r0, [pc, #20]	; (8000644 <setleds+0x7c>)
 800062e:	f001 fd0f 	bl	8002050 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000632:	2201      	movs	r2, #1
 8000634:	2101      	movs	r1, #1
 8000636:	4803      	ldr	r0, [pc, #12]	; (8000644 <setleds+0x7c>)
 8000638:	f001 fd0a 	bl	8002050 <HAL_GPIO_WritePin>
}
 800063c:	bf00      	nop
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	48000400 	.word	0x48000400

08000648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064c:	f000 ffed 	bl	800162a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000650:	f000 f85c 	bl	800070c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000654:	f000 f93a 	bl	80008cc <MX_GPIO_Init>
  MX_DMA_Init();
 8000658:	f000 f91a 	bl	8000890 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800065c:	f000 f8e8 	bl	8000830 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000660:	f000 f8b6 	bl	80007d0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000664:	f004 ffd6 	bl	8005614 <osKernelInitialize>
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of uartSema */
  uartSemaHandle = osSemaphoreNew(1, 1, &uartSema_attributes);
 8000668:	4a19      	ldr	r2, [pc, #100]	; (80006d0 <main+0x88>)
 800066a:	2101      	movs	r1, #1
 800066c:	2001      	movs	r0, #1
 800066e:	f005 f8ce 	bl	800580e <osSemaphoreNew>
 8000672:	4603      	mov	r3, r0
 8000674:	4a17      	ldr	r2, [pc, #92]	; (80006d4 <main+0x8c>)
 8000676:	6013      	str	r3, [r2, #0]

  /* creation of counterSema2 */
  counterSema2Handle = osSemaphoreNew(1, 1, &counterSema2_attributes);
 8000678:	4a17      	ldr	r2, [pc, #92]	; (80006d8 <main+0x90>)
 800067a:	2101      	movs	r1, #1
 800067c:	2001      	movs	r0, #1
 800067e:	f005 f8c6 	bl	800580e <osSemaphoreNew>
 8000682:	4603      	mov	r3, r0
 8000684:	4a15      	ldr	r2, [pc, #84]	; (80006dc <main+0x94>)
 8000686:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of RotaryEncoderQueue */
  RotaryEncoderQueueHandle = osMessageQueueNew (16, sizeof(InputEvent), &RotaryEncoderQueue_attributes);
 8000688:	4a15      	ldr	r2, [pc, #84]	; (80006e0 <main+0x98>)
 800068a:	2108      	movs	r1, #8
 800068c:	2010      	movs	r0, #16
 800068e:	f005 f9dd 	bl	8005a4c <osMessageQueueNew>
 8000692:	4603      	mov	r3, r0
 8000694:	4a13      	ldr	r2, [pc, #76]	; (80006e4 <main+0x9c>)
 8000696:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LedTask */
  LedTaskHandle = osThreadNew(StartLedTask, NULL, &LedTask_attributes);
 8000698:	4a13      	ldr	r2, [pc, #76]	; (80006e8 <main+0xa0>)
 800069a:	2100      	movs	r1, #0
 800069c:	4813      	ldr	r0, [pc, #76]	; (80006ec <main+0xa4>)
 800069e:	f005 f803 	bl	80056a8 <osThreadNew>
 80006a2:	4603      	mov	r3, r0
 80006a4:	4a12      	ldr	r2, [pc, #72]	; (80006f0 <main+0xa8>)
 80006a6:	6013      	str	r3, [r2, #0]

  /* creation of EncoderTask */
  EncoderTaskHandle = osThreadNew(StartEncoderTask, NULL, &EncoderTask_attributes);
 80006a8:	4a12      	ldr	r2, [pc, #72]	; (80006f4 <main+0xac>)
 80006aa:	2100      	movs	r1, #0
 80006ac:	4812      	ldr	r0, [pc, #72]	; (80006f8 <main+0xb0>)
 80006ae:	f004 fffb 	bl	80056a8 <osThreadNew>
 80006b2:	4603      	mov	r3, r0
 80006b4:	4a11      	ldr	r2, [pc, #68]	; (80006fc <main+0xb4>)
 80006b6:	6013      	str	r3, [r2, #0]

  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80006b8:	4a11      	ldr	r2, [pc, #68]	; (8000700 <main+0xb8>)
 80006ba:	2100      	movs	r1, #0
 80006bc:	4811      	ldr	r0, [pc, #68]	; (8000704 <main+0xbc>)
 80006be:	f004 fff3 	bl	80056a8 <osThreadNew>
 80006c2:	4603      	mov	r3, r0
 80006c4:	4a10      	ldr	r2, [pc, #64]	; (8000708 <main+0xc0>)
 80006c6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80006c8:	f004 ffc8 	bl	800565c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80006cc:	e7fe      	b.n	80006cc <main+0x84>
 80006ce:	bf00      	nop
 80006d0:	0800a828 	.word	0x0800a828
 80006d4:	20000840 	.word	0x20000840
 80006d8:	0800a838 	.word	0x0800a838
 80006dc:	20000894 	.word	0x20000894
 80006e0:	0800a810 	.word	0x0800a810
 80006e4:	2000076c 	.word	0x2000076c
 80006e8:	0800a7a4 	.word	0x0800a7a4
 80006ec:	08000d35 	.word	0x08000d35
 80006f0:	200001e8 	.word	0x200001e8
 80006f4:	0800a7c8 	.word	0x0800a7c8
 80006f8:	08000d99 	.word	0x08000d99
 80006fc:	200004a8 	.word	0x200004a8
 8000700:	0800a7ec 	.word	0x0800a7ec
 8000704:	08000f45 	.word	0x08000f45
 8000708:	20000768 	.word	0x20000768

0800070c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b096      	sub	sp, #88	; 0x58
 8000710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000712:	f107 0314 	add.w	r3, r7, #20
 8000716:	2244      	movs	r2, #68	; 0x44
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f008 fe5f 	bl	80093de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000720:	463b      	mov	r3, r7
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800072e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000732:	f001 fcc3 	bl	80020bc <HAL_PWREx_ControlVoltageScaling>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800073c:	f000 fc70 	bl	8001020 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000740:	f001 fc9e 	bl	8002080 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000744:	4b21      	ldr	r3, [pc, #132]	; (80007cc <SystemClock_Config+0xc0>)
 8000746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800074a:	4a20      	ldr	r2, [pc, #128]	; (80007cc <SystemClock_Config+0xc0>)
 800074c:	f023 0318 	bic.w	r3, r3, #24
 8000750:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000754:	2314      	movs	r3, #20
 8000756:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000758:	2301      	movs	r3, #1
 800075a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800075c:	2301      	movs	r3, #1
 800075e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000760:	2300      	movs	r3, #0
 8000762:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000764:	2360      	movs	r3, #96	; 0x60
 8000766:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000768:	2302      	movs	r3, #2
 800076a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800076c:	2301      	movs	r3, #1
 800076e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000770:	2301      	movs	r3, #1
 8000772:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000774:	2310      	movs	r3, #16
 8000776:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000778:	2307      	movs	r3, #7
 800077a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800077c:	2302      	movs	r3, #2
 800077e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000780:	2302      	movs	r3, #2
 8000782:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000784:	f107 0314 	add.w	r3, r7, #20
 8000788:	4618      	mov	r0, r3
 800078a:	f001 fced 	bl	8002168 <HAL_RCC_OscConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000794:	f000 fc44 	bl	8001020 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000798:	230f      	movs	r3, #15
 800079a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800079c:	2303      	movs	r3, #3
 800079e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a0:	2300      	movs	r3, #0
 80007a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a4:	2300      	movs	r3, #0
 80007a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007a8:	2300      	movs	r3, #0
 80007aa:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007ac:	463b      	mov	r3, r7
 80007ae:	2101      	movs	r1, #1
 80007b0:	4618      	mov	r0, r3
 80007b2:	f002 f8ed 	bl	8002990 <HAL_RCC_ClockConfig>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80007bc:	f000 fc30 	bl	8001020 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80007c0:	f002 fd32 	bl	8003228 <HAL_RCCEx_EnableMSIPLLMode>
}
 80007c4:	bf00      	nop
 80007c6:	3758      	adds	r7, #88	; 0x58
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	40021000 	.word	0x40021000

080007d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007d4:	4b14      	ldr	r3, [pc, #80]	; (8000828 <MX_USART1_UART_Init+0x58>)
 80007d6:	4a15      	ldr	r2, [pc, #84]	; (800082c <MX_USART1_UART_Init+0x5c>)
 80007d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007da:	4b13      	ldr	r3, [pc, #76]	; (8000828 <MX_USART1_UART_Init+0x58>)
 80007dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007e2:	4b11      	ldr	r3, [pc, #68]	; (8000828 <MX_USART1_UART_Init+0x58>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007e8:	4b0f      	ldr	r3, [pc, #60]	; (8000828 <MX_USART1_UART_Init+0x58>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007ee:	4b0e      	ldr	r3, [pc, #56]	; (8000828 <MX_USART1_UART_Init+0x58>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007f4:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <MX_USART1_UART_Init+0x58>)
 80007f6:	220c      	movs	r2, #12
 80007f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007fa:	4b0b      	ldr	r3, [pc, #44]	; (8000828 <MX_USART1_UART_Init+0x58>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000800:	4b09      	ldr	r3, [pc, #36]	; (8000828 <MX_USART1_UART_Init+0x58>)
 8000802:	2200      	movs	r2, #0
 8000804:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000806:	4b08      	ldr	r3, [pc, #32]	; (8000828 <MX_USART1_UART_Init+0x58>)
 8000808:	2200      	movs	r2, #0
 800080a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800080c:	4b06      	ldr	r3, [pc, #24]	; (8000828 <MX_USART1_UART_Init+0x58>)
 800080e:	2200      	movs	r2, #0
 8000810:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000812:	4805      	ldr	r0, [pc, #20]	; (8000828 <MX_USART1_UART_Init+0x58>)
 8000814:	f003 f88a 	bl	800392c <HAL_UART_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800081e:	f000 fbff 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	20000098 	.word	0x20000098
 800082c:	40013800 	.word	0x40013800

08000830 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000834:	4b14      	ldr	r3, [pc, #80]	; (8000888 <MX_USART2_UART_Init+0x58>)
 8000836:	4a15      	ldr	r2, [pc, #84]	; (800088c <MX_USART2_UART_Init+0x5c>)
 8000838:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800083a:	4b13      	ldr	r3, [pc, #76]	; (8000888 <MX_USART2_UART_Init+0x58>)
 800083c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000840:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000842:	4b11      	ldr	r3, [pc, #68]	; (8000888 <MX_USART2_UART_Init+0x58>)
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000848:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <MX_USART2_UART_Init+0x58>)
 800084a:	2200      	movs	r2, #0
 800084c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <MX_USART2_UART_Init+0x58>)
 8000850:	2200      	movs	r2, #0
 8000852:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000854:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <MX_USART2_UART_Init+0x58>)
 8000856:	220c      	movs	r2, #12
 8000858:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800085a:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <MX_USART2_UART_Init+0x58>)
 800085c:	2200      	movs	r2, #0
 800085e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000860:	4b09      	ldr	r3, [pc, #36]	; (8000888 <MX_USART2_UART_Init+0x58>)
 8000862:	2200      	movs	r2, #0
 8000864:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000866:	4b08      	ldr	r3, [pc, #32]	; (8000888 <MX_USART2_UART_Init+0x58>)
 8000868:	2200      	movs	r2, #0
 800086a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800086c:	4b06      	ldr	r3, [pc, #24]	; (8000888 <MX_USART2_UART_Init+0x58>)
 800086e:	2200      	movs	r2, #0
 8000870:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000872:	4805      	ldr	r0, [pc, #20]	; (8000888 <MX_USART2_UART_Init+0x58>)
 8000874:	f003 f85a 	bl	800392c <HAL_UART_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800087e:	f000 fbcf 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	2000011c 	.word	0x2000011c
 800088c:	40004400 	.word	0x40004400

08000890 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000896:	4b0c      	ldr	r3, [pc, #48]	; (80008c8 <MX_DMA_Init+0x38>)
 8000898:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800089a:	4a0b      	ldr	r2, [pc, #44]	; (80008c8 <MX_DMA_Init+0x38>)
 800089c:	f043 0301 	orr.w	r3, r3, #1
 80008a0:	6493      	str	r3, [r2, #72]	; 0x48
 80008a2:	4b09      	ldr	r3, [pc, #36]	; (80008c8 <MX_DMA_Init+0x38>)
 80008a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80008a6:	f003 0301 	and.w	r3, r3, #1
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2105      	movs	r1, #5
 80008b2:	200f      	movs	r0, #15
 80008b4:	f000 ffaa 	bl	800180c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80008b8:	200f      	movs	r0, #15
 80008ba:	f000 ffc3 	bl	8001844 <HAL_NVIC_EnableIRQ>

}
 80008be:	bf00      	nop
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40021000 	.word	0x40021000

080008cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b088      	sub	sp, #32
 80008d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d2:	f107 030c 	add.w	r3, r7, #12
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
 80008da:	605a      	str	r2, [r3, #4]
 80008dc:	609a      	str	r2, [r3, #8]
 80008de:	60da      	str	r2, [r3, #12]
 80008e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e2:	4b2a      	ldr	r3, [pc, #168]	; (800098c <MX_GPIO_Init+0xc0>)
 80008e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e6:	4a29      	ldr	r2, [pc, #164]	; (800098c <MX_GPIO_Init+0xc0>)
 80008e8:	f043 0304 	orr.w	r3, r3, #4
 80008ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ee:	4b27      	ldr	r3, [pc, #156]	; (800098c <MX_GPIO_Init+0xc0>)
 80008f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f2:	f003 0304 	and.w	r3, r3, #4
 80008f6:	60bb      	str	r3, [r7, #8]
 80008f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fa:	4b24      	ldr	r3, [pc, #144]	; (800098c <MX_GPIO_Init+0xc0>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fe:	4a23      	ldr	r2, [pc, #140]	; (800098c <MX_GPIO_Init+0xc0>)
 8000900:	f043 0301 	orr.w	r3, r3, #1
 8000904:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000906:	4b21      	ldr	r3, [pc, #132]	; (800098c <MX_GPIO_Init+0xc0>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090a:	f003 0301 	and.w	r3, r3, #1
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000912:	4b1e      	ldr	r3, [pc, #120]	; (800098c <MX_GPIO_Init+0xc0>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000916:	4a1d      	ldr	r2, [pc, #116]	; (800098c <MX_GPIO_Init+0xc0>)
 8000918:	f043 0302 	orr.w	r3, r3, #2
 800091c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800091e:	4b1b      	ldr	r3, [pc, #108]	; (800098c <MX_GPIO_Init+0xc0>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000922:	f003 0302 	and.w	r3, r3, #2
 8000926:	603b      	str	r3, [r7, #0]
 8000928:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|LD3_Pin|GPIO_PIN_5, GPIO_PIN_RESET);
 800092a:	2200      	movs	r2, #0
 800092c:	2129      	movs	r1, #41	; 0x29
 800092e:	4818      	ldr	r0, [pc, #96]	; (8000990 <MX_GPIO_Init+0xc4>)
 8000930:	f001 fb8e 	bl	8002050 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000934:	2309      	movs	r3, #9
 8000936:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000938:	2300      	movs	r3, #0
 800093a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000940:	f107 030c 	add.w	r3, r7, #12
 8000944:	4619      	mov	r1, r3
 8000946:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800094a:	f001 f9ff 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 LD3_Pin PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD3_Pin|GPIO_PIN_5;
 800094e:	2329      	movs	r3, #41	; 0x29
 8000950:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000952:	2301      	movs	r3, #1
 8000954:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000956:	2300      	movs	r3, #0
 8000958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095a:	2300      	movs	r3, #0
 800095c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800095e:	f107 030c 	add.w	r3, r7, #12
 8000962:	4619      	mov	r1, r3
 8000964:	480a      	ldr	r0, [pc, #40]	; (8000990 <MX_GPIO_Init+0xc4>)
 8000966:	f001 f9f1 	bl	8001d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800096a:	2302      	movs	r3, #2
 800096c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800096e:	2300      	movs	r3, #0
 8000970:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000976:	f107 030c 	add.w	r3, r7, #12
 800097a:	4619      	mov	r1, r3
 800097c:	4804      	ldr	r0, [pc, #16]	; (8000990 <MX_GPIO_Init+0xc4>)
 800097e:	f001 f9e5 	bl	8001d4c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000982:	bf00      	nop
 8000984:	3720      	adds	r7, #32
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40021000 	.word	0x40021000
 8000990:	48000400 	.word	0x48000400

08000994 <SendATCommand>:

/* USER CODE BEGIN 4 */

void SendATCommand(char *command) {
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	// The command sent MUST NOT contain a newline, otherwise it might be error-prone
	uint8_t cmd_length = strlen(command); // If your string is not NULL-Terminated this will cause errors!
 800099c:	6878      	ldr	r0, [r7, #4]
 800099e:	f7ff fc17 	bl	80001d0 <strlen>
 80009a2:	4603      	mov	r3, r0
 80009a4:	73fb      	strb	r3, [r7, #15]
	uint8_t *buffer = (uint8_t*)pvPortMalloc(sizeof(char)*cmd_length+2);
 80009a6:	7bfb      	ldrb	r3, [r7, #15]
 80009a8:	3302      	adds	r3, #2
 80009aa:	4618      	mov	r0, r3
 80009ac:	f008 f9ec 	bl	8008d88 <pvPortMalloc>
 80009b0:	60b8      	str	r0, [r7, #8]
	strncpy((char*)buffer, command, cmd_length);
 80009b2:	7bfb      	ldrb	r3, [r7, #15]
 80009b4:	461a      	mov	r2, r3
 80009b6:	6879      	ldr	r1, [r7, #4]
 80009b8:	68b8      	ldr	r0, [r7, #8]
 80009ba:	f008 feb6 	bl	800972a <strncpy>
	buffer[cmd_length] = '\r';
 80009be:	7bfb      	ldrb	r3, [r7, #15]
 80009c0:	68ba      	ldr	r2, [r7, #8]
 80009c2:	4413      	add	r3, r2
 80009c4:	220d      	movs	r2, #13
 80009c6:	701a      	strb	r2, [r3, #0]
	buffer[cmd_length+1] = '\n';
 80009c8:	7bfb      	ldrb	r3, [r7, #15]
 80009ca:	3301      	adds	r3, #1
 80009cc:	68ba      	ldr	r2, [r7, #8]
 80009ce:	4413      	add	r3, r2
 80009d0:	220a      	movs	r2, #10
 80009d2:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, cmd_length+2, HAL_MAX_DELAY);
 80009d4:	7bfb      	ldrb	r3, [r7, #15]
 80009d6:	b29b      	uxth	r3, r3
 80009d8:	3302      	adds	r3, #2
 80009da:	b29a      	uxth	r2, r3
 80009dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80009e0:	68b9      	ldr	r1, [r7, #8]
 80009e2:	4805      	ldr	r0, [pc, #20]	; (80009f8 <SendATCommand+0x64>)
 80009e4:	f002 fff0 	bl	80039c8 <HAL_UART_Transmit>
	vPortFree(buffer);
 80009e8:	68b8      	ldr	r0, [r7, #8]
 80009ea:	f008 fa99 	bl	8008f20 <vPortFree>
}
 80009ee:	bf00      	nop
 80009f0:	3710      	adds	r7, #16
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	20000098 	.word	0x20000098

080009fc <StartTcpServer>:

void StartTcpServer(void) {
 80009fc:	b5b0      	push	{r4, r5, r7, lr}
 80009fe:	af00      	add	r7, sp, #0
	/* Debugging by jD */
	strcpy((char*)uart1Buffer, "connecnt to tcp server!\n\r");
 8000a00:	4a2c      	ldr	r2, [pc, #176]	; (8000ab4 <StartTcpServer+0xb8>)
 8000a02:	4b2d      	ldr	r3, [pc, #180]	; (8000ab8 <StartTcpServer+0xbc>)
 8000a04:	4614      	mov	r4, r2
 8000a06:	461d      	mov	r5, r3
 8000a08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a10:	c403      	stmia	r4!, {r0, r1}
 8000a12:	8022      	strh	r2, [r4, #0]
	// semaComment
	if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000a14:	4b29      	ldr	r3, [pc, #164]	; (8000abc <StartTcpServer+0xc0>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	210a      	movs	r1, #10
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f004 ff80 	bl	8005920 <osSemaphoreAcquire>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d10f      	bne.n	8000a46 <StartTcpServer+0x4a>
		HAL_UART_Transmit(&huart2, uart1Buffer, strlen((char*)uart1Buffer), HAL_MAX_DELAY);
 8000a26:	4823      	ldr	r0, [pc, #140]	; (8000ab4 <StartTcpServer+0xb8>)
 8000a28:	f7ff fbd2 	bl	80001d0 <strlen>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	b29a      	uxth	r2, r3
 8000a30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a34:	491f      	ldr	r1, [pc, #124]	; (8000ab4 <StartTcpServer+0xb8>)
 8000a36:	4822      	ldr	r0, [pc, #136]	; (8000ac0 <StartTcpServer+0xc4>)
 8000a38:	f002 ffc6 	bl	80039c8 <HAL_UART_Transmit>
		osSemaphoreRelease(uartSemaHandle);
 8000a3c:	4b1f      	ldr	r3, [pc, #124]	; (8000abc <StartTcpServer+0xc0>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4618      	mov	r0, r3
 8000a42:	f004 ffbf 	bl	80059c4 <osSemaphoreRelease>
	}
	strcpy((char*)uart1Buffer, "\0");
 8000a46:	4b1b      	ldr	r3, [pc, #108]	; (8000ab4 <StartTcpServer+0xb8>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	701a      	strb	r2, [r3, #0]

	// Configure Station+AP Mode
	SendATCommand("AT+CWMODE=1");
 8000a4c:	481d      	ldr	r0, [pc, #116]	; (8000ac4 <StartTcpServer+0xc8>)
 8000a4e:	f7ff ffa1 	bl	8000994 <SendATCommand>
	osDelay(2000);
 8000a52:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000a56:	f004 febf 	bl	80057d8 <osDelay>

	SendATCommand("AT+CIPSTA=\"192.168.5.10\"");
 8000a5a:	481b      	ldr	r0, [pc, #108]	; (8000ac8 <StartTcpServer+0xcc>)
 8000a5c:	f7ff ff9a 	bl	8000994 <SendATCommand>
	osDelay(1000);
 8000a60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a64:	f004 feb8 	bl	80057d8 <osDelay>

	// connect to tcp server
	SendATCommand("AT+CWJAP=\"TheDrive\",\"1234567890\"");
 8000a68:	4818      	ldr	r0, [pc, #96]	; (8000acc <StartTcpServer+0xd0>)
 8000a6a:	f7ff ff93 	bl	8000994 <SendATCommand>
	osDelay(3000);
 8000a6e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000a72:	f004 feb1 	bl	80057d8 <osDelay>

	SendATCommand("AT+CIPSTART=\"TCP\",\"192.168.5.5\",80");
 8000a76:	4816      	ldr	r0, [pc, #88]	; (8000ad0 <StartTcpServer+0xd4>)
 8000a78:	f7ff ff8c 	bl	8000994 <SendATCommand>
	osDelay(1000);
 8000a7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a80:	f004 feaa 	bl	80057d8 <osDelay>

	// Gets the Local IP Address
	SendATCommand("AT+CIFSR");
 8000a84:	4813      	ldr	r0, [pc, #76]	; (8000ad4 <StartTcpServer+0xd8>)
 8000a86:	f7ff ff85 	bl	8000994 <SendATCommand>
	osDelay(1000);
 8000a8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a8e:	f004 fea3 	bl	80057d8 <osDelay>

	// AT+CIPSEND=0,4
	SendATCommand("AT+CIPSEND=4");
 8000a92:	4811      	ldr	r0, [pc, #68]	; (8000ad8 <StartTcpServer+0xdc>)
 8000a94:	f7ff ff7e 	bl	8000994 <SendATCommand>
	osDelay(1000);
 8000a98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a9c:	f004 fe9c 	bl	80057d8 <osDelay>

	SendATCommand("test");
 8000aa0:	480e      	ldr	r0, [pc, #56]	; (8000adc <StartTcpServer+0xe0>)
 8000aa2:	f7ff ff77 	bl	8000994 <SendATCommand>
	osDelay(1000);
 8000aa6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000aaa:	f004 fe95 	bl	80057d8 <osDelay>
}
 8000aae:	bf00      	nop
 8000ab0:	bdb0      	pop	{r4, r5, r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	200008e8 	.word	0x200008e8
 8000ab8:	0800a650 	.word	0x0800a650
 8000abc:	20000840 	.word	0x20000840
 8000ac0:	2000011c 	.word	0x2000011c
 8000ac4:	0800a66c 	.word	0x0800a66c
 8000ac8:	0800a678 	.word	0x0800a678
 8000acc:	0800a694 	.word	0x0800a694
 8000ad0:	0800a6b8 	.word	0x0800a6b8
 8000ad4:	0800a6dc 	.word	0x0800a6dc
 8000ad8:	0800a6e8 	.word	0x0800a6e8
 8000adc:	0800a6f8 	.word	0x0800a6f8

08000ae0 <UartHandlerTask>:

void UartHandlerTask(void *argument) {
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
	uint32_t ulNotificationValue;
	static size_t old_pos = 0;  // Track the position of last character processed

	while(1) {
		// Wait for a task notification indicating an uart event
		if(xTaskNotifyWait(0x00, UINT32_MAX, &ulNotificationValue, portMAX_DELAY) == pdPASS) {
 8000ae8:	f107 020c 	add.w	r2, r7, #12
 8000aec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000af0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000af4:	2000      	movs	r0, #0
 8000af6:	f007 fa15 	bl	8007f24 <xTaskNotifyWait>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d1f3      	bne.n	8000ae8 <UartHandlerTask+0x8>

			if(ulNotificationValue & UART1_IDLE_EVENT) { // Received message from UART1
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	f003 0301 	and.w	r3, r3, #1
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d068      	beq.n	8000bdc <UartHandlerTask+0xfc>

				size_t new_pos = BUFFER_SIZE - huart1.hdmarx->Instance->CNDTR; // huart1->hdmarx->Instance->CNDTR;  // Compute the new position in the buffer
 8000b0a:	4b67      	ldr	r3, [pc, #412]	; (8000ca8 <UartHandlerTask+0x1c8>)
 8000b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8000b16:	617b      	str	r3, [r7, #20]
				size_t length;

				if(new_pos != old_pos) { // Check if any new data is received
 8000b18:	4b64      	ldr	r3, [pc, #400]	; (8000cac <UartHandlerTask+0x1cc>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	697a      	ldr	r2, [r7, #20]
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d05c      	beq.n	8000bdc <UartHandlerTask+0xfc>
					// The transmissions here are also in blocking mode, otherwise output is cutoff!
					// If received data is BIGGER than buffer size, then output will be cutoff! (=> Increase buffer size)

					if (new_pos > old_pos) { // If data does not wrap around the buffer
 8000b22:	4b62      	ldr	r3, [pc, #392]	; (8000cac <UartHandlerTask+0x1cc>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	697a      	ldr	r2, [r7, #20]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	d91e      	bls.n	8000b6a <UartHandlerTask+0x8a>
						length = new_pos - old_pos;
 8000b2c:	4b5f      	ldr	r3, [pc, #380]	; (8000cac <UartHandlerTask+0x1cc>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	697a      	ldr	r2, [r7, #20]
 8000b32:	1ad3      	subs	r3, r2, r3
 8000b34:	613b      	str	r3, [r7, #16]
						// Process your data => uart1Buffer[old_pos] TO uart1Buffer[old_pos+length] == Received DATA

						// semaComment
						if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000b36:	4b5e      	ldr	r3, [pc, #376]	; (8000cb0 <UartHandlerTask+0x1d0>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	210a      	movs	r1, #10
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f004 feef 	bl	8005920 <osSemaphoreAcquire>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d146      	bne.n	8000bd6 <UartHandlerTask+0xf6>
							HAL_UART_Transmit(&huart2, &uart1Buffer[old_pos], length, HAL_MAX_DELAY);
 8000b48:	4b58      	ldr	r3, [pc, #352]	; (8000cac <UartHandlerTask+0x1cc>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a59      	ldr	r2, [pc, #356]	; (8000cb4 <UartHandlerTask+0x1d4>)
 8000b4e:	1899      	adds	r1, r3, r2
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	b29a      	uxth	r2, r3
 8000b54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b58:	4857      	ldr	r0, [pc, #348]	; (8000cb8 <UartHandlerTask+0x1d8>)
 8000b5a:	f002 ff35 	bl	80039c8 <HAL_UART_Transmit>
							osSemaphoreRelease(uartSemaHandle);
 8000b5e:	4b54      	ldr	r3, [pc, #336]	; (8000cb0 <UartHandlerTask+0x1d0>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4618      	mov	r0, r3
 8000b64:	f004 ff2e 	bl	80059c4 <osSemaphoreRelease>
 8000b68:	e035      	b.n	8000bd6 <UartHandlerTask+0xf6>

					} else { // If data wraps around the buffer
						// If you process data in here, you'll need to partially construct your data

						// First transmit the data until the end of the buffer
						length = BUFFER_SIZE - old_pos;
 8000b6a:	4b50      	ldr	r3, [pc, #320]	; (8000cac <UartHandlerTask+0x1cc>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8000b72:	613b      	str	r3, [r7, #16]

						// semaComment
						if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000b74:	4b4e      	ldr	r3, [pc, #312]	; (8000cb0 <UartHandlerTask+0x1d0>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	210a      	movs	r1, #10
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f004 fed0 	bl	8005920 <osSemaphoreAcquire>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d10f      	bne.n	8000ba6 <UartHandlerTask+0xc6>
							HAL_UART_Transmit(&huart2, &uart1Buffer[old_pos], length, HAL_MAX_DELAY);
 8000b86:	4b49      	ldr	r3, [pc, #292]	; (8000cac <UartHandlerTask+0x1cc>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a4a      	ldr	r2, [pc, #296]	; (8000cb4 <UartHandlerTask+0x1d4>)
 8000b8c:	1899      	adds	r1, r3, r2
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	b29a      	uxth	r2, r3
 8000b92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b96:	4848      	ldr	r0, [pc, #288]	; (8000cb8 <UartHandlerTask+0x1d8>)
 8000b98:	f002 ff16 	bl	80039c8 <HAL_UART_Transmit>
							osSemaphoreRelease(uartSemaHandle);
 8000b9c:	4b44      	ldr	r3, [pc, #272]	; (8000cb0 <UartHandlerTask+0x1d0>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f004 ff0f 	bl	80059c4 <osSemaphoreRelease>
						}

						// Then transmit the remaining data from the beginning of the buffer
						length = new_pos;
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	613b      	str	r3, [r7, #16]

						// semaComment
						if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000baa:	4b41      	ldr	r3, [pc, #260]	; (8000cb0 <UartHandlerTask+0x1d0>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	210a      	movs	r1, #10
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f004 feb5 	bl	8005920 <osSemaphoreAcquire>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d10c      	bne.n	8000bd6 <UartHandlerTask+0xf6>
							HAL_UART_Transmit(&huart2, uart1Buffer, length, HAL_MAX_DELAY);
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	b29a      	uxth	r2, r3
 8000bc0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bc4:	493b      	ldr	r1, [pc, #236]	; (8000cb4 <UartHandlerTask+0x1d4>)
 8000bc6:	483c      	ldr	r0, [pc, #240]	; (8000cb8 <UartHandlerTask+0x1d8>)
 8000bc8:	f002 fefe 	bl	80039c8 <HAL_UART_Transmit>
							osSemaphoreRelease(uartSemaHandle);
 8000bcc:	4b38      	ldr	r3, [pc, #224]	; (8000cb0 <UartHandlerTask+0x1d0>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f004 fef7 	bl	80059c4 <osSemaphoreRelease>
						}
					}

					old_pos = new_pos;  // Update the position of the last character processed
 8000bd6:	4a35      	ldr	r2, [pc, #212]	; (8000cac <UartHandlerTask+0x1cc>)
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	6013      	str	r3, [r2, #0]
				}
			}

			if (ulNotificationValue & UART2_EVENT) { // Received CHARACTER from UART2
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	f003 0302 	and.w	r3, r3, #2
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d080      	beq.n	8000ae8 <UartHandlerTask+0x8>
				char c = (char)uart2_rx_char;
 8000be6:	4b35      	ldr	r3, [pc, #212]	; (8000cbc <UartHandlerTask+0x1dc>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	72fb      	strb	r3, [r7, #11]

				// Echo back the character to the terminal
				// semaComment
				if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000bec:	4b30      	ldr	r3, [pc, #192]	; (8000cb0 <UartHandlerTask+0x1d0>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	210a      	movs	r1, #10
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f004 fe94 	bl	8005920 <osSemaphoreAcquire>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d10b      	bne.n	8000c16 <UartHandlerTask+0x136>
					HAL_UART_Transmit_IT(&huart2, (uint8_t*)&c, 1);
 8000bfe:	f107 030b 	add.w	r3, r7, #11
 8000c02:	2201      	movs	r2, #1
 8000c04:	4619      	mov	r1, r3
 8000c06:	482c      	ldr	r0, [pc, #176]	; (8000cb8 <UartHandlerTask+0x1d8>)
 8000c08:	f002 ff72 	bl	8003af0 <HAL_UART_Transmit_IT>
					osSemaphoreRelease(uartSemaHandle);
 8000c0c:	4b28      	ldr	r3, [pc, #160]	; (8000cb0 <UartHandlerTask+0x1d0>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4618      	mov	r0, r3
 8000c12:	f004 fed7 	bl	80059c4 <osSemaphoreRelease>
				}

				// If newline, forward the buffer to UART1 and reset buffer
				if(c == '\r') {
 8000c16:	7afb      	ldrb	r3, [r7, #11]
 8000c18:	2b0d      	cmp	r3, #13
 8000c1a:	d13a      	bne.n	8000c92 <UartHandlerTask+0x1b2>
					uart2Buffer[uart2BufferIndex++] = '\r';
 8000c1c:	4b28      	ldr	r3, [pc, #160]	; (8000cc0 <UartHandlerTask+0x1e0>)
 8000c1e:	881b      	ldrh	r3, [r3, #0]
 8000c20:	1c5a      	adds	r2, r3, #1
 8000c22:	b291      	uxth	r1, r2
 8000c24:	4a26      	ldr	r2, [pc, #152]	; (8000cc0 <UartHandlerTask+0x1e0>)
 8000c26:	8011      	strh	r1, [r2, #0]
 8000c28:	461a      	mov	r2, r3
 8000c2a:	4b26      	ldr	r3, [pc, #152]	; (8000cc4 <UartHandlerTask+0x1e4>)
 8000c2c:	210d      	movs	r1, #13
 8000c2e:	5499      	strb	r1, [r3, r2]
					uart2Buffer[uart2BufferIndex++] = '\n';
 8000c30:	4b23      	ldr	r3, [pc, #140]	; (8000cc0 <UartHandlerTask+0x1e0>)
 8000c32:	881b      	ldrh	r3, [r3, #0]
 8000c34:	1c5a      	adds	r2, r3, #1
 8000c36:	b291      	uxth	r1, r2
 8000c38:	4a21      	ldr	r2, [pc, #132]	; (8000cc0 <UartHandlerTask+0x1e0>)
 8000c3a:	8011      	strh	r1, [r2, #0]
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	4b21      	ldr	r3, [pc, #132]	; (8000cc4 <UartHandlerTask+0x1e4>)
 8000c40:	210a      	movs	r1, #10
 8000c42:	5499      	strb	r1, [r3, r2]

					// semaComment
					if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000c44:	4b1a      	ldr	r3, [pc, #104]	; (8000cb0 <UartHandlerTask+0x1d0>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	210a      	movs	r1, #10
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f004 fe68 	bl	8005920 <osSemaphoreAcquire>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d10b      	bne.n	8000c6e <UartHandlerTask+0x18e>
						HAL_UART_Transmit_IT(&huart2, (uint8_t*)newLine, 2);
 8000c56:	4b1c      	ldr	r3, [pc, #112]	; (8000cc8 <UartHandlerTask+0x1e8>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	2202      	movs	r2, #2
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	4816      	ldr	r0, [pc, #88]	; (8000cb8 <UartHandlerTask+0x1d8>)
 8000c60:	f002 ff46 	bl	8003af0 <HAL_UART_Transmit_IT>
						osSemaphoreRelease(uartSemaHandle);
 8000c64:	4b12      	ldr	r3, [pc, #72]	; (8000cb0 <UartHandlerTask+0x1d0>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f004 feab 	bl	80059c4 <osSemaphoreRelease>
					}

					// This call will be made in blocking mode, because we'll clear the buffer!
					HAL_UART_Transmit(&huart1, uart2Buffer, uart2BufferIndex, HAL_MAX_DELAY);
 8000c6e:	4b14      	ldr	r3, [pc, #80]	; (8000cc0 <UartHandlerTask+0x1e0>)
 8000c70:	881a      	ldrh	r2, [r3, #0]
 8000c72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c76:	4913      	ldr	r1, [pc, #76]	; (8000cc4 <UartHandlerTask+0x1e4>)
 8000c78:	480b      	ldr	r0, [pc, #44]	; (8000ca8 <UartHandlerTask+0x1c8>)
 8000c7a:	f002 fea5 	bl	80039c8 <HAL_UART_Transmit>
					memset(uart2Buffer, 0, BUFFER_SIZE);
 8000c7e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c82:	2100      	movs	r1, #0
 8000c84:	480f      	ldr	r0, [pc, #60]	; (8000cc4 <UartHandlerTask+0x1e4>)
 8000c86:	f008 fbaa 	bl	80093de <memset>
					uart2BufferIndex = 0;
 8000c8a:	4b0d      	ldr	r3, [pc, #52]	; (8000cc0 <UartHandlerTask+0x1e0>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	801a      	strh	r2, [r3, #0]
 8000c90:	e72a      	b.n	8000ae8 <UartHandlerTask+0x8>

					// Hier kommt Code rein

				} else {
					// Add character to buffer
					uart2Buffer[uart2BufferIndex++] = c;
 8000c92:	4b0b      	ldr	r3, [pc, #44]	; (8000cc0 <UartHandlerTask+0x1e0>)
 8000c94:	881b      	ldrh	r3, [r3, #0]
 8000c96:	1c5a      	adds	r2, r3, #1
 8000c98:	b291      	uxth	r1, r2
 8000c9a:	4a09      	ldr	r2, [pc, #36]	; (8000cc0 <UartHandlerTask+0x1e0>)
 8000c9c:	8011      	strh	r1, [r2, #0]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	7af9      	ldrb	r1, [r7, #11]
 8000ca2:	4b08      	ldr	r3, [pc, #32]	; (8000cc4 <UartHandlerTask+0x1e4>)
 8000ca4:	5499      	strb	r1, [r3, r2]
		if(xTaskNotifyWait(0x00, UINT32_MAX, &ulNotificationValue, portMAX_DELAY) == pdPASS) {
 8000ca6:	e71f      	b.n	8000ae8 <UartHandlerTask+0x8>
 8000ca8:	20000098 	.word	0x20000098
 8000cac:	200028f0 	.word	0x200028f0
 8000cb0:	20000840 	.word	0x20000840
 8000cb4:	200008e8 	.word	0x200008e8
 8000cb8:	2000011c 	.word	0x2000011c
 8000cbc:	200028ea 	.word	0x200028ea
 8000cc0:	200028e8 	.word	0x200028e8
 8000cc4:	200018e8 	.word	0x200018e8
 8000cc8:	20000004 	.word	0x20000004

08000ccc <HAL_UART_RxCpltCallback>:
	}
}

/*
Interrupt callback routine for UART */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af02      	add	r7, sp, #8
 8000cd2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2) {
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a11      	ldr	r2, [pc, #68]	; (8000d20 <HAL_UART_RxCpltCallback+0x54>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d11b      	bne.n	8000d16 <HAL_UART_RxCpltCallback+0x4a>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	60fb      	str	r3, [r7, #12]
		xTaskNotifyFromISR(xUartTaskHandle, UART2_EVENT, eSetBits, &xHigherPriorityTaskWoken);
 8000ce2:	4b10      	ldr	r3, [pc, #64]	; (8000d24 <HAL_UART_RxCpltCallback+0x58>)
 8000ce4:	6818      	ldr	r0, [r3, #0]
 8000ce6:	f107 030c 	add.w	r3, r7, #12
 8000cea:	9300      	str	r3, [sp, #0]
 8000cec:	2300      	movs	r3, #0
 8000cee:	2201      	movs	r2, #1
 8000cf0:	2102      	movs	r1, #2
 8000cf2:	f007 f977 	bl	8007fe4 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d007      	beq.n	8000d0c <HAL_UART_RxCpltCallback+0x40>
 8000cfc:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <HAL_UART_RxCpltCallback+0x5c>)
 8000cfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	f3bf 8f4f 	dsb	sy
 8000d08:	f3bf 8f6f 	isb	sy

		// Restart reception with interrupt
		HAL_UART_Receive_IT(&huart2, &uart2_rx_char, 1);
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	4907      	ldr	r1, [pc, #28]	; (8000d2c <HAL_UART_RxCpltCallback+0x60>)
 8000d10:	4807      	ldr	r0, [pc, #28]	; (8000d30 <HAL_UART_RxCpltCallback+0x64>)
 8000d12:	f002 ff5b 	bl	8003bcc <HAL_UART_Receive_IT>
	}
}
 8000d16:	bf00      	nop
 8000d18:	3710      	adds	r7, #16
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	40004400 	.word	0x40004400
 8000d24:	200028ec 	.word	0x200028ec
 8000d28:	e000ed04 	.word	0xe000ed04
 8000d2c:	200028ea 	.word	0x200028ea
 8000d30:	2000011c 	.word	0x2000011c

08000d34 <StartLedTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLedTask */
void StartLedTask(void *argument)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b086      	sub	sp, #24
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
		/*setleds(0b1010101010101010);
		 osDelay(1000);
		 setleds(0b0101010101010101);
		 osDelay(1000);*/

		osStatus_t ret = osMessageQueueGet(RotaryEncoderQueueHandle, &event, 0,
 8000d3c:	4b13      	ldr	r3, [pc, #76]	; (8000d8c <StartLedTask+0x58>)
 8000d3e:	6818      	ldr	r0, [r3, #0]
 8000d40:	f107 0108 	add.w	r1, r7, #8
 8000d44:	230a      	movs	r3, #10
 8000d46:	2200      	movs	r2, #0
 8000d48:	f004 ff54 	bl	8005bf4 <osMessageQueueGet>
 8000d4c:	6138      	str	r0, [r7, #16]
				10);
		if (ret != osOK) {
 8000d4e:	693b      	ldr	r3, [r7, #16]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d003      	beq.n	8000d5c <StartLedTask+0x28>
			//something went wrong
			printf("\r\ncannot read item from queue");
 8000d54:	480e      	ldr	r0, [pc, #56]	; (8000d90 <StartLedTask+0x5c>)
 8000d56:	f008 fbdf 	bl	8009518 <iprintf>
 8000d5a:	e013      	b.n	8000d84 <StartLedTask+0x50>
		} else {
			printf("\r\nread item");
 8000d5c:	480d      	ldr	r0, [pc, #52]	; (8000d94 <StartLedTask+0x60>)
 8000d5e:	f008 fbdb 	bl	8009518 <iprintf>

			uint32_t value;

			if (event.button_pressed) { //If 6th bit set, button was pressed -> pause game -> display on leds
 8000d62:	7a3b      	ldrb	r3, [r7, #8]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d003      	beq.n	8000d70 <StartLedTask+0x3c>
				value = 0b1010101010101010;
 8000d68:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 8000d6c:	617b      	str	r3, [r7, #20]
 8000d6e:	e004      	b.n	8000d7a <StartLedTask+0x46>
			} else {
				value = 1 << event.counter;
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	2201      	movs	r2, #1
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	617b      	str	r3, [r7, #20]
			}
			setleds(value);
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	b29b      	uxth	r3, r3
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff fc22 	bl	80005c8 <setleds>
		}

		osDelay(2);
 8000d84:	2002      	movs	r0, #2
 8000d86:	f004 fd27 	bl	80057d8 <osDelay>
	for (;;) {
 8000d8a:	e7d7      	b.n	8000d3c <StartLedTask+0x8>
 8000d8c:	2000076c 	.word	0x2000076c
 8000d90:	0800a700 	.word	0x0800a700
 8000d94:	0800a720 	.word	0x0800a720

08000d98 <StartEncoderTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartEncoderTask */
void StartEncoderTask(void *argument)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b08e      	sub	sp, #56	; 0x38
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEncoderTask */
	uint16_t counter = 8;
 8000da0:	2308      	movs	r3, #8
 8000da2:	86bb      	strh	r3, [r7, #52]	; 0x34
	//uint16_t old_counter = 0;
	uint8_t old_state_a = 0;
 8000da4:	2300      	movs	r3, #0
 8000da6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint8_t old_state_button = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	InputEvent event;
	event.button_pressed = true;
 8000db0:	2301      	movs	r3, #1
 8000db2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	event.counter = LEDSTART;
 8000db6:	2307      	movs	r3, #7
 8000db8:	62bb      	str	r3, [r7, #40]	; 0x28
	InputEvent oldevent;
	/* Infinite loop */
	for (;;) {

		uint8_t a = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8000dba:	2101      	movs	r1, #1
 8000dbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dc0:	f001 f92e 	bl	8002020 <HAL_GPIO_ReadPin>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		uint8_t b = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 8000dca:	2102      	movs	r1, #2
 8000dcc:	4855      	ldr	r0, [pc, #340]	; (8000f24 <StartEncoderTask+0x18c>)
 8000dce:	f001 f927 	bl	8002020 <HAL_GPIO_ReadPin>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		uint8_t button = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8000dd8:	2108      	movs	r1, #8
 8000dda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dde:	f001 f91f 	bl	8002020 <HAL_GPIO_ReadPin>
 8000de2:	4603      	mov	r3, r0
 8000de4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

		if (a != old_state_a && event.counter <= 16) {
 8000de8:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8000dec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d015      	beq.n	8000e20 <StartEncoderTask+0x88>
 8000df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000df6:	2b10      	cmp	r3, #16
 8000df8:	dc12      	bgt.n	8000e20 <StartEncoderTask+0x88>

			if (a != b) {
 8000dfa:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8000dfe:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d006      	beq.n	8000e14 <StartEncoderTask+0x7c>
				if (LEDMAX > event.counter)
 8000e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e08:	2b0a      	cmp	r3, #10
 8000e0a:	dc09      	bgt.n	8000e20 <StartEncoderTask+0x88>
					event.counter++;
 8000e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e0e:	3301      	adds	r3, #1
 8000e10:	62bb      	str	r3, [r7, #40]	; 0x28
 8000e12:	e005      	b.n	8000e20 <StartEncoderTask+0x88>

			} else if (LEDMIN != event.counter) {
 8000e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e16:	2b03      	cmp	r3, #3
 8000e18:	d002      	beq.n	8000e20 <StartEncoderTask+0x88>
				//if(counter != 3)
				event.counter--;
 8000e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e1c:	3b01      	subs	r3, #1
 8000e1e:	62bb      	str	r3, [r7, #40]	; 0x28
			}
		}

		if (old_state_button != button && button) {
 8000e20:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8000e24:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d014      	beq.n	8000e56 <StartEncoderTask+0xbe>
 8000e2c:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d010      	beq.n	8000e56 <StartEncoderTask+0xbe>
			event.button_pressed = !event.button_pressed; //Bit toggle -> XOR -> toggle 6th bit
 8000e34:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	bf14      	ite	ne
 8000e3c:	2301      	movne	r3, #1
 8000e3e:	2300      	moveq	r3, #0
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	f083 0301 	eor.w	r3, r3, #1
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	f003 0301 	and.w	r3, r3, #1
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			event.counter = LEDSTART;
 8000e52:	2307      	movs	r3, #7
 8000e54:	62bb      	str	r3, [r7, #40]	; 0x28
			//setleds(0b1010101010101010);
		}

		if (memcmp(&oldevent, &event, sizeof(event))) {
 8000e56:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000e5a:	f107 031c 	add.w	r3, r7, #28
 8000e5e:	2208      	movs	r2, #8
 8000e60:	4618      	mov	r0, r3
 8000e62:	f008 fa9e 	bl	80093a2 <memcmp>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d047      	beq.n	8000efc <StartEncoderTask+0x164>

			char msg1[16];
			snprintf(msg1, sizeof(msg1), "%d\r\n", event.counter);
 8000e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e6e:	f107 000c 	add.w	r0, r7, #12
 8000e72:	4a2d      	ldr	r2, [pc, #180]	; (8000f28 <StartEncoderTask+0x190>)
 8000e74:	2110      	movs	r1, #16
 8000e76:	f008 fbe1 	bl	800963c <sniprintf>

			// semaComment
			if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000e7a:	4b2c      	ldr	r3, [pc, #176]	; (8000f2c <StartEncoderTask+0x194>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	210a      	movs	r1, #10
 8000e80:	4618      	mov	r0, r3
 8000e82:	f004 fd4d 	bl	8005920 <osSemaphoreAcquire>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d120      	bne.n	8000ece <StartEncoderTask+0x136>
				HAL_UART_Transmit(&huart2, (uint8_t*) msg1, strlen(msg1), 1000);
 8000e8c:	f107 030c 	add.w	r3, r7, #12
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff f99d 	bl	80001d0 <strlen>
 8000e96:	4603      	mov	r3, r0
 8000e98:	b29a      	uxth	r2, r3
 8000e9a:	f107 010c 	add.w	r1, r7, #12
 8000e9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ea2:	4823      	ldr	r0, [pc, #140]	; (8000f30 <StartEncoderTask+0x198>)
 8000ea4:	f002 fd90 	bl	80039c8 <HAL_UART_Transmit>
				osSemaphoreRelease(uartSemaHandle);
 8000ea8:	4b20      	ldr	r3, [pc, #128]	; (8000f2c <StartEncoderTask+0x194>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f004 fd89 	bl	80059c4 <osSemaphoreRelease>

				SendATCommand("AT+CIPSEND=1");
 8000eb2:	4820      	ldr	r0, [pc, #128]	; (8000f34 <StartEncoderTask+0x19c>)
 8000eb4:	f7ff fd6e 	bl	8000994 <SendATCommand>
				osDelay(100);
 8000eb8:	2064      	movs	r0, #100	; 0x64
 8000eba:	f004 fc8d 	bl	80057d8 <osDelay>

				SendATCommand(msg1);
 8000ebe:	f107 030c 	add.w	r3, r7, #12
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff fd66 	bl	8000994 <SendATCommand>
				osDelay(100);
 8000ec8:	2064      	movs	r0, #100	; 0x64
 8000eca:	f004 fc85 	bl	80057d8 <osDelay>

			//uint32_t leds = 0xFFFF0000;

			//leds = leds >> counter;
			//event.counter = counter;
			osStatus_t ret = osMessageQueuePut(RotaryEncoderQueueHandle,
 8000ece:	4b1a      	ldr	r3, [pc, #104]	; (8000f38 <StartEncoderTask+0x1a0>)
 8000ed0:	6818      	ldr	r0, [r3, #0]
 8000ed2:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000ed6:	230a      	movs	r3, #10
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f004 fe2b 	bl	8005b34 <osMessageQueuePut>
 8000ede:	62f8      	str	r0, [r7, #44]	; 0x2c
					&event, 0, 10);

			if (ret != osOK) {
 8000ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d005      	beq.n	8000ef2 <StartEncoderTask+0x15a>
				//something went wrong
				printf("\r\ncannot enqueue item %u", counter);
 8000ee6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4814      	ldr	r0, [pc, #80]	; (8000f3c <StartEncoderTask+0x1a4>)
 8000eec:	f008 fb14 	bl	8009518 <iprintf>
 8000ef0:	e004      	b.n	8000efc <StartEncoderTask+0x164>
			} else {
				printf("\r\nenqueued item %u", counter);
 8000ef2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4812      	ldr	r0, [pc, #72]	; (8000f40 <StartEncoderTask+0x1a8>)
 8000ef8:	f008 fb0e 	bl	8009518 <iprintf>
			}
		}
		old_state_a = a;
 8000efc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000f00:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		old_state_button = button;
 8000f04:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000f08:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
		//old_counter = counter;
		memcpy(&oldevent, &event, sizeof(event));
 8000f0c:	f107 031c 	add.w	r3, r7, #28
 8000f10:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000f14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f18:	e883 0003 	stmia.w	r3, {r0, r1}
		osDelay(1);
 8000f1c:	2001      	movs	r0, #1
 8000f1e:	f004 fc5b 	bl	80057d8 <osDelay>
	for (;;) {
 8000f22:	e74a      	b.n	8000dba <StartEncoderTask+0x22>
 8000f24:	48000400 	.word	0x48000400
 8000f28:	0800a72c 	.word	0x0800a72c
 8000f2c:	20000840 	.word	0x20000840
 8000f30:	2000011c 	.word	0x2000011c
 8000f34:	0800a734 	.word	0x0800a734
 8000f38:	2000076c 	.word	0x2000076c
 8000f3c:	0800a744 	.word	0x0800a744
 8000f40:	0800a760 	.word	0x0800a760

08000f44 <StartDefaultTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000f44:	b5b0      	push	{r4, r5, r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af02      	add	r7, sp, #8
 8000f4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */

	/* Debugging by jD */
	strcpy((char*)uart1Buffer, "start broadcaster!\n\r");
 8000f4c:	4a21      	ldr	r2, [pc, #132]	; (8000fd4 <StartDefaultTask+0x90>)
 8000f4e:	4b22      	ldr	r3, [pc, #136]	; (8000fd8 <StartDefaultTask+0x94>)
 8000f50:	4614      	mov	r4, r2
 8000f52:	461d      	mov	r5, r3
 8000f54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f58:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f5c:	6020      	str	r0, [r4, #0]
 8000f5e:	3404      	adds	r4, #4
 8000f60:	7021      	strb	r1, [r4, #0]

	// semaComment
	if (osSemaphoreAcquire(uartSemaHandle, 10) == osOK) {
 8000f62:	4b1e      	ldr	r3, [pc, #120]	; (8000fdc <StartDefaultTask+0x98>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	210a      	movs	r1, #10
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f004 fcd9 	bl	8005920 <osSemaphoreAcquire>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d10f      	bne.n	8000f94 <StartDefaultTask+0x50>
		HAL_UART_Transmit(&huart2, uart1Buffer, strlen((char*)uart1Buffer), HAL_MAX_DELAY);
 8000f74:	4817      	ldr	r0, [pc, #92]	; (8000fd4 <StartDefaultTask+0x90>)
 8000f76:	f7ff f92b 	bl	80001d0 <strlen>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	b29a      	uxth	r2, r3
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f82:	4914      	ldr	r1, [pc, #80]	; (8000fd4 <StartDefaultTask+0x90>)
 8000f84:	4816      	ldr	r0, [pc, #88]	; (8000fe0 <StartDefaultTask+0x9c>)
 8000f86:	f002 fd1f 	bl	80039c8 <HAL_UART_Transmit>
		osSemaphoreRelease(uartSemaHandle);
 8000f8a:	4b14      	ldr	r3, [pc, #80]	; (8000fdc <StartDefaultTask+0x98>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f004 fd18 	bl	80059c4 <osSemaphoreRelease>
	}
	strcpy((char*)uart1Buffer, "\0");
 8000f94:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <StartDefaultTask+0x90>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	701a      	strb	r2, [r3, #0]

	xTaskCreate(UartHandlerTask, xUartHandlerTaskName, 128, NULL, osPriorityNormal1, &xUartTaskHandle);
 8000f9a:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <StartDefaultTask+0xa0>)
 8000f9c:	6819      	ldr	r1, [r3, #0]
 8000f9e:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <StartDefaultTask+0xa4>)
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	2319      	movs	r3, #25
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	2280      	movs	r2, #128	; 0x80
 8000faa:	4810      	ldr	r0, [pc, #64]	; (8000fec <StartDefaultTask+0xa8>)
 8000fac:	f005 ffd3 	bl	8006f56 <xTaskCreate>

	// Activate UART interrupts and reception
	LL_USART_EnableIT_IDLE(USART1); // Enable idle line detection (interrupt) for uart1
 8000fb0:	480f      	ldr	r0, [pc, #60]	; (8000ff0 <StartDefaultTask+0xac>)
 8000fb2:	f7ff fae7 	bl	8000584 <LL_USART_EnableIT_IDLE>
	// NOTE: Please check stm32l4xx_it.c for the USER-CODE that handles the IDLE Line Interrupt!!
	HAL_UART_Receive_DMA(&huart1, uart1Buffer, BUFFER_SIZE);
 8000fb6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000fba:	4906      	ldr	r1, [pc, #24]	; (8000fd4 <StartDefaultTask+0x90>)
 8000fbc:	480d      	ldr	r0, [pc, #52]	; (8000ff4 <StartDefaultTask+0xb0>)
 8000fbe:	f002 fe5b 	bl	8003c78 <HAL_UART_Receive_DMA>

	StartTcpServer();
 8000fc2:	f7ff fd1b 	bl	80009fc <StartTcpServer>

	HAL_UART_Receive_IT(&huart2, &uart2_rx_char, 1);
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	490b      	ldr	r1, [pc, #44]	; (8000ff8 <StartDefaultTask+0xb4>)
 8000fca:	4805      	ldr	r0, [pc, #20]	; (8000fe0 <StartDefaultTask+0x9c>)
 8000fcc:	f002 fdfe 	bl	8003bcc <HAL_UART_Receive_IT>

	osThreadExit();
 8000fd0:	f004 fbfc 	bl	80057cc <osThreadExit>
 8000fd4:	200008e8 	.word	0x200008e8
 8000fd8:	0800a774 	.word	0x0800a774
 8000fdc:	20000840 	.word	0x20000840
 8000fe0:	2000011c 	.word	0x2000011c
 8000fe4:	20000000 	.word	0x20000000
 8000fe8:	200028ec 	.word	0x200028ec
 8000fec:	08000ae1 	.word	0x08000ae1
 8000ff0:	40013800 	.word	0x40013800
 8000ff4:	20000098 	.word	0x20000098
 8000ff8:	200028ea 	.word	0x200028ea

08000ffc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a04      	ldr	r2, [pc, #16]	; (800101c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d101      	bne.n	8001012 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800100e:	f000 fb25 	bl	800165c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001012:	bf00      	nop
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40001000 	.word	0x40001000

08001020 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001024:	b672      	cpsid	i
}
 8001026:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001028:	e7fe      	b.n	8001028 <Error_Handler+0x8>
	...

0800102c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001032:	4b11      	ldr	r3, [pc, #68]	; (8001078 <HAL_MspInit+0x4c>)
 8001034:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001036:	4a10      	ldr	r2, [pc, #64]	; (8001078 <HAL_MspInit+0x4c>)
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	6613      	str	r3, [r2, #96]	; 0x60
 800103e:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <HAL_MspInit+0x4c>)
 8001040:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800104a:	4b0b      	ldr	r3, [pc, #44]	; (8001078 <HAL_MspInit+0x4c>)
 800104c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800104e:	4a0a      	ldr	r2, [pc, #40]	; (8001078 <HAL_MspInit+0x4c>)
 8001050:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001054:	6593      	str	r3, [r2, #88]	; 0x58
 8001056:	4b08      	ldr	r3, [pc, #32]	; (8001078 <HAL_MspInit+0x4c>)
 8001058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800105a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800105e:	603b      	str	r3, [r7, #0]
 8001060:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001062:	2200      	movs	r2, #0
 8001064:	210f      	movs	r1, #15
 8001066:	f06f 0001 	mvn.w	r0, #1
 800106a:	f000 fbcf 	bl	800180c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40021000 	.word	0x40021000

0800107c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b0a0      	sub	sp, #128	; 0x80
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001084:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	609a      	str	r2, [r3, #8]
 8001090:	60da      	str	r2, [r3, #12]
 8001092:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001094:	f107 0318 	add.w	r3, r7, #24
 8001098:	2254      	movs	r2, #84	; 0x54
 800109a:	2100      	movs	r1, #0
 800109c:	4618      	mov	r0, r3
 800109e:	f008 f99e 	bl	80093de <memset>
  if(huart->Instance==USART1)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a5f      	ldr	r2, [pc, #380]	; (8001224 <HAL_UART_MspInit+0x1a8>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d169      	bne.n	8001180 <HAL_UART_MspInit+0x104>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80010ac:	2301      	movs	r3, #1
 80010ae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80010b0:	2300      	movs	r3, #0
 80010b2:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010b4:	f107 0318 	add.w	r3, r7, #24
 80010b8:	4618      	mov	r0, r3
 80010ba:	f001 febf 	bl	8002e3c <HAL_RCCEx_PeriphCLKConfig>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80010c4:	f7ff ffac 	bl	8001020 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010c8:	4b57      	ldr	r3, [pc, #348]	; (8001228 <HAL_UART_MspInit+0x1ac>)
 80010ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010cc:	4a56      	ldr	r2, [pc, #344]	; (8001228 <HAL_UART_MspInit+0x1ac>)
 80010ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010d2:	6613      	str	r3, [r2, #96]	; 0x60
 80010d4:	4b54      	ldr	r3, [pc, #336]	; (8001228 <HAL_UART_MspInit+0x1ac>)
 80010d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010dc:	617b      	str	r3, [r7, #20]
 80010de:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e0:	4b51      	ldr	r3, [pc, #324]	; (8001228 <HAL_UART_MspInit+0x1ac>)
 80010e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e4:	4a50      	ldr	r2, [pc, #320]	; (8001228 <HAL_UART_MspInit+0x1ac>)
 80010e6:	f043 0301 	orr.w	r3, r3, #1
 80010ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ec:	4b4e      	ldr	r3, [pc, #312]	; (8001228 <HAL_UART_MspInit+0x1ac>)
 80010ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f0:	f003 0301 	and.w	r3, r3, #1
 80010f4:	613b      	str	r3, [r7, #16]
 80010f6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80010f8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80010fc:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fe:	2302      	movs	r3, #2
 8001100:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001106:	2303      	movs	r3, #3
 8001108:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800110a:	2307      	movs	r3, #7
 800110c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001112:	4619      	mov	r1, r3
 8001114:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001118:	f000 fe18 	bl	8001d4c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800111c:	4b43      	ldr	r3, [pc, #268]	; (800122c <HAL_UART_MspInit+0x1b0>)
 800111e:	4a44      	ldr	r2, [pc, #272]	; (8001230 <HAL_UART_MspInit+0x1b4>)
 8001120:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8001122:	4b42      	ldr	r3, [pc, #264]	; (800122c <HAL_UART_MspInit+0x1b0>)
 8001124:	2202      	movs	r2, #2
 8001126:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001128:	4b40      	ldr	r3, [pc, #256]	; (800122c <HAL_UART_MspInit+0x1b0>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800112e:	4b3f      	ldr	r3, [pc, #252]	; (800122c <HAL_UART_MspInit+0x1b0>)
 8001130:	2200      	movs	r2, #0
 8001132:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001134:	4b3d      	ldr	r3, [pc, #244]	; (800122c <HAL_UART_MspInit+0x1b0>)
 8001136:	2280      	movs	r2, #128	; 0x80
 8001138:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800113a:	4b3c      	ldr	r3, [pc, #240]	; (800122c <HAL_UART_MspInit+0x1b0>)
 800113c:	2200      	movs	r2, #0
 800113e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001140:	4b3a      	ldr	r3, [pc, #232]	; (800122c <HAL_UART_MspInit+0x1b0>)
 8001142:	2200      	movs	r2, #0
 8001144:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001146:	4b39      	ldr	r3, [pc, #228]	; (800122c <HAL_UART_MspInit+0x1b0>)
 8001148:	2220      	movs	r2, #32
 800114a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800114c:	4b37      	ldr	r3, [pc, #220]	; (800122c <HAL_UART_MspInit+0x1b0>)
 800114e:	2200      	movs	r2, #0
 8001150:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001152:	4836      	ldr	r0, [pc, #216]	; (800122c <HAL_UART_MspInit+0x1b0>)
 8001154:	f000 fb84 	bl	8001860 <HAL_DMA_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800115e:	f7ff ff5f 	bl	8001020 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a31      	ldr	r2, [pc, #196]	; (800122c <HAL_UART_MspInit+0x1b0>)
 8001166:	671a      	str	r2, [r3, #112]	; 0x70
 8001168:	4a30      	ldr	r2, [pc, #192]	; (800122c <HAL_UART_MspInit+0x1b0>)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800116e:	2200      	movs	r2, #0
 8001170:	2105      	movs	r1, #5
 8001172:	2025      	movs	r0, #37	; 0x25
 8001174:	f000 fb4a 	bl	800180c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001178:	2025      	movs	r0, #37	; 0x25
 800117a:	f000 fb63 	bl	8001844 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800117e:	e04d      	b.n	800121c <HAL_UART_MspInit+0x1a0>
  else if(huart->Instance==USART2)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a2b      	ldr	r2, [pc, #172]	; (8001234 <HAL_UART_MspInit+0x1b8>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d148      	bne.n	800121c <HAL_UART_MspInit+0x1a0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800118a:	2302      	movs	r3, #2
 800118c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800118e:	2300      	movs	r3, #0
 8001190:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001192:	f107 0318 	add.w	r3, r7, #24
 8001196:	4618      	mov	r0, r3
 8001198:	f001 fe50 	bl	8002e3c <HAL_RCCEx_PeriphCLKConfig>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <HAL_UART_MspInit+0x12a>
      Error_Handler();
 80011a2:	f7ff ff3d 	bl	8001020 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80011a6:	4b20      	ldr	r3, [pc, #128]	; (8001228 <HAL_UART_MspInit+0x1ac>)
 80011a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011aa:	4a1f      	ldr	r2, [pc, #124]	; (8001228 <HAL_UART_MspInit+0x1ac>)
 80011ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011b0:	6593      	str	r3, [r2, #88]	; 0x58
 80011b2:	4b1d      	ldr	r3, [pc, #116]	; (8001228 <HAL_UART_MspInit+0x1ac>)
 80011b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011be:	4b1a      	ldr	r3, [pc, #104]	; (8001228 <HAL_UART_MspInit+0x1ac>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c2:	4a19      	ldr	r2, [pc, #100]	; (8001228 <HAL_UART_MspInit+0x1ac>)
 80011c4:	f043 0301 	orr.w	r3, r3, #1
 80011c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ca:	4b17      	ldr	r3, [pc, #92]	; (8001228 <HAL_UART_MspInit+0x1ac>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	60bb      	str	r3, [r7, #8]
 80011d4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80011d6:	2304      	movs	r3, #4
 80011d8:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011da:	2302      	movs	r3, #2
 80011dc:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011de:	2300      	movs	r3, #0
 80011e0:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e2:	2303      	movs	r3, #3
 80011e4:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011e6:	2307      	movs	r3, #7
 80011e8:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80011ea:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80011ee:	4619      	mov	r1, r3
 80011f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011f4:	f000 fdaa 	bl	8001d4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80011f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011fc:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fe:	2302      	movs	r3, #2
 8001200:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001206:	2303      	movs	r3, #3
 8001208:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 800120a:	2303      	movs	r3, #3
 800120c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800120e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001212:	4619      	mov	r1, r3
 8001214:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001218:	f000 fd98 	bl	8001d4c <HAL_GPIO_Init>
}
 800121c:	bf00      	nop
 800121e:	3780      	adds	r7, #128	; 0x80
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40013800 	.word	0x40013800
 8001228:	40021000 	.word	0x40021000
 800122c:	200001a0 	.word	0x200001a0
 8001230:	40020058 	.word	0x40020058
 8001234:	40004400 	.word	0x40004400

08001238 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08e      	sub	sp, #56	; 0x38
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001240:	2300      	movs	r3, #0
 8001242:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001246:	4b34      	ldr	r3, [pc, #208]	; (8001318 <HAL_InitTick+0xe0>)
 8001248:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800124a:	4a33      	ldr	r2, [pc, #204]	; (8001318 <HAL_InitTick+0xe0>)
 800124c:	f043 0310 	orr.w	r3, r3, #16
 8001250:	6593      	str	r3, [r2, #88]	; 0x58
 8001252:	4b31      	ldr	r3, [pc, #196]	; (8001318 <HAL_InitTick+0xe0>)
 8001254:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001256:	f003 0310 	and.w	r3, r3, #16
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800125e:	f107 0210 	add.w	r2, r7, #16
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	4611      	mov	r1, r2
 8001268:	4618      	mov	r0, r3
 800126a:	f001 fd55 	bl	8002d18 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800126e:	6a3b      	ldr	r3, [r7, #32]
 8001270:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001274:	2b00      	cmp	r3, #0
 8001276:	d103      	bne.n	8001280 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001278:	f001 fd22 	bl	8002cc0 <HAL_RCC_GetPCLK1Freq>
 800127c:	6378      	str	r0, [r7, #52]	; 0x34
 800127e:	e004      	b.n	800128a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001280:	f001 fd1e 	bl	8002cc0 <HAL_RCC_GetPCLK1Freq>
 8001284:	4603      	mov	r3, r0
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800128a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800128c:	4a23      	ldr	r2, [pc, #140]	; (800131c <HAL_InitTick+0xe4>)
 800128e:	fba2 2303 	umull	r2, r3, r2, r3
 8001292:	0c9b      	lsrs	r3, r3, #18
 8001294:	3b01      	subs	r3, #1
 8001296:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001298:	4b21      	ldr	r3, [pc, #132]	; (8001320 <HAL_InitTick+0xe8>)
 800129a:	4a22      	ldr	r2, [pc, #136]	; (8001324 <HAL_InitTick+0xec>)
 800129c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800129e:	4b20      	ldr	r3, [pc, #128]	; (8001320 <HAL_InitTick+0xe8>)
 80012a0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012a4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80012a6:	4a1e      	ldr	r2, [pc, #120]	; (8001320 <HAL_InitTick+0xe8>)
 80012a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012aa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80012ac:	4b1c      	ldr	r3, [pc, #112]	; (8001320 <HAL_InitTick+0xe8>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012b2:	4b1b      	ldr	r3, [pc, #108]	; (8001320 <HAL_InitTick+0xe8>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012b8:	4b19      	ldr	r3, [pc, #100]	; (8001320 <HAL_InitTick+0xe8>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80012be:	4818      	ldr	r0, [pc, #96]	; (8001320 <HAL_InitTick+0xe8>)
 80012c0:	f002 f8b4 	bl	800342c <HAL_TIM_Base_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80012ca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d11b      	bne.n	800130a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80012d2:	4813      	ldr	r0, [pc, #76]	; (8001320 <HAL_InitTick+0xe8>)
 80012d4:	f002 f90c 	bl	80034f0 <HAL_TIM_Base_Start_IT>
 80012d8:	4603      	mov	r3, r0
 80012da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80012de:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d111      	bne.n	800130a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80012e6:	2036      	movs	r0, #54	; 0x36
 80012e8:	f000 faac 	bl	8001844 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b0f      	cmp	r3, #15
 80012f0:	d808      	bhi.n	8001304 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80012f2:	2200      	movs	r2, #0
 80012f4:	6879      	ldr	r1, [r7, #4]
 80012f6:	2036      	movs	r0, #54	; 0x36
 80012f8:	f000 fa88 	bl	800180c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012fc:	4a0a      	ldr	r2, [pc, #40]	; (8001328 <HAL_InitTick+0xf0>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6013      	str	r3, [r2, #0]
 8001302:	e002      	b.n	800130a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800130a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800130e:	4618      	mov	r0, r3
 8001310:	3738      	adds	r7, #56	; 0x38
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40021000 	.word	0x40021000
 800131c:	431bde83 	.word	0x431bde83
 8001320:	200028f4 	.word	0x200028f4
 8001324:	40001000 	.word	0x40001000
 8001328:	2000000c 	.word	0x2000000c

0800132c <LL_USART_IsActiveFlag_IDLE>:
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	69db      	ldr	r3, [r3, #28]
 8001338:	f003 0310 	and.w	r3, r3, #16
 800133c:	2b10      	cmp	r3, #16
 800133e:	d101      	bne.n	8001344 <LL_USART_IsActiveFlag_IDLE+0x18>
 8001340:	2301      	movs	r3, #1
 8001342:	e000      	b.n	8001346 <LL_USART_IsActiveFlag_IDLE+0x1a>
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr

08001352 <LL_USART_ClearFlag_IDLE>:
{
 8001352:	b480      	push	{r7}
 8001354:	b083      	sub	sp, #12
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2210      	movs	r2, #16
 800135e:	621a      	str	r2, [r3, #32]
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <LL_USART_IsEnabledIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_IsEnabledIT_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(const USART_TypeDef *USARTx)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0310 	and.w	r3, r3, #16
 800137c:	2b10      	cmp	r3, #16
 800137e:	d101      	bne.n	8001384 <LL_USART_IsEnabledIT_IDLE+0x18>
 8001380:	2301      	movs	r3, #1
 8001382:	e000      	b.n	8001386 <LL_USART_IsEnabledIT_IDLE+0x1a>
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001392:	b480      	push	{r7}
 8001394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001396:	e7fe      	b.n	8001396 <NMI_Handler+0x4>

08001398 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800139c:	e7fe      	b.n	800139c <HardFault_Handler+0x4>

0800139e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800139e:	b480      	push	{r7}
 80013a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a2:	e7fe      	b.n	80013a2 <MemManage_Handler+0x4>

080013a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013a8:	e7fe      	b.n	80013a8 <BusFault_Handler+0x4>

080013aa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013aa:	b480      	push	{r7}
 80013ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013ae:	e7fe      	b.n	80013ae <UsageFault_Handler+0x4>

080013b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
	...

080013c0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80013c4:	4802      	ldr	r0, [pc, #8]	; (80013d0 <DMA1_Channel5_IRQHandler+0x10>)
 80013c6:	f000 fbe2 	bl	8001b8e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	200001a0 	.word	0x200001a0

080013d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80013da:	4816      	ldr	r0, [pc, #88]	; (8001434 <USART1_IRQHandler+0x60>)
 80013dc:	f002 fca2 	bl	8003d24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  if(LL_USART_IsEnabledIT_IDLE(USART1) && LL_USART_IsActiveFlag_IDLE(USART1)) {
 80013e0:	4815      	ldr	r0, [pc, #84]	; (8001438 <USART1_IRQHandler+0x64>)
 80013e2:	f7ff ffc3 	bl	800136c <LL_USART_IsEnabledIT_IDLE>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d01e      	beq.n	800142a <USART1_IRQHandler+0x56>
 80013ec:	4812      	ldr	r0, [pc, #72]	; (8001438 <USART1_IRQHandler+0x64>)
 80013ee:	f7ff ff9d 	bl	800132c <LL_USART_IsActiveFlag_IDLE>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d018      	beq.n	800142a <USART1_IRQHandler+0x56>

	  LL_USART_ClearFlag_IDLE(USART1);        /* Clear IDLE line flag */
 80013f8:	480f      	ldr	r0, [pc, #60]	; (8001438 <USART1_IRQHandler+0x64>)
 80013fa:	f7ff ffaa 	bl	8001352 <LL_USART_ClearFlag_IDLE>
	  // Give a task notification to the UART2 Task
	  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80013fe:	2300      	movs	r3, #0
 8001400:	607b      	str	r3, [r7, #4]
	  xTaskNotifyFromISR(xUartTaskHandle, UART1_IDLE_EVENT, eSetBits, &xHigherPriorityTaskWoken);
 8001402:	4b0e      	ldr	r3, [pc, #56]	; (800143c <USART1_IRQHandler+0x68>)
 8001404:	6818      	ldr	r0, [r3, #0]
 8001406:	1d3b      	adds	r3, r7, #4
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	2300      	movs	r3, #0
 800140c:	2201      	movs	r2, #1
 800140e:	2101      	movs	r1, #1
 8001410:	f006 fde8 	bl	8007fe4 <xTaskGenericNotifyFromISR>
	  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d007      	beq.n	800142a <USART1_IRQHandler+0x56>
 800141a:	4b09      	ldr	r3, [pc, #36]	; (8001440 <USART1_IRQHandler+0x6c>)
 800141c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	f3bf 8f4f 	dsb	sy
 8001426:	f3bf 8f6f 	isb	sy
  }

  /* USER CODE END USART1_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000098 	.word	0x20000098
 8001438:	40013800 	.word	0x40013800
 800143c:	200028ec 	.word	0x200028ec
 8001440:	e000ed04 	.word	0xe000ed04

08001444 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001448:	4802      	ldr	r0, [pc, #8]	; (8001454 <USART2_IRQHandler+0x10>)
 800144a:	f002 fc6b 	bl	8003d24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	2000011c 	.word	0x2000011c

08001458 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800145c:	4802      	ldr	r0, [pc, #8]	; (8001468 <TIM6_DAC_IRQHandler+0x10>)
 800145e:	f002 f89b 	bl	8003598 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	200028f4 	.word	0x200028f4

0800146c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
 8001472:	60f8      	str	r0, [r7, #12]
 8001474:	60b9      	str	r1, [r7, #8]
 8001476:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001478:	2300      	movs	r3, #0
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	e00a      	b.n	8001494 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800147e:	f3af 8000 	nop.w
 8001482:	4601      	mov	r1, r0
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	1c5a      	adds	r2, r3, #1
 8001488:	60ba      	str	r2, [r7, #8]
 800148a:	b2ca      	uxtb	r2, r1
 800148c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	3301      	adds	r3, #1
 8001492:	617b      	str	r3, [r7, #20]
 8001494:	697a      	ldr	r2, [r7, #20]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	429a      	cmp	r2, r3
 800149a:	dbf0      	blt.n	800147e <_read+0x12>
  }

  return len;
 800149c:	687b      	ldr	r3, [r7, #4]
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3718      	adds	r7, #24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b086      	sub	sp, #24
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	60f8      	str	r0, [r7, #12]
 80014ae:	60b9      	str	r1, [r7, #8]
 80014b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014b2:	2300      	movs	r3, #0
 80014b4:	617b      	str	r3, [r7, #20]
 80014b6:	e009      	b.n	80014cc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	1c5a      	adds	r2, r3, #1
 80014bc:	60ba      	str	r2, [r7, #8]
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	3301      	adds	r3, #1
 80014ca:	617b      	str	r3, [r7, #20]
 80014cc:	697a      	ldr	r2, [r7, #20]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	dbf1      	blt.n	80014b8 <_write+0x12>
  }
  return len;
 80014d4:	687b      	ldr	r3, [r7, #4]
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3718      	adds	r7, #24
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <_close>:

int _close(int file)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr

080014f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014f6:	b480      	push	{r7}
 80014f8:	b083      	sub	sp, #12
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
 80014fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001506:	605a      	str	r2, [r3, #4]
  return 0;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <_isatty>:

int _isatty(int file)
{
 8001516:	b480      	push	{r7}
 8001518:	b083      	sub	sp, #12
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800151e:	2301      	movs	r3, #1
}
 8001520:	4618      	mov	r0, r3
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001538:	2300      	movs	r3, #0
}
 800153a:	4618      	mov	r0, r3
 800153c:	3714      	adds	r7, #20
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
	...

08001548 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001550:	4a14      	ldr	r2, [pc, #80]	; (80015a4 <_sbrk+0x5c>)
 8001552:	4b15      	ldr	r3, [pc, #84]	; (80015a8 <_sbrk+0x60>)
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800155c:	4b13      	ldr	r3, [pc, #76]	; (80015ac <_sbrk+0x64>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d102      	bne.n	800156a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001564:	4b11      	ldr	r3, [pc, #68]	; (80015ac <_sbrk+0x64>)
 8001566:	4a12      	ldr	r2, [pc, #72]	; (80015b0 <_sbrk+0x68>)
 8001568:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800156a:	4b10      	ldr	r3, [pc, #64]	; (80015ac <_sbrk+0x64>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4413      	add	r3, r2
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	429a      	cmp	r2, r3
 8001576:	d207      	bcs.n	8001588 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001578:	f007 fdf0 	bl	800915c <__errno>
 800157c:	4603      	mov	r3, r0
 800157e:	220c      	movs	r2, #12
 8001580:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001582:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001586:	e009      	b.n	800159c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001588:	4b08      	ldr	r3, [pc, #32]	; (80015ac <_sbrk+0x64>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800158e:	4b07      	ldr	r3, [pc, #28]	; (80015ac <_sbrk+0x64>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4413      	add	r3, r2
 8001596:	4a05      	ldr	r2, [pc, #20]	; (80015ac <_sbrk+0x64>)
 8001598:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800159a:	68fb      	ldr	r3, [r7, #12]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3718      	adds	r7, #24
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20010000 	.word	0x20010000
 80015a8:	00000400 	.word	0x00000400
 80015ac:	20002940 	.word	0x20002940
 80015b0:	20004320 	.word	0x20004320

080015b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80015b8:	4b06      	ldr	r3, [pc, #24]	; (80015d4 <SystemInit+0x20>)
 80015ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015be:	4a05      	ldr	r2, [pc, #20]	; (80015d4 <SystemInit+0x20>)
 80015c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80015c8:	bf00      	nop
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001610 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015dc:	f7ff ffea 	bl	80015b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015e0:	480c      	ldr	r0, [pc, #48]	; (8001614 <LoopForever+0x6>)
  ldr r1, =_edata
 80015e2:	490d      	ldr	r1, [pc, #52]	; (8001618 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015e4:	4a0d      	ldr	r2, [pc, #52]	; (800161c <LoopForever+0xe>)
  movs r3, #0
 80015e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015e8:	e002      	b.n	80015f0 <LoopCopyDataInit>

080015ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ee:	3304      	adds	r3, #4

080015f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015f4:	d3f9      	bcc.n	80015ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015f6:	4a0a      	ldr	r2, [pc, #40]	; (8001620 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015f8:	4c0a      	ldr	r4, [pc, #40]	; (8001624 <LoopForever+0x16>)
  movs r3, #0
 80015fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015fc:	e001      	b.n	8001602 <LoopFillZerobss>

080015fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001600:	3204      	adds	r2, #4

08001602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001604:	d3fb      	bcc.n	80015fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001606:	f007 fea5 	bl	8009354 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800160a:	f7ff f81d 	bl	8000648 <main>

0800160e <LoopForever>:

LoopForever:
    b LoopForever
 800160e:	e7fe      	b.n	800160e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001610:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001614:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001618:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 800161c:	0800a938 	.word	0x0800a938
  ldr r2, =_sbss
 8001620:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001624:	20004320 	.word	0x20004320

08001628 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001628:	e7fe      	b.n	8001628 <ADC1_IRQHandler>

0800162a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001630:	2300      	movs	r3, #0
 8001632:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001634:	2003      	movs	r0, #3
 8001636:	f000 f8de 	bl	80017f6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800163a:	200f      	movs	r0, #15
 800163c:	f7ff fdfc 	bl	8001238 <HAL_InitTick>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d002      	beq.n	800164c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	71fb      	strb	r3, [r7, #7]
 800164a:	e001      	b.n	8001650 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800164c:	f7ff fcee 	bl	800102c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001650:	79fb      	ldrb	r3, [r7, #7]
}
 8001652:	4618      	mov	r0, r3
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
	...

0800165c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001660:	4b06      	ldr	r3, [pc, #24]	; (800167c <HAL_IncTick+0x20>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	461a      	mov	r2, r3
 8001666:	4b06      	ldr	r3, [pc, #24]	; (8001680 <HAL_IncTick+0x24>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4413      	add	r3, r2
 800166c:	4a04      	ldr	r2, [pc, #16]	; (8001680 <HAL_IncTick+0x24>)
 800166e:	6013      	str	r3, [r2, #0]
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	20000010 	.word	0x20000010
 8001680:	20002944 	.word	0x20002944

08001684 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  return uwTick;
 8001688:	4b03      	ldr	r3, [pc, #12]	; (8001698 <HAL_GetTick+0x14>)
 800168a:	681b      	ldr	r3, [r3, #0]
}
 800168c:	4618      	mov	r0, r3
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	20002944 	.word	0x20002944

0800169c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f003 0307 	and.w	r3, r3, #7
 80016aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016ac:	4b0c      	ldr	r3, [pc, #48]	; (80016e0 <__NVIC_SetPriorityGrouping+0x44>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016b2:	68ba      	ldr	r2, [r7, #8]
 80016b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016b8:	4013      	ands	r3, r2
 80016ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ce:	4a04      	ldr	r2, [pc, #16]	; (80016e0 <__NVIC_SetPriorityGrouping+0x44>)
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	60d3      	str	r3, [r2, #12]
}
 80016d4:	bf00      	nop
 80016d6:	3714      	adds	r7, #20
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	e000ed00 	.word	0xe000ed00

080016e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016e8:	4b04      	ldr	r3, [pc, #16]	; (80016fc <__NVIC_GetPriorityGrouping+0x18>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	0a1b      	lsrs	r3, r3, #8
 80016ee:	f003 0307 	and.w	r3, r3, #7
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr
 80016fc:	e000ed00 	.word	0xe000ed00

08001700 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800170a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170e:	2b00      	cmp	r3, #0
 8001710:	db0b      	blt.n	800172a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	f003 021f 	and.w	r2, r3, #31
 8001718:	4907      	ldr	r1, [pc, #28]	; (8001738 <__NVIC_EnableIRQ+0x38>)
 800171a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171e:	095b      	lsrs	r3, r3, #5
 8001720:	2001      	movs	r0, #1
 8001722:	fa00 f202 	lsl.w	r2, r0, r2
 8001726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	e000e100 	.word	0xe000e100

0800173c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	6039      	str	r1, [r7, #0]
 8001746:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174c:	2b00      	cmp	r3, #0
 800174e:	db0a      	blt.n	8001766 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	b2da      	uxtb	r2, r3
 8001754:	490c      	ldr	r1, [pc, #48]	; (8001788 <__NVIC_SetPriority+0x4c>)
 8001756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175a:	0112      	lsls	r2, r2, #4
 800175c:	b2d2      	uxtb	r2, r2
 800175e:	440b      	add	r3, r1
 8001760:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001764:	e00a      	b.n	800177c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	b2da      	uxtb	r2, r3
 800176a:	4908      	ldr	r1, [pc, #32]	; (800178c <__NVIC_SetPriority+0x50>)
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	f003 030f 	and.w	r3, r3, #15
 8001772:	3b04      	subs	r3, #4
 8001774:	0112      	lsls	r2, r2, #4
 8001776:	b2d2      	uxtb	r2, r2
 8001778:	440b      	add	r3, r1
 800177a:	761a      	strb	r2, [r3, #24]
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	e000e100 	.word	0xe000e100
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001790:	b480      	push	{r7}
 8001792:	b089      	sub	sp, #36	; 0x24
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f003 0307 	and.w	r3, r3, #7
 80017a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	f1c3 0307 	rsb	r3, r3, #7
 80017aa:	2b04      	cmp	r3, #4
 80017ac:	bf28      	it	cs
 80017ae:	2304      	movcs	r3, #4
 80017b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	3304      	adds	r3, #4
 80017b6:	2b06      	cmp	r3, #6
 80017b8:	d902      	bls.n	80017c0 <NVIC_EncodePriority+0x30>
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	3b03      	subs	r3, #3
 80017be:	e000      	b.n	80017c2 <NVIC_EncodePriority+0x32>
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	43da      	mvns	r2, r3
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	401a      	ands	r2, r3
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	fa01 f303 	lsl.w	r3, r1, r3
 80017e2:	43d9      	mvns	r1, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e8:	4313      	orrs	r3, r2
         );
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3724      	adds	r7, #36	; 0x24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b082      	sub	sp, #8
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f7ff ff4c 	bl	800169c <__NVIC_SetPriorityGrouping>
}
 8001804:	bf00      	nop
 8001806:	3708      	adds	r7, #8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}

0800180c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	4603      	mov	r3, r0
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
 8001818:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800181a:	2300      	movs	r3, #0
 800181c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800181e:	f7ff ff61 	bl	80016e4 <__NVIC_GetPriorityGrouping>
 8001822:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	68b9      	ldr	r1, [r7, #8]
 8001828:	6978      	ldr	r0, [r7, #20]
 800182a:	f7ff ffb1 	bl	8001790 <NVIC_EncodePriority>
 800182e:	4602      	mov	r2, r0
 8001830:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001834:	4611      	mov	r1, r2
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff ff80 	bl	800173c <__NVIC_SetPriority>
}
 800183c:	bf00      	nop
 800183e:	3718      	adds	r7, #24
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}

08001844 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800184e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff ff54 	bl	8001700 <__NVIC_EnableIRQ>
}
 8001858:	bf00      	nop
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d101      	bne.n	8001872 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e098      	b.n	80019a4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	461a      	mov	r2, r3
 8001878:	4b4d      	ldr	r3, [pc, #308]	; (80019b0 <HAL_DMA_Init+0x150>)
 800187a:	429a      	cmp	r2, r3
 800187c:	d80f      	bhi.n	800189e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	461a      	mov	r2, r3
 8001884:	4b4b      	ldr	r3, [pc, #300]	; (80019b4 <HAL_DMA_Init+0x154>)
 8001886:	4413      	add	r3, r2
 8001888:	4a4b      	ldr	r2, [pc, #300]	; (80019b8 <HAL_DMA_Init+0x158>)
 800188a:	fba2 2303 	umull	r2, r3, r2, r3
 800188e:	091b      	lsrs	r3, r3, #4
 8001890:	009a      	lsls	r2, r3, #2
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a48      	ldr	r2, [pc, #288]	; (80019bc <HAL_DMA_Init+0x15c>)
 800189a:	641a      	str	r2, [r3, #64]	; 0x40
 800189c:	e00e      	b.n	80018bc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	461a      	mov	r2, r3
 80018a4:	4b46      	ldr	r3, [pc, #280]	; (80019c0 <HAL_DMA_Init+0x160>)
 80018a6:	4413      	add	r3, r2
 80018a8:	4a43      	ldr	r2, [pc, #268]	; (80019b8 <HAL_DMA_Init+0x158>)
 80018aa:	fba2 2303 	umull	r2, r3, r2, r3
 80018ae:	091b      	lsrs	r3, r3, #4
 80018b0:	009a      	lsls	r2, r3, #2
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a42      	ldr	r2, [pc, #264]	; (80019c4 <HAL_DMA_Init+0x164>)
 80018ba:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2202      	movs	r2, #2
 80018c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80018d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80018e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	691b      	ldr	r3, [r3, #16]
 80018e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	699b      	ldr	r3, [r3, #24]
 80018f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6a1b      	ldr	r3, [r3, #32]
 80018fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001900:	68fa      	ldr	r2, [r7, #12]
 8001902:	4313      	orrs	r3, r2
 8001904:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	68fa      	ldr	r2, [r7, #12]
 800190c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001916:	d039      	beq.n	800198c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191c:	4a27      	ldr	r2, [pc, #156]	; (80019bc <HAL_DMA_Init+0x15c>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d11a      	bne.n	8001958 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001922:	4b29      	ldr	r3, [pc, #164]	; (80019c8 <HAL_DMA_Init+0x168>)
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192a:	f003 031c 	and.w	r3, r3, #28
 800192e:	210f      	movs	r1, #15
 8001930:	fa01 f303 	lsl.w	r3, r1, r3
 8001934:	43db      	mvns	r3, r3
 8001936:	4924      	ldr	r1, [pc, #144]	; (80019c8 <HAL_DMA_Init+0x168>)
 8001938:	4013      	ands	r3, r2
 800193a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800193c:	4b22      	ldr	r3, [pc, #136]	; (80019c8 <HAL_DMA_Init+0x168>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6859      	ldr	r1, [r3, #4]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001948:	f003 031c 	and.w	r3, r3, #28
 800194c:	fa01 f303 	lsl.w	r3, r1, r3
 8001950:	491d      	ldr	r1, [pc, #116]	; (80019c8 <HAL_DMA_Init+0x168>)
 8001952:	4313      	orrs	r3, r2
 8001954:	600b      	str	r3, [r1, #0]
 8001956:	e019      	b.n	800198c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001958:	4b1c      	ldr	r3, [pc, #112]	; (80019cc <HAL_DMA_Init+0x16c>)
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001960:	f003 031c 	and.w	r3, r3, #28
 8001964:	210f      	movs	r1, #15
 8001966:	fa01 f303 	lsl.w	r3, r1, r3
 800196a:	43db      	mvns	r3, r3
 800196c:	4917      	ldr	r1, [pc, #92]	; (80019cc <HAL_DMA_Init+0x16c>)
 800196e:	4013      	ands	r3, r2
 8001970:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001972:	4b16      	ldr	r3, [pc, #88]	; (80019cc <HAL_DMA_Init+0x16c>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6859      	ldr	r1, [r3, #4]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197e:	f003 031c 	and.w	r3, r3, #28
 8001982:	fa01 f303 	lsl.w	r3, r1, r3
 8001986:	4911      	ldr	r1, [pc, #68]	; (80019cc <HAL_DMA_Init+0x16c>)
 8001988:	4313      	orrs	r3, r2
 800198a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2201      	movs	r2, #1
 8001996:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2200      	movs	r2, #0
 800199e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80019a2:	2300      	movs	r3, #0
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3714      	adds	r7, #20
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	40020407 	.word	0x40020407
 80019b4:	bffdfff8 	.word	0xbffdfff8
 80019b8:	cccccccd 	.word	0xcccccccd
 80019bc:	40020000 	.word	0x40020000
 80019c0:	bffdfbf8 	.word	0xbffdfbf8
 80019c4:	40020400 	.word	0x40020400
 80019c8:	400200a8 	.word	0x400200a8
 80019cc:	400204a8 	.word	0x400204a8

080019d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	607a      	str	r2, [r7, #4]
 80019dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019de:	2300      	movs	r3, #0
 80019e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d101      	bne.n	80019f0 <HAL_DMA_Start_IT+0x20>
 80019ec:	2302      	movs	r3, #2
 80019ee:	e04b      	b.n	8001a88 <HAL_DMA_Start_IT+0xb8>
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2201      	movs	r2, #1
 80019f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d13a      	bne.n	8001a7a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	2202      	movs	r2, #2
 8001a08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f022 0201 	bic.w	r2, r2, #1
 8001a20:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	68b9      	ldr	r1, [r7, #8]
 8001a28:	68f8      	ldr	r0, [r7, #12]
 8001a2a:	f000 f95f 	bl	8001cec <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d008      	beq.n	8001a48 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f042 020e 	orr.w	r2, r2, #14
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	e00f      	b.n	8001a68 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f022 0204 	bic.w	r2, r2, #4
 8001a56:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f042 020a 	orr.w	r2, r2, #10
 8001a66:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f042 0201 	orr.w	r2, r2, #1
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	e005      	b.n	8001a86 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a82:	2302      	movs	r3, #2
 8001a84:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001a86:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b085      	sub	sp, #20
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d008      	beq.n	8001aba <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2204      	movs	r2, #4
 8001aac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e022      	b.n	8001b00 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f022 020e 	bic.w	r2, r2, #14
 8001ac8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f022 0201 	bic.w	r2, r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ade:	f003 021c 	and.w	r2, r3, #28
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	fa01 f202 	lsl.w	r2, r1, r2
 8001aec:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2201      	movs	r2, #1
 8001af2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001afe:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3714      	adds	r7, #20
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b14:	2300      	movs	r3, #0
 8001b16:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d005      	beq.n	8001b30 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2204      	movs	r2, #4
 8001b28:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	73fb      	strb	r3, [r7, #15]
 8001b2e:	e029      	b.n	8001b84 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f022 020e 	bic.w	r2, r2, #14
 8001b3e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f022 0201 	bic.w	r2, r2, #1
 8001b4e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b54:	f003 021c 	and.w	r2, r3, #28
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b62:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d003      	beq.n	8001b84 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	4798      	blx	r3
    }
  }
  return status;
 8001b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b084      	sub	sp, #16
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001baa:	f003 031c 	and.w	r3, r3, #28
 8001bae:	2204      	movs	r2, #4
 8001bb0:	409a      	lsls	r2, r3
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d026      	beq.n	8001c08 <HAL_DMA_IRQHandler+0x7a>
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	f003 0304 	and.w	r3, r3, #4
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d021      	beq.n	8001c08 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0320 	and.w	r3, r3, #32
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d107      	bne.n	8001be2 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f022 0204 	bic.w	r2, r2, #4
 8001be0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be6:	f003 021c 	and.w	r2, r3, #28
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bee:	2104      	movs	r1, #4
 8001bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8001bf4:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d071      	beq.n	8001ce2 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001c06:	e06c      	b.n	8001ce2 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0c:	f003 031c 	and.w	r3, r3, #28
 8001c10:	2202      	movs	r2, #2
 8001c12:	409a      	lsls	r2, r3
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	4013      	ands	r3, r2
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d02e      	beq.n	8001c7a <HAL_DMA_IRQHandler+0xec>
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d029      	beq.n	8001c7a <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0320 	and.w	r3, r3, #32
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d10b      	bne.n	8001c4c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f022 020a 	bic.w	r2, r2, #10
 8001c42:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2201      	movs	r2, #1
 8001c48:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c50:	f003 021c 	and.w	r2, r3, #28
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c58:	2102      	movs	r1, #2
 8001c5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c5e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d038      	beq.n	8001ce2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001c78:	e033      	b.n	8001ce2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7e:	f003 031c 	and.w	r3, r3, #28
 8001c82:	2208      	movs	r2, #8
 8001c84:	409a      	lsls	r2, r3
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d02a      	beq.n	8001ce4 <HAL_DMA_IRQHandler+0x156>
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	f003 0308 	and.w	r3, r3, #8
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d025      	beq.n	8001ce4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f022 020e 	bic.w	r2, r2, #14
 8001ca6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cac:	f003 021c 	and.w	r2, r3, #28
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb4:	2101      	movs	r1, #1
 8001cb6:	fa01 f202 	lsl.w	r2, r1, r2
 8001cba:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d004      	beq.n	8001ce4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001ce2:	bf00      	nop
 8001ce4:	bf00      	nop
}
 8001ce6:	3710      	adds	r7, #16
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b085      	sub	sp, #20
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
 8001cf8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cfe:	f003 021c 	and.w	r2, r3, #28
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d06:	2101      	movs	r1, #1
 8001d08:	fa01 f202 	lsl.w	r2, r1, r2
 8001d0c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	683a      	ldr	r2, [r7, #0]
 8001d14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	2b10      	cmp	r3, #16
 8001d1c:	d108      	bne.n	8001d30 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001d2e:	e007      	b.n	8001d40 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68ba      	ldr	r2, [r7, #8]
 8001d36:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	60da      	str	r2, [r3, #12]
}
 8001d40:	bf00      	nop
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b087      	sub	sp, #28
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d56:	2300      	movs	r3, #0
 8001d58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d5a:	e148      	b.n	8001fee <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	2101      	movs	r1, #1
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	fa01 f303 	lsl.w	r3, r1, r3
 8001d68:	4013      	ands	r3, r2
 8001d6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	f000 813a 	beq.w	8001fe8 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f003 0303 	and.w	r3, r3, #3
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d005      	beq.n	8001d8c <HAL_GPIO_Init+0x40>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f003 0303 	and.w	r3, r3, #3
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d130      	bne.n	8001dee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	2203      	movs	r2, #3
 8001d98:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	4013      	ands	r3, r2
 8001da2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	68da      	ldr	r2, [r3, #12]
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	693a      	ldr	r2, [r7, #16]
 8001dba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	43db      	mvns	r3, r3
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	4013      	ands	r3, r2
 8001dd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	091b      	lsrs	r3, r3, #4
 8001dd8:	f003 0201 	and.w	r2, r3, #1
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	fa02 f303 	lsl.w	r3, r2, r3
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f003 0303 	and.w	r3, r3, #3
 8001df6:	2b03      	cmp	r3, #3
 8001df8:	d017      	beq.n	8001e2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	2203      	movs	r2, #3
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	43db      	mvns	r3, r3
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	689a      	ldr	r2, [r3, #8]
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f003 0303 	and.w	r3, r3, #3
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d123      	bne.n	8001e7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	08da      	lsrs	r2, r3, #3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	3208      	adds	r2, #8
 8001e3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	220f      	movs	r2, #15
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	43db      	mvns	r3, r3
 8001e54:	693a      	ldr	r2, [r7, #16]
 8001e56:	4013      	ands	r3, r2
 8001e58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	691a      	ldr	r2, [r3, #16]
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	08da      	lsrs	r2, r3, #3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	3208      	adds	r2, #8
 8001e78:	6939      	ldr	r1, [r7, #16]
 8001e7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	005b      	lsls	r3, r3, #1
 8001e88:	2203      	movs	r2, #3
 8001e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8e:	43db      	mvns	r3, r3
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	4013      	ands	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f003 0203 	and.w	r2, r3, #3
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f000 8094 	beq.w	8001fe8 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ec0:	4b52      	ldr	r3, [pc, #328]	; (800200c <HAL_GPIO_Init+0x2c0>)
 8001ec2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ec4:	4a51      	ldr	r2, [pc, #324]	; (800200c <HAL_GPIO_Init+0x2c0>)
 8001ec6:	f043 0301 	orr.w	r3, r3, #1
 8001eca:	6613      	str	r3, [r2, #96]	; 0x60
 8001ecc:	4b4f      	ldr	r3, [pc, #316]	; (800200c <HAL_GPIO_Init+0x2c0>)
 8001ece:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ed0:	f003 0301 	and.w	r3, r3, #1
 8001ed4:	60bb      	str	r3, [r7, #8]
 8001ed6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ed8:	4a4d      	ldr	r2, [pc, #308]	; (8002010 <HAL_GPIO_Init+0x2c4>)
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	089b      	lsrs	r3, r3, #2
 8001ede:	3302      	adds	r3, #2
 8001ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ee4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	f003 0303 	and.w	r3, r3, #3
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	220f      	movs	r2, #15
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f02:	d00d      	beq.n	8001f20 <HAL_GPIO_Init+0x1d4>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	4a43      	ldr	r2, [pc, #268]	; (8002014 <HAL_GPIO_Init+0x2c8>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d007      	beq.n	8001f1c <HAL_GPIO_Init+0x1d0>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4a42      	ldr	r2, [pc, #264]	; (8002018 <HAL_GPIO_Init+0x2cc>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d101      	bne.n	8001f18 <HAL_GPIO_Init+0x1cc>
 8001f14:	2302      	movs	r3, #2
 8001f16:	e004      	b.n	8001f22 <HAL_GPIO_Init+0x1d6>
 8001f18:	2307      	movs	r3, #7
 8001f1a:	e002      	b.n	8001f22 <HAL_GPIO_Init+0x1d6>
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e000      	b.n	8001f22 <HAL_GPIO_Init+0x1d6>
 8001f20:	2300      	movs	r3, #0
 8001f22:	697a      	ldr	r2, [r7, #20]
 8001f24:	f002 0203 	and.w	r2, r2, #3
 8001f28:	0092      	lsls	r2, r2, #2
 8001f2a:	4093      	lsls	r3, r2
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f32:	4937      	ldr	r1, [pc, #220]	; (8002010 <HAL_GPIO_Init+0x2c4>)
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	089b      	lsrs	r3, r3, #2
 8001f38:	3302      	adds	r3, #2
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f40:	4b36      	ldr	r3, [pc, #216]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f64:	4a2d      	ldr	r2, [pc, #180]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f6a:	4b2c      	ldr	r3, [pc, #176]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	43db      	mvns	r3, r3
 8001f74:	693a      	ldr	r2, [r7, #16]
 8001f76:	4013      	ands	r3, r2
 8001f78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f8e:	4a23      	ldr	r2, [pc, #140]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f94:	4b21      	ldr	r3, [pc, #132]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001fb0:	693a      	ldr	r2, [r7, #16]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001fb8:	4a18      	ldr	r2, [pc, #96]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001fbe:	4b17      	ldr	r3, [pc, #92]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fe2:	4a0e      	ldr	r2, [pc, #56]	; (800201c <HAL_GPIO_Init+0x2d0>)
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	3301      	adds	r3, #1
 8001fec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	f47f aeaf 	bne.w	8001d5c <HAL_GPIO_Init+0x10>
  }
}
 8001ffe:	bf00      	nop
 8002000:	bf00      	nop
 8002002:	371c      	adds	r7, #28
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr
 800200c:	40021000 	.word	0x40021000
 8002010:	40010000 	.word	0x40010000
 8002014:	48000400 	.word	0x48000400
 8002018:	48000800 	.word	0x48000800
 800201c:	40010400 	.word	0x40010400

08002020 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002020:	b480      	push	{r7}
 8002022:	b085      	sub	sp, #20
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	460b      	mov	r3, r1
 800202a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	691a      	ldr	r2, [r3, #16]
 8002030:	887b      	ldrh	r3, [r7, #2]
 8002032:	4013      	ands	r3, r2
 8002034:	2b00      	cmp	r3, #0
 8002036:	d002      	beq.n	800203e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002038:	2301      	movs	r3, #1
 800203a:	73fb      	strb	r3, [r7, #15]
 800203c:	e001      	b.n	8002042 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800203e:	2300      	movs	r3, #0
 8002040:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002042:	7bfb      	ldrb	r3, [r7, #15]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	460b      	mov	r3, r1
 800205a:	807b      	strh	r3, [r7, #2]
 800205c:	4613      	mov	r3, r2
 800205e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002060:	787b      	ldrb	r3, [r7, #1]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d003      	beq.n	800206e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002066:	887a      	ldrh	r2, [r7, #2]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800206c:	e002      	b.n	8002074 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800206e:	887a      	ldrh	r2, [r7, #2]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002084:	4b05      	ldr	r3, [pc, #20]	; (800209c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a04      	ldr	r2, [pc, #16]	; (800209c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800208a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800208e:	6013      	str	r3, [r2, #0]
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	40007000 	.word	0x40007000

080020a0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80020a4:	4b04      	ldr	r3, [pc, #16]	; (80020b8 <HAL_PWREx_GetVoltageRange+0x18>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	40007000 	.word	0x40007000

080020bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020ca:	d130      	bne.n	800212e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80020cc:	4b23      	ldr	r3, [pc, #140]	; (800215c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020d8:	d038      	beq.n	800214c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020da:	4b20      	ldr	r3, [pc, #128]	; (800215c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020e2:	4a1e      	ldr	r2, [pc, #120]	; (800215c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020e8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80020ea:	4b1d      	ldr	r3, [pc, #116]	; (8002160 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2232      	movs	r2, #50	; 0x32
 80020f0:	fb02 f303 	mul.w	r3, r2, r3
 80020f4:	4a1b      	ldr	r2, [pc, #108]	; (8002164 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80020f6:	fba2 2303 	umull	r2, r3, r2, r3
 80020fa:	0c9b      	lsrs	r3, r3, #18
 80020fc:	3301      	adds	r3, #1
 80020fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002100:	e002      	b.n	8002108 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	3b01      	subs	r3, #1
 8002106:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002108:	4b14      	ldr	r3, [pc, #80]	; (800215c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800210a:	695b      	ldr	r3, [r3, #20]
 800210c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002110:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002114:	d102      	bne.n	800211c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d1f2      	bne.n	8002102 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800211c:	4b0f      	ldr	r3, [pc, #60]	; (800215c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800211e:	695b      	ldr	r3, [r3, #20]
 8002120:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002124:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002128:	d110      	bne.n	800214c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e00f      	b.n	800214e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800212e:	4b0b      	ldr	r3, [pc, #44]	; (800215c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002136:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800213a:	d007      	beq.n	800214c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800213c:	4b07      	ldr	r3, [pc, #28]	; (800215c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002144:	4a05      	ldr	r2, [pc, #20]	; (800215c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002146:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800214a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3714      	adds	r7, #20
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	40007000 	.word	0x40007000
 8002160:	20000008 	.word	0x20000008
 8002164:	431bde83 	.word	0x431bde83

08002168 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b088      	sub	sp, #32
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d102      	bne.n	800217c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	f000 bc02 	b.w	8002980 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800217c:	4b96      	ldr	r3, [pc, #600]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f003 030c 	and.w	r3, r3, #12
 8002184:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002186:	4b94      	ldr	r3, [pc, #592]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	f003 0303 	and.w	r3, r3, #3
 800218e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0310 	and.w	r3, r3, #16
 8002198:	2b00      	cmp	r3, #0
 800219a:	f000 80e4 	beq.w	8002366 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d007      	beq.n	80021b4 <HAL_RCC_OscConfig+0x4c>
 80021a4:	69bb      	ldr	r3, [r7, #24]
 80021a6:	2b0c      	cmp	r3, #12
 80021a8:	f040 808b 	bne.w	80022c2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	f040 8087 	bne.w	80022c2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021b4:	4b88      	ldr	r3, [pc, #544]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0302 	and.w	r3, r3, #2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d005      	beq.n	80021cc <HAL_RCC_OscConfig+0x64>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d101      	bne.n	80021cc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e3d9      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a1a      	ldr	r2, [r3, #32]
 80021d0:	4b81      	ldr	r3, [pc, #516]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0308 	and.w	r3, r3, #8
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d004      	beq.n	80021e6 <HAL_RCC_OscConfig+0x7e>
 80021dc:	4b7e      	ldr	r3, [pc, #504]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021e4:	e005      	b.n	80021f2 <HAL_RCC_OscConfig+0x8a>
 80021e6:	4b7c      	ldr	r3, [pc, #496]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80021e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021ec:	091b      	lsrs	r3, r3, #4
 80021ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d223      	bcs.n	800223e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a1b      	ldr	r3, [r3, #32]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f000 fdbe 	bl	8002d7c <RCC_SetFlashLatencyFromMSIRange>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e3ba      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800220a:	4b73      	ldr	r3, [pc, #460]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a72      	ldr	r2, [pc, #456]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002210:	f043 0308 	orr.w	r3, r3, #8
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	4b70      	ldr	r3, [pc, #448]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a1b      	ldr	r3, [r3, #32]
 8002222:	496d      	ldr	r1, [pc, #436]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002224:	4313      	orrs	r3, r2
 8002226:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002228:	4b6b      	ldr	r3, [pc, #428]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	69db      	ldr	r3, [r3, #28]
 8002234:	021b      	lsls	r3, r3, #8
 8002236:	4968      	ldr	r1, [pc, #416]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002238:	4313      	orrs	r3, r2
 800223a:	604b      	str	r3, [r1, #4]
 800223c:	e025      	b.n	800228a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800223e:	4b66      	ldr	r3, [pc, #408]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a65      	ldr	r2, [pc, #404]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002244:	f043 0308 	orr.w	r3, r3, #8
 8002248:	6013      	str	r3, [r2, #0]
 800224a:	4b63      	ldr	r3, [pc, #396]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a1b      	ldr	r3, [r3, #32]
 8002256:	4960      	ldr	r1, [pc, #384]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002258:	4313      	orrs	r3, r2
 800225a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800225c:	4b5e      	ldr	r3, [pc, #376]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	69db      	ldr	r3, [r3, #28]
 8002268:	021b      	lsls	r3, r3, #8
 800226a:	495b      	ldr	r1, [pc, #364]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 800226c:	4313      	orrs	r3, r2
 800226e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002270:	69bb      	ldr	r3, [r7, #24]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d109      	bne.n	800228a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a1b      	ldr	r3, [r3, #32]
 800227a:	4618      	mov	r0, r3
 800227c:	f000 fd7e 	bl	8002d7c <RCC_SetFlashLatencyFromMSIRange>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e37a      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800228a:	f000 fc81 	bl	8002b90 <HAL_RCC_GetSysClockFreq>
 800228e:	4602      	mov	r2, r0
 8002290:	4b51      	ldr	r3, [pc, #324]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	091b      	lsrs	r3, r3, #4
 8002296:	f003 030f 	and.w	r3, r3, #15
 800229a:	4950      	ldr	r1, [pc, #320]	; (80023dc <HAL_RCC_OscConfig+0x274>)
 800229c:	5ccb      	ldrb	r3, [r1, r3]
 800229e:	f003 031f 	and.w	r3, r3, #31
 80022a2:	fa22 f303 	lsr.w	r3, r2, r3
 80022a6:	4a4e      	ldr	r2, [pc, #312]	; (80023e0 <HAL_RCC_OscConfig+0x278>)
 80022a8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80022aa:	4b4e      	ldr	r3, [pc, #312]	; (80023e4 <HAL_RCC_OscConfig+0x27c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f7fe ffc2 	bl	8001238 <HAL_InitTick>
 80022b4:	4603      	mov	r3, r0
 80022b6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80022b8:	7bfb      	ldrb	r3, [r7, #15]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d052      	beq.n	8002364 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80022be:	7bfb      	ldrb	r3, [r7, #15]
 80022c0:	e35e      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	699b      	ldr	r3, [r3, #24]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d032      	beq.n	8002330 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80022ca:	4b43      	ldr	r3, [pc, #268]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a42      	ldr	r2, [pc, #264]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80022d0:	f043 0301 	orr.w	r3, r3, #1
 80022d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022d6:	f7ff f9d5 	bl	8001684 <HAL_GetTick>
 80022da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80022dc:	e008      	b.n	80022f0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022de:	f7ff f9d1 	bl	8001684 <HAL_GetTick>
 80022e2:	4602      	mov	r2, r0
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d901      	bls.n	80022f0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	e347      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80022f0:	4b39      	ldr	r3, [pc, #228]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0302 	and.w	r3, r3, #2
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d0f0      	beq.n	80022de <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022fc:	4b36      	ldr	r3, [pc, #216]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a35      	ldr	r2, [pc, #212]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002302:	f043 0308 	orr.w	r3, r3, #8
 8002306:	6013      	str	r3, [r2, #0]
 8002308:	4b33      	ldr	r3, [pc, #204]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	4930      	ldr	r1, [pc, #192]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002316:	4313      	orrs	r3, r2
 8002318:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800231a:	4b2f      	ldr	r3, [pc, #188]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	69db      	ldr	r3, [r3, #28]
 8002326:	021b      	lsls	r3, r3, #8
 8002328:	492b      	ldr	r1, [pc, #172]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 800232a:	4313      	orrs	r3, r2
 800232c:	604b      	str	r3, [r1, #4]
 800232e:	e01a      	b.n	8002366 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002330:	4b29      	ldr	r3, [pc, #164]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a28      	ldr	r2, [pc, #160]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002336:	f023 0301 	bic.w	r3, r3, #1
 800233a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800233c:	f7ff f9a2 	bl	8001684 <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002344:	f7ff f99e 	bl	8001684 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e314      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002356:	4b20      	ldr	r3, [pc, #128]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b00      	cmp	r3, #0
 8002360:	d1f0      	bne.n	8002344 <HAL_RCC_OscConfig+0x1dc>
 8002362:	e000      	b.n	8002366 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002364:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	2b00      	cmp	r3, #0
 8002370:	d073      	beq.n	800245a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	2b08      	cmp	r3, #8
 8002376:	d005      	beq.n	8002384 <HAL_RCC_OscConfig+0x21c>
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	2b0c      	cmp	r3, #12
 800237c:	d10e      	bne.n	800239c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	2b03      	cmp	r3, #3
 8002382:	d10b      	bne.n	800239c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002384:	4b14      	ldr	r3, [pc, #80]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d063      	beq.n	8002458 <HAL_RCC_OscConfig+0x2f0>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d15f      	bne.n	8002458 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e2f1      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023a4:	d106      	bne.n	80023b4 <HAL_RCC_OscConfig+0x24c>
 80023a6:	4b0c      	ldr	r3, [pc, #48]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a0b      	ldr	r2, [pc, #44]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80023ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023b0:	6013      	str	r3, [r2, #0]
 80023b2:	e025      	b.n	8002400 <HAL_RCC_OscConfig+0x298>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023bc:	d114      	bne.n	80023e8 <HAL_RCC_OscConfig+0x280>
 80023be:	4b06      	ldr	r3, [pc, #24]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a05      	ldr	r2, [pc, #20]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80023c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023c8:	6013      	str	r3, [r2, #0]
 80023ca:	4b03      	ldr	r3, [pc, #12]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a02      	ldr	r2, [pc, #8]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80023d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023d4:	6013      	str	r3, [r2, #0]
 80023d6:	e013      	b.n	8002400 <HAL_RCC_OscConfig+0x298>
 80023d8:	40021000 	.word	0x40021000
 80023dc:	0800a848 	.word	0x0800a848
 80023e0:	20000008 	.word	0x20000008
 80023e4:	2000000c 	.word	0x2000000c
 80023e8:	4ba0      	ldr	r3, [pc, #640]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a9f      	ldr	r2, [pc, #636]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80023ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023f2:	6013      	str	r3, [r2, #0]
 80023f4:	4b9d      	ldr	r3, [pc, #628]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a9c      	ldr	r2, [pc, #624]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80023fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d013      	beq.n	8002430 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002408:	f7ff f93c 	bl	8001684 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002410:	f7ff f938 	bl	8001684 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b64      	cmp	r3, #100	; 0x64
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e2ae      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002422:	4b92      	ldr	r3, [pc, #584]	; (800266c <HAL_RCC_OscConfig+0x504>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d0f0      	beq.n	8002410 <HAL_RCC_OscConfig+0x2a8>
 800242e:	e014      	b.n	800245a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002430:	f7ff f928 	bl	8001684 <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002438:	f7ff f924 	bl	8001684 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b64      	cmp	r3, #100	; 0x64
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e29a      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800244a:	4b88      	ldr	r3, [pc, #544]	; (800266c <HAL_RCC_OscConfig+0x504>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d1f0      	bne.n	8002438 <HAL_RCC_OscConfig+0x2d0>
 8002456:	e000      	b.n	800245a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002458:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d060      	beq.n	8002528 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	2b04      	cmp	r3, #4
 800246a:	d005      	beq.n	8002478 <HAL_RCC_OscConfig+0x310>
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	2b0c      	cmp	r3, #12
 8002470:	d119      	bne.n	80024a6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	2b02      	cmp	r3, #2
 8002476:	d116      	bne.n	80024a6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002478:	4b7c      	ldr	r3, [pc, #496]	; (800266c <HAL_RCC_OscConfig+0x504>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002480:	2b00      	cmp	r3, #0
 8002482:	d005      	beq.n	8002490 <HAL_RCC_OscConfig+0x328>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d101      	bne.n	8002490 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e277      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002490:	4b76      	ldr	r3, [pc, #472]	; (800266c <HAL_RCC_OscConfig+0x504>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	061b      	lsls	r3, r3, #24
 800249e:	4973      	ldr	r1, [pc, #460]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80024a0:	4313      	orrs	r3, r2
 80024a2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024a4:	e040      	b.n	8002528 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d023      	beq.n	80024f6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024ae:	4b6f      	ldr	r3, [pc, #444]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a6e      	ldr	r2, [pc, #440]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80024b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ba:	f7ff f8e3 	bl	8001684 <HAL_GetTick>
 80024be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024c0:	e008      	b.n	80024d4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024c2:	f7ff f8df 	bl	8001684 <HAL_GetTick>
 80024c6:	4602      	mov	r2, r0
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d901      	bls.n	80024d4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e255      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024d4:	4b65      	ldr	r3, [pc, #404]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d0f0      	beq.n	80024c2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024e0:	4b62      	ldr	r3, [pc, #392]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	061b      	lsls	r3, r3, #24
 80024ee:	495f      	ldr	r1, [pc, #380]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80024f0:	4313      	orrs	r3, r2
 80024f2:	604b      	str	r3, [r1, #4]
 80024f4:	e018      	b.n	8002528 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024f6:	4b5d      	ldr	r3, [pc, #372]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a5c      	ldr	r2, [pc, #368]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80024fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002500:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002502:	f7ff f8bf 	bl	8001684 <HAL_GetTick>
 8002506:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002508:	e008      	b.n	800251c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800250a:	f7ff f8bb 	bl	8001684 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b02      	cmp	r3, #2
 8002516:	d901      	bls.n	800251c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e231      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800251c:	4b53      	ldr	r3, [pc, #332]	; (800266c <HAL_RCC_OscConfig+0x504>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002524:	2b00      	cmp	r3, #0
 8002526:	d1f0      	bne.n	800250a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0308 	and.w	r3, r3, #8
 8002530:	2b00      	cmp	r3, #0
 8002532:	d03c      	beq.n	80025ae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	695b      	ldr	r3, [r3, #20]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d01c      	beq.n	8002576 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800253c:	4b4b      	ldr	r3, [pc, #300]	; (800266c <HAL_RCC_OscConfig+0x504>)
 800253e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002542:	4a4a      	ldr	r2, [pc, #296]	; (800266c <HAL_RCC_OscConfig+0x504>)
 8002544:	f043 0301 	orr.w	r3, r3, #1
 8002548:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800254c:	f7ff f89a 	bl	8001684 <HAL_GetTick>
 8002550:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002552:	e008      	b.n	8002566 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002554:	f7ff f896 	bl	8001684 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	2b02      	cmp	r3, #2
 8002560:	d901      	bls.n	8002566 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	e20c      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002566:	4b41      	ldr	r3, [pc, #260]	; (800266c <HAL_RCC_OscConfig+0x504>)
 8002568:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800256c:	f003 0302 	and.w	r3, r3, #2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d0ef      	beq.n	8002554 <HAL_RCC_OscConfig+0x3ec>
 8002574:	e01b      	b.n	80025ae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002576:	4b3d      	ldr	r3, [pc, #244]	; (800266c <HAL_RCC_OscConfig+0x504>)
 8002578:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800257c:	4a3b      	ldr	r2, [pc, #236]	; (800266c <HAL_RCC_OscConfig+0x504>)
 800257e:	f023 0301 	bic.w	r3, r3, #1
 8002582:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002586:	f7ff f87d 	bl	8001684 <HAL_GetTick>
 800258a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800258c:	e008      	b.n	80025a0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800258e:	f7ff f879 	bl	8001684 <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e1ef      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025a0:	4b32      	ldr	r3, [pc, #200]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80025a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1ef      	bne.n	800258e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0304 	and.w	r3, r3, #4
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	f000 80a6 	beq.w	8002708 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025bc:	2300      	movs	r3, #0
 80025be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80025c0:	4b2a      	ldr	r3, [pc, #168]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80025c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d10d      	bne.n	80025e8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025cc:	4b27      	ldr	r3, [pc, #156]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80025ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025d0:	4a26      	ldr	r2, [pc, #152]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80025d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025d6:	6593      	str	r3, [r2, #88]	; 0x58
 80025d8:	4b24      	ldr	r3, [pc, #144]	; (800266c <HAL_RCC_OscConfig+0x504>)
 80025da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025e0:	60bb      	str	r3, [r7, #8]
 80025e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025e4:	2301      	movs	r3, #1
 80025e6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025e8:	4b21      	ldr	r3, [pc, #132]	; (8002670 <HAL_RCC_OscConfig+0x508>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d118      	bne.n	8002626 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025f4:	4b1e      	ldr	r3, [pc, #120]	; (8002670 <HAL_RCC_OscConfig+0x508>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a1d      	ldr	r2, [pc, #116]	; (8002670 <HAL_RCC_OscConfig+0x508>)
 80025fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002600:	f7ff f840 	bl	8001684 <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002606:	e008      	b.n	800261a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002608:	f7ff f83c 	bl	8001684 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b02      	cmp	r3, #2
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e1b2      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800261a:	4b15      	ldr	r3, [pc, #84]	; (8002670 <HAL_RCC_OscConfig+0x508>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002622:	2b00      	cmp	r3, #0
 8002624:	d0f0      	beq.n	8002608 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	2b01      	cmp	r3, #1
 800262c:	d108      	bne.n	8002640 <HAL_RCC_OscConfig+0x4d8>
 800262e:	4b0f      	ldr	r3, [pc, #60]	; (800266c <HAL_RCC_OscConfig+0x504>)
 8002630:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002634:	4a0d      	ldr	r2, [pc, #52]	; (800266c <HAL_RCC_OscConfig+0x504>)
 8002636:	f043 0301 	orr.w	r3, r3, #1
 800263a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800263e:	e029      	b.n	8002694 <HAL_RCC_OscConfig+0x52c>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	2b05      	cmp	r3, #5
 8002646:	d115      	bne.n	8002674 <HAL_RCC_OscConfig+0x50c>
 8002648:	4b08      	ldr	r3, [pc, #32]	; (800266c <HAL_RCC_OscConfig+0x504>)
 800264a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800264e:	4a07      	ldr	r2, [pc, #28]	; (800266c <HAL_RCC_OscConfig+0x504>)
 8002650:	f043 0304 	orr.w	r3, r3, #4
 8002654:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002658:	4b04      	ldr	r3, [pc, #16]	; (800266c <HAL_RCC_OscConfig+0x504>)
 800265a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800265e:	4a03      	ldr	r2, [pc, #12]	; (800266c <HAL_RCC_OscConfig+0x504>)
 8002660:	f043 0301 	orr.w	r3, r3, #1
 8002664:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002668:	e014      	b.n	8002694 <HAL_RCC_OscConfig+0x52c>
 800266a:	bf00      	nop
 800266c:	40021000 	.word	0x40021000
 8002670:	40007000 	.word	0x40007000
 8002674:	4b9a      	ldr	r3, [pc, #616]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 8002676:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800267a:	4a99      	ldr	r2, [pc, #612]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 800267c:	f023 0301 	bic.w	r3, r3, #1
 8002680:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002684:	4b96      	ldr	r3, [pc, #600]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 8002686:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800268a:	4a95      	ldr	r2, [pc, #596]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 800268c:	f023 0304 	bic.w	r3, r3, #4
 8002690:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d016      	beq.n	80026ca <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800269c:	f7fe fff2 	bl	8001684 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026a2:	e00a      	b.n	80026ba <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026a4:	f7fe ffee 	bl	8001684 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e162      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026ba:	4b89      	ldr	r3, [pc, #548]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 80026bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d0ed      	beq.n	80026a4 <HAL_RCC_OscConfig+0x53c>
 80026c8:	e015      	b.n	80026f6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ca:	f7fe ffdb 	bl	8001684 <HAL_GetTick>
 80026ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026d0:	e00a      	b.n	80026e8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026d2:	f7fe ffd7 	bl	8001684 <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e14b      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026e8:	4b7d      	ldr	r3, [pc, #500]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 80026ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1ed      	bne.n	80026d2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026f6:	7ffb      	ldrb	r3, [r7, #31]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d105      	bne.n	8002708 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026fc:	4b78      	ldr	r3, [pc, #480]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 80026fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002700:	4a77      	ldr	r2, [pc, #476]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 8002702:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002706:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0320 	and.w	r3, r3, #32
 8002710:	2b00      	cmp	r3, #0
 8002712:	d03c      	beq.n	800278e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002718:	2b00      	cmp	r3, #0
 800271a:	d01c      	beq.n	8002756 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800271c:	4b70      	ldr	r3, [pc, #448]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 800271e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002722:	4a6f      	ldr	r2, [pc, #444]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 8002724:	f043 0301 	orr.w	r3, r3, #1
 8002728:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800272c:	f7fe ffaa 	bl	8001684 <HAL_GetTick>
 8002730:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002734:	f7fe ffa6 	bl	8001684 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b02      	cmp	r3, #2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e11c      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002746:	4b66      	ldr	r3, [pc, #408]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 8002748:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800274c:	f003 0302 	and.w	r3, r3, #2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d0ef      	beq.n	8002734 <HAL_RCC_OscConfig+0x5cc>
 8002754:	e01b      	b.n	800278e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002756:	4b62      	ldr	r3, [pc, #392]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 8002758:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800275c:	4a60      	ldr	r2, [pc, #384]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 800275e:	f023 0301 	bic.w	r3, r3, #1
 8002762:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002766:	f7fe ff8d 	bl	8001684 <HAL_GetTick>
 800276a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800276c:	e008      	b.n	8002780 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800276e:	f7fe ff89 	bl	8001684 <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	2b02      	cmp	r3, #2
 800277a:	d901      	bls.n	8002780 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e0ff      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002780:	4b57      	ldr	r3, [pc, #348]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 8002782:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002786:	f003 0302 	and.w	r3, r3, #2
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1ef      	bne.n	800276e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002792:	2b00      	cmp	r3, #0
 8002794:	f000 80f3 	beq.w	800297e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800279c:	2b02      	cmp	r3, #2
 800279e:	f040 80c9 	bne.w	8002934 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80027a2:	4b4f      	ldr	r3, [pc, #316]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	f003 0203 	and.w	r2, r3, #3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d12c      	bne.n	8002810 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c0:	3b01      	subs	r3, #1
 80027c2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d123      	bne.n	8002810 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027d2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d11b      	bne.n	8002810 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027e2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d113      	bne.n	8002810 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027f2:	085b      	lsrs	r3, r3, #1
 80027f4:	3b01      	subs	r3, #1
 80027f6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d109      	bne.n	8002810 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002806:	085b      	lsrs	r3, r3, #1
 8002808:	3b01      	subs	r3, #1
 800280a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800280c:	429a      	cmp	r2, r3
 800280e:	d06b      	beq.n	80028e8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	2b0c      	cmp	r3, #12
 8002814:	d062      	beq.n	80028dc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002816:	4b32      	ldr	r3, [pc, #200]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e0ac      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002826:	4b2e      	ldr	r3, [pc, #184]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a2d      	ldr	r2, [pc, #180]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 800282c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002830:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002832:	f7fe ff27 	bl	8001684 <HAL_GetTick>
 8002836:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002838:	e008      	b.n	800284c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800283a:	f7fe ff23 	bl	8001684 <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	2b02      	cmp	r3, #2
 8002846:	d901      	bls.n	800284c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e099      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800284c:	4b24      	ldr	r3, [pc, #144]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d1f0      	bne.n	800283a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002858:	4b21      	ldr	r3, [pc, #132]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 800285a:	68da      	ldr	r2, [r3, #12]
 800285c:	4b21      	ldr	r3, [pc, #132]	; (80028e4 <HAL_RCC_OscConfig+0x77c>)
 800285e:	4013      	ands	r3, r2
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002868:	3a01      	subs	r2, #1
 800286a:	0112      	lsls	r2, r2, #4
 800286c:	4311      	orrs	r1, r2
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002872:	0212      	lsls	r2, r2, #8
 8002874:	4311      	orrs	r1, r2
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800287a:	0852      	lsrs	r2, r2, #1
 800287c:	3a01      	subs	r2, #1
 800287e:	0552      	lsls	r2, r2, #21
 8002880:	4311      	orrs	r1, r2
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002886:	0852      	lsrs	r2, r2, #1
 8002888:	3a01      	subs	r2, #1
 800288a:	0652      	lsls	r2, r2, #25
 800288c:	4311      	orrs	r1, r2
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002892:	06d2      	lsls	r2, r2, #27
 8002894:	430a      	orrs	r2, r1
 8002896:	4912      	ldr	r1, [pc, #72]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 8002898:	4313      	orrs	r3, r2
 800289a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800289c:	4b10      	ldr	r3, [pc, #64]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a0f      	ldr	r2, [pc, #60]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 80028a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028a6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028a8:	4b0d      	ldr	r3, [pc, #52]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	4a0c      	ldr	r2, [pc, #48]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 80028ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028b2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028b4:	f7fe fee6 	bl	8001684 <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028bc:	f7fe fee2 	bl	8001684 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e058      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ce:	4b04      	ldr	r3, [pc, #16]	; (80028e0 <HAL_RCC_OscConfig+0x778>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d0f0      	beq.n	80028bc <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028da:	e050      	b.n	800297e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e04f      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
 80028e0:	40021000 	.word	0x40021000
 80028e4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028e8:	4b27      	ldr	r3, [pc, #156]	; (8002988 <HAL_RCC_OscConfig+0x820>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d144      	bne.n	800297e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80028f4:	4b24      	ldr	r3, [pc, #144]	; (8002988 <HAL_RCC_OscConfig+0x820>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a23      	ldr	r2, [pc, #140]	; (8002988 <HAL_RCC_OscConfig+0x820>)
 80028fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002900:	4b21      	ldr	r3, [pc, #132]	; (8002988 <HAL_RCC_OscConfig+0x820>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	4a20      	ldr	r2, [pc, #128]	; (8002988 <HAL_RCC_OscConfig+0x820>)
 8002906:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800290a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800290c:	f7fe feba 	bl	8001684 <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002914:	f7fe feb6 	bl	8001684 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e02c      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002926:	4b18      	ldr	r3, [pc, #96]	; (8002988 <HAL_RCC_OscConfig+0x820>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d0f0      	beq.n	8002914 <HAL_RCC_OscConfig+0x7ac>
 8002932:	e024      	b.n	800297e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	2b0c      	cmp	r3, #12
 8002938:	d01f      	beq.n	800297a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800293a:	4b13      	ldr	r3, [pc, #76]	; (8002988 <HAL_RCC_OscConfig+0x820>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a12      	ldr	r2, [pc, #72]	; (8002988 <HAL_RCC_OscConfig+0x820>)
 8002940:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002944:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002946:	f7fe fe9d 	bl	8001684 <HAL_GetTick>
 800294a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800294c:	e008      	b.n	8002960 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800294e:	f7fe fe99 	bl	8001684 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e00f      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002960:	4b09      	ldr	r3, [pc, #36]	; (8002988 <HAL_RCC_OscConfig+0x820>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d1f0      	bne.n	800294e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800296c:	4b06      	ldr	r3, [pc, #24]	; (8002988 <HAL_RCC_OscConfig+0x820>)
 800296e:	68da      	ldr	r2, [r3, #12]
 8002970:	4905      	ldr	r1, [pc, #20]	; (8002988 <HAL_RCC_OscConfig+0x820>)
 8002972:	4b06      	ldr	r3, [pc, #24]	; (800298c <HAL_RCC_OscConfig+0x824>)
 8002974:	4013      	ands	r3, r2
 8002976:	60cb      	str	r3, [r1, #12]
 8002978:	e001      	b.n	800297e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e000      	b.n	8002980 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	3720      	adds	r7, #32
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40021000 	.word	0x40021000
 800298c:	feeefffc 	.word	0xfeeefffc

08002990 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d101      	bne.n	80029a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e0e7      	b.n	8002b74 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029a4:	4b75      	ldr	r3, [pc, #468]	; (8002b7c <HAL_RCC_ClockConfig+0x1ec>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0307 	and.w	r3, r3, #7
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d910      	bls.n	80029d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b2:	4b72      	ldr	r3, [pc, #456]	; (8002b7c <HAL_RCC_ClockConfig+0x1ec>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f023 0207 	bic.w	r2, r3, #7
 80029ba:	4970      	ldr	r1, [pc, #448]	; (8002b7c <HAL_RCC_ClockConfig+0x1ec>)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	4313      	orrs	r3, r2
 80029c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029c2:	4b6e      	ldr	r3, [pc, #440]	; (8002b7c <HAL_RCC_ClockConfig+0x1ec>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d001      	beq.n	80029d4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e0cf      	b.n	8002b74 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0302 	and.w	r3, r3, #2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d010      	beq.n	8002a02 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	4b66      	ldr	r3, [pc, #408]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d908      	bls.n	8002a02 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029f0:	4b63      	ldr	r3, [pc, #396]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	4960      	ldr	r1, [pc, #384]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d04c      	beq.n	8002aa8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	2b03      	cmp	r3, #3
 8002a14:	d107      	bne.n	8002a26 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a16:	4b5a      	ldr	r3, [pc, #360]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d121      	bne.n	8002a66 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e0a6      	b.n	8002b74 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d107      	bne.n	8002a3e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a2e:	4b54      	ldr	r3, [pc, #336]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d115      	bne.n	8002a66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e09a      	b.n	8002b74 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d107      	bne.n	8002a56 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a46:	4b4e      	ldr	r3, [pc, #312]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d109      	bne.n	8002a66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e08e      	b.n	8002b74 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a56:	4b4a      	ldr	r3, [pc, #296]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e086      	b.n	8002b74 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a66:	4b46      	ldr	r3, [pc, #280]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f023 0203 	bic.w	r2, r3, #3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	4943      	ldr	r1, [pc, #268]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a78:	f7fe fe04 	bl	8001684 <HAL_GetTick>
 8002a7c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a7e:	e00a      	b.n	8002a96 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a80:	f7fe fe00 	bl	8001684 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e06e      	b.n	8002b74 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a96:	4b3a      	ldr	r3, [pc, #232]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 020c 	and.w	r2, r3, #12
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d1eb      	bne.n	8002a80 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d010      	beq.n	8002ad6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689a      	ldr	r2, [r3, #8]
 8002ab8:	4b31      	ldr	r3, [pc, #196]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d208      	bcs.n	8002ad6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ac4:	4b2e      	ldr	r3, [pc, #184]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	492b      	ldr	r1, [pc, #172]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ad6:	4b29      	ldr	r3, [pc, #164]	; (8002b7c <HAL_RCC_ClockConfig+0x1ec>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0307 	and.w	r3, r3, #7
 8002ade:	683a      	ldr	r2, [r7, #0]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d210      	bcs.n	8002b06 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ae4:	4b25      	ldr	r3, [pc, #148]	; (8002b7c <HAL_RCC_ClockConfig+0x1ec>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f023 0207 	bic.w	r2, r3, #7
 8002aec:	4923      	ldr	r1, [pc, #140]	; (8002b7c <HAL_RCC_ClockConfig+0x1ec>)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002af4:	4b21      	ldr	r3, [pc, #132]	; (8002b7c <HAL_RCC_ClockConfig+0x1ec>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0307 	and.w	r3, r3, #7
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d001      	beq.n	8002b06 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e036      	b.n	8002b74 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0304 	and.w	r3, r3, #4
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d008      	beq.n	8002b24 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b12:	4b1b      	ldr	r3, [pc, #108]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	4918      	ldr	r1, [pc, #96]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002b20:	4313      	orrs	r3, r2
 8002b22:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0308 	and.w	r3, r3, #8
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d009      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b30:	4b13      	ldr	r3, [pc, #76]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	691b      	ldr	r3, [r3, #16]
 8002b3c:	00db      	lsls	r3, r3, #3
 8002b3e:	4910      	ldr	r1, [pc, #64]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b44:	f000 f824 	bl	8002b90 <HAL_RCC_GetSysClockFreq>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	4b0d      	ldr	r3, [pc, #52]	; (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	091b      	lsrs	r3, r3, #4
 8002b50:	f003 030f 	and.w	r3, r3, #15
 8002b54:	490b      	ldr	r1, [pc, #44]	; (8002b84 <HAL_RCC_ClockConfig+0x1f4>)
 8002b56:	5ccb      	ldrb	r3, [r1, r3]
 8002b58:	f003 031f 	and.w	r3, r3, #31
 8002b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8002b60:	4a09      	ldr	r2, [pc, #36]	; (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002b62:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b64:	4b09      	ldr	r3, [pc, #36]	; (8002b8c <HAL_RCC_ClockConfig+0x1fc>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7fe fb65 	bl	8001238 <HAL_InitTick>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b72:	7afb      	ldrb	r3, [r7, #11]
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40022000 	.word	0x40022000
 8002b80:	40021000 	.word	0x40021000
 8002b84:	0800a848 	.word	0x0800a848
 8002b88:	20000008 	.word	0x20000008
 8002b8c:	2000000c 	.word	0x2000000c

08002b90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b089      	sub	sp, #36	; 0x24
 8002b94:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b96:	2300      	movs	r3, #0
 8002b98:	61fb      	str	r3, [r7, #28]
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b9e:	4b3e      	ldr	r3, [pc, #248]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	f003 030c 	and.w	r3, r3, #12
 8002ba6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ba8:	4b3b      	ldr	r3, [pc, #236]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	f003 0303 	and.w	r3, r3, #3
 8002bb0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d005      	beq.n	8002bc4 <HAL_RCC_GetSysClockFreq+0x34>
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	2b0c      	cmp	r3, #12
 8002bbc:	d121      	bne.n	8002c02 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d11e      	bne.n	8002c02 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002bc4:	4b34      	ldr	r3, [pc, #208]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0308 	and.w	r3, r3, #8
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d107      	bne.n	8002be0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002bd0:	4b31      	ldr	r3, [pc, #196]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bd6:	0a1b      	lsrs	r3, r3, #8
 8002bd8:	f003 030f 	and.w	r3, r3, #15
 8002bdc:	61fb      	str	r3, [r7, #28]
 8002bde:	e005      	b.n	8002bec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002be0:	4b2d      	ldr	r3, [pc, #180]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	091b      	lsrs	r3, r3, #4
 8002be6:	f003 030f 	and.w	r3, r3, #15
 8002bea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002bec:	4a2b      	ldr	r2, [pc, #172]	; (8002c9c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bf4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d10d      	bne.n	8002c18 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c00:	e00a      	b.n	8002c18 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	2b04      	cmp	r3, #4
 8002c06:	d102      	bne.n	8002c0e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c08:	4b25      	ldr	r3, [pc, #148]	; (8002ca0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c0a:	61bb      	str	r3, [r7, #24]
 8002c0c:	e004      	b.n	8002c18 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	2b08      	cmp	r3, #8
 8002c12:	d101      	bne.n	8002c18 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c14:	4b23      	ldr	r3, [pc, #140]	; (8002ca4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002c16:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	2b0c      	cmp	r3, #12
 8002c1c:	d134      	bne.n	8002c88 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c1e:	4b1e      	ldr	r3, [pc, #120]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	f003 0303 	and.w	r3, r3, #3
 8002c26:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d003      	beq.n	8002c36 <HAL_RCC_GetSysClockFreq+0xa6>
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	2b03      	cmp	r3, #3
 8002c32:	d003      	beq.n	8002c3c <HAL_RCC_GetSysClockFreq+0xac>
 8002c34:	e005      	b.n	8002c42 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002c36:	4b1a      	ldr	r3, [pc, #104]	; (8002ca0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c38:	617b      	str	r3, [r7, #20]
      break;
 8002c3a:	e005      	b.n	8002c48 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c3c:	4b19      	ldr	r3, [pc, #100]	; (8002ca4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002c3e:	617b      	str	r3, [r7, #20]
      break;
 8002c40:	e002      	b.n	8002c48 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	617b      	str	r3, [r7, #20]
      break;
 8002c46:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c48:	4b13      	ldr	r3, [pc, #76]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	091b      	lsrs	r3, r3, #4
 8002c4e:	f003 0307 	and.w	r3, r3, #7
 8002c52:	3301      	adds	r3, #1
 8002c54:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c56:	4b10      	ldr	r3, [pc, #64]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	0a1b      	lsrs	r3, r3, #8
 8002c5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	fb03 f202 	mul.w	r2, r3, r2
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c6c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c6e:	4b0a      	ldr	r3, [pc, #40]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	0e5b      	lsrs	r3, r3, #25
 8002c74:	f003 0303 	and.w	r3, r3, #3
 8002c78:	3301      	adds	r3, #1
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c7e:	697a      	ldr	r2, [r7, #20]
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c86:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c88:	69bb      	ldr	r3, [r7, #24]
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3724      	adds	r7, #36	; 0x24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	0800a860 	.word	0x0800a860
 8002ca0:	00f42400 	.word	0x00f42400
 8002ca4:	007a1200 	.word	0x007a1200

08002ca8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cac:	4b03      	ldr	r3, [pc, #12]	; (8002cbc <HAL_RCC_GetHCLKFreq+0x14>)
 8002cae:	681b      	ldr	r3, [r3, #0]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	20000008 	.word	0x20000008

08002cc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002cc4:	f7ff fff0 	bl	8002ca8 <HAL_RCC_GetHCLKFreq>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	4b06      	ldr	r3, [pc, #24]	; (8002ce4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	0a1b      	lsrs	r3, r3, #8
 8002cd0:	f003 0307 	and.w	r3, r3, #7
 8002cd4:	4904      	ldr	r1, [pc, #16]	; (8002ce8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002cd6:	5ccb      	ldrb	r3, [r1, r3]
 8002cd8:	f003 031f 	and.w	r3, r3, #31
 8002cdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	40021000 	.word	0x40021000
 8002ce8:	0800a858 	.word	0x0800a858

08002cec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002cf0:	f7ff ffda 	bl	8002ca8 <HAL_RCC_GetHCLKFreq>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	4b06      	ldr	r3, [pc, #24]	; (8002d10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	0adb      	lsrs	r3, r3, #11
 8002cfc:	f003 0307 	and.w	r3, r3, #7
 8002d00:	4904      	ldr	r1, [pc, #16]	; (8002d14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d02:	5ccb      	ldrb	r3, [r1, r3]
 8002d04:	f003 031f 	and.w	r3, r3, #31
 8002d08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	40021000 	.word	0x40021000
 8002d14:	0800a858 	.word	0x0800a858

08002d18 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	220f      	movs	r2, #15
 8002d26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002d28:	4b12      	ldr	r3, [pc, #72]	; (8002d74 <HAL_RCC_GetClockConfig+0x5c>)
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f003 0203 	and.w	r2, r3, #3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002d34:	4b0f      	ldr	r3, [pc, #60]	; (8002d74 <HAL_RCC_GetClockConfig+0x5c>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002d40:	4b0c      	ldr	r3, [pc, #48]	; (8002d74 <HAL_RCC_GetClockConfig+0x5c>)
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002d4c:	4b09      	ldr	r3, [pc, #36]	; (8002d74 <HAL_RCC_GetClockConfig+0x5c>)
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	08db      	lsrs	r3, r3, #3
 8002d52:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002d5a:	4b07      	ldr	r3, [pc, #28]	; (8002d78 <HAL_RCC_GetClockConfig+0x60>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0207 	and.w	r2, r3, #7
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	601a      	str	r2, [r3, #0]
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	40021000 	.word	0x40021000
 8002d78:	40022000 	.word	0x40022000

08002d7c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b086      	sub	sp, #24
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d84:	2300      	movs	r3, #0
 8002d86:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002d88:	4b2a      	ldr	r3, [pc, #168]	; (8002e34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d003      	beq.n	8002d9c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002d94:	f7ff f984 	bl	80020a0 <HAL_PWREx_GetVoltageRange>
 8002d98:	6178      	str	r0, [r7, #20]
 8002d9a:	e014      	b.n	8002dc6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d9c:	4b25      	ldr	r3, [pc, #148]	; (8002e34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002da0:	4a24      	ldr	r2, [pc, #144]	; (8002e34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002da2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002da6:	6593      	str	r3, [r2, #88]	; 0x58
 8002da8:	4b22      	ldr	r3, [pc, #136]	; (8002e34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002db0:	60fb      	str	r3, [r7, #12]
 8002db2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002db4:	f7ff f974 	bl	80020a0 <HAL_PWREx_GetVoltageRange>
 8002db8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002dba:	4b1e      	ldr	r3, [pc, #120]	; (8002e34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dbe:	4a1d      	ldr	r2, [pc, #116]	; (8002e34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dc4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002dcc:	d10b      	bne.n	8002de6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2b80      	cmp	r3, #128	; 0x80
 8002dd2:	d919      	bls.n	8002e08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2ba0      	cmp	r3, #160	; 0xa0
 8002dd8:	d902      	bls.n	8002de0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002dda:	2302      	movs	r3, #2
 8002ddc:	613b      	str	r3, [r7, #16]
 8002dde:	e013      	b.n	8002e08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002de0:	2301      	movs	r3, #1
 8002de2:	613b      	str	r3, [r7, #16]
 8002de4:	e010      	b.n	8002e08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2b80      	cmp	r3, #128	; 0x80
 8002dea:	d902      	bls.n	8002df2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002dec:	2303      	movs	r3, #3
 8002dee:	613b      	str	r3, [r7, #16]
 8002df0:	e00a      	b.n	8002e08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2b80      	cmp	r3, #128	; 0x80
 8002df6:	d102      	bne.n	8002dfe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002df8:	2302      	movs	r3, #2
 8002dfa:	613b      	str	r3, [r7, #16]
 8002dfc:	e004      	b.n	8002e08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2b70      	cmp	r3, #112	; 0x70
 8002e02:	d101      	bne.n	8002e08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e04:	2301      	movs	r3, #1
 8002e06:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e08:	4b0b      	ldr	r3, [pc, #44]	; (8002e38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f023 0207 	bic.w	r2, r3, #7
 8002e10:	4909      	ldr	r1, [pc, #36]	; (8002e38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e18:	4b07      	ldr	r3, [pc, #28]	; (8002e38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0307 	and.w	r3, r3, #7
 8002e20:	693a      	ldr	r2, [r7, #16]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d001      	beq.n	8002e2a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e000      	b.n	8002e2c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3718      	adds	r7, #24
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40021000 	.word	0x40021000
 8002e38:	40022000 	.word	0x40022000

08002e3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e44:	2300      	movs	r3, #0
 8002e46:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e48:	2300      	movs	r3, #0
 8002e4a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d031      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e5c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002e60:	d01a      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002e62:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002e66:	d814      	bhi.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d009      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002e6c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e70:	d10f      	bne.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002e72:	4b5d      	ldr	r3, [pc, #372]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	4a5c      	ldr	r2, [pc, #368]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e7c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e7e:	e00c      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	3304      	adds	r3, #4
 8002e84:	2100      	movs	r1, #0
 8002e86:	4618      	mov	r0, r3
 8002e88:	f000 f9de 	bl	8003248 <RCCEx_PLLSAI1_Config>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e90:	e003      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	74fb      	strb	r3, [r7, #19]
      break;
 8002e96:	e000      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002e98:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e9a:	7cfb      	ldrb	r3, [r7, #19]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d10b      	bne.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ea0:	4b51      	ldr	r3, [pc, #324]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ea6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eae:	494e      	ldr	r1, [pc, #312]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002eb6:	e001      	b.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eb8:	7cfb      	ldrb	r3, [r7, #19]
 8002eba:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	f000 809e 	beq.w	8003006 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ece:	4b46      	ldr	r3, [pc, #280]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ed2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002eda:	2301      	movs	r3, #1
 8002edc:	e000      	b.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002ede:	2300      	movs	r3, #0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00d      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ee4:	4b40      	ldr	r3, [pc, #256]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ee8:	4a3f      	ldr	r2, [pc, #252]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002eea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eee:	6593      	str	r3, [r2, #88]	; 0x58
 8002ef0:	4b3d      	ldr	r3, [pc, #244]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ef4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef8:	60bb      	str	r3, [r7, #8]
 8002efa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002efc:	2301      	movs	r3, #1
 8002efe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f00:	4b3a      	ldr	r3, [pc, #232]	; (8002fec <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a39      	ldr	r2, [pc, #228]	; (8002fec <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002f06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f0a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f0c:	f7fe fbba 	bl	8001684 <HAL_GetTick>
 8002f10:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f12:	e009      	b.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f14:	f7fe fbb6 	bl	8001684 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d902      	bls.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	74fb      	strb	r3, [r7, #19]
        break;
 8002f26:	e005      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f28:	4b30      	ldr	r3, [pc, #192]	; (8002fec <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d0ef      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002f34:	7cfb      	ldrb	r3, [r7, #19]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d15a      	bne.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f3a:	4b2b      	ldr	r3, [pc, #172]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f44:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d01e      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f50:	697a      	ldr	r2, [r7, #20]
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d019      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f56:	4b24      	ldr	r3, [pc, #144]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f60:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f62:	4b21      	ldr	r3, [pc, #132]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f68:	4a1f      	ldr	r2, [pc, #124]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f72:	4b1d      	ldr	r3, [pc, #116]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f78:	4a1b      	ldr	r2, [pc, #108]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f82:	4a19      	ldr	r2, [pc, #100]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	f003 0301 	and.w	r3, r3, #1
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d016      	beq.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f94:	f7fe fb76 	bl	8001684 <HAL_GetTick>
 8002f98:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f9a:	e00b      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f9c:	f7fe fb72 	bl	8001684 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d902      	bls.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	74fb      	strb	r3, [r7, #19]
            break;
 8002fb2:	e006      	b.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fb4:	4b0c      	ldr	r3, [pc, #48]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d0ec      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002fc2:	7cfb      	ldrb	r3, [r7, #19]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10b      	bne.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fc8:	4b07      	ldr	r3, [pc, #28]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fd6:	4904      	ldr	r1, [pc, #16]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002fde:	e009      	b.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002fe0:	7cfb      	ldrb	r3, [r7, #19]
 8002fe2:	74bb      	strb	r3, [r7, #18]
 8002fe4:	e006      	b.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002fe6:	bf00      	nop
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ff0:	7cfb      	ldrb	r3, [r7, #19]
 8002ff2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ff4:	7c7b      	ldrb	r3, [r7, #17]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d105      	bne.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ffa:	4b8a      	ldr	r3, [pc, #552]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ffe:	4a89      	ldr	r2, [pc, #548]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003000:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003004:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00a      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003012:	4b84      	ldr	r3, [pc, #528]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003014:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003018:	f023 0203 	bic.w	r2, r3, #3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a1b      	ldr	r3, [r3, #32]
 8003020:	4980      	ldr	r1, [pc, #512]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003022:	4313      	orrs	r3, r2
 8003024:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0302 	and.w	r3, r3, #2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00a      	beq.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003034:	4b7b      	ldr	r3, [pc, #492]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800303a:	f023 020c 	bic.w	r2, r3, #12
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003042:	4978      	ldr	r1, [pc, #480]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003044:	4313      	orrs	r3, r2
 8003046:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0320 	and.w	r3, r3, #32
 8003052:	2b00      	cmp	r3, #0
 8003054:	d00a      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003056:	4b73      	ldr	r3, [pc, #460]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003058:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800305c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003064:	496f      	ldr	r1, [pc, #444]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003066:	4313      	orrs	r3, r2
 8003068:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003074:	2b00      	cmp	r3, #0
 8003076:	d00a      	beq.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003078:	4b6a      	ldr	r3, [pc, #424]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800307a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800307e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003086:	4967      	ldr	r1, [pc, #412]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003088:	4313      	orrs	r3, r2
 800308a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00a      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800309a:	4b62      	ldr	r3, [pc, #392]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800309c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a8:	495e      	ldr	r1, [pc, #376]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d00a      	beq.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030bc:	4b59      	ldr	r3, [pc, #356]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030c2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ca:	4956      	ldr	r1, [pc, #344]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00a      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030de:	4b51      	ldr	r3, [pc, #324]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ec:	494d      	ldr	r1, [pc, #308]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d028      	beq.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003100:	4b48      	ldr	r3, [pc, #288]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003106:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310e:	4945      	ldr	r1, [pc, #276]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003110:	4313      	orrs	r3, r2
 8003112:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800311e:	d106      	bne.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003120:	4b40      	ldr	r3, [pc, #256]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	4a3f      	ldr	r2, [pc, #252]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003126:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800312a:	60d3      	str	r3, [r2, #12]
 800312c:	e011      	b.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003132:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003136:	d10c      	bne.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	3304      	adds	r3, #4
 800313c:	2101      	movs	r1, #1
 800313e:	4618      	mov	r0, r3
 8003140:	f000 f882 	bl	8003248 <RCCEx_PLLSAI1_Config>
 8003144:	4603      	mov	r3, r0
 8003146:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003148:	7cfb      	ldrb	r3, [r7, #19]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800314e:	7cfb      	ldrb	r3, [r7, #19]
 8003150:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d028      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800315e:	4b31      	ldr	r3, [pc, #196]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003164:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316c:	492d      	ldr	r1, [pc, #180]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800316e:	4313      	orrs	r3, r2
 8003170:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003178:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800317c:	d106      	bne.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800317e:	4b29      	ldr	r3, [pc, #164]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	4a28      	ldr	r2, [pc, #160]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003184:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003188:	60d3      	str	r3, [r2, #12]
 800318a:	e011      	b.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003190:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003194:	d10c      	bne.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	3304      	adds	r3, #4
 800319a:	2101      	movs	r1, #1
 800319c:	4618      	mov	r0, r3
 800319e:	f000 f853 	bl	8003248 <RCCEx_PLLSAI1_Config>
 80031a2:	4603      	mov	r3, r0
 80031a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031a6:	7cfb      	ldrb	r3, [r7, #19]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80031ac:	7cfb      	ldrb	r3, [r7, #19]
 80031ae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d01c      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031bc:	4b19      	ldr	r3, [pc, #100]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80031be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031ca:	4916      	ldr	r1, [pc, #88]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80031cc:	4313      	orrs	r3, r2
 80031ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80031da:	d10c      	bne.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	3304      	adds	r3, #4
 80031e0:	2102      	movs	r1, #2
 80031e2:	4618      	mov	r0, r3
 80031e4:	f000 f830 	bl	8003248 <RCCEx_PLLSAI1_Config>
 80031e8:	4603      	mov	r3, r0
 80031ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031ec:	7cfb      	ldrb	r3, [r7, #19]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80031f2:	7cfb      	ldrb	r3, [r7, #19]
 80031f4:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00a      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003202:	4b08      	ldr	r3, [pc, #32]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003204:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003208:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003210:	4904      	ldr	r1, [pc, #16]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003212:	4313      	orrs	r3, r2
 8003214:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003218:	7cbb      	ldrb	r3, [r7, #18]
}
 800321a:	4618      	mov	r0, r3
 800321c:	3718      	adds	r7, #24
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	40021000 	.word	0x40021000

08003228 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800322c:	4b05      	ldr	r3, [pc, #20]	; (8003244 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a04      	ldr	r2, [pc, #16]	; (8003244 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003232:	f043 0304 	orr.w	r3, r3, #4
 8003236:	6013      	str	r3, [r2, #0]
}
 8003238:	bf00      	nop
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	40021000 	.word	0x40021000

08003248 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003252:	2300      	movs	r3, #0
 8003254:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003256:	4b74      	ldr	r3, [pc, #464]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	f003 0303 	and.w	r3, r3, #3
 800325e:	2b00      	cmp	r3, #0
 8003260:	d018      	beq.n	8003294 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003262:	4b71      	ldr	r3, [pc, #452]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	f003 0203 	and.w	r2, r3, #3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	429a      	cmp	r2, r3
 8003270:	d10d      	bne.n	800328e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
       ||
 8003276:	2b00      	cmp	r3, #0
 8003278:	d009      	beq.n	800328e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800327a:	4b6b      	ldr	r3, [pc, #428]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	091b      	lsrs	r3, r3, #4
 8003280:	f003 0307 	and.w	r3, r3, #7
 8003284:	1c5a      	adds	r2, r3, #1
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
       ||
 800328a:	429a      	cmp	r2, r3
 800328c:	d047      	beq.n	800331e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	73fb      	strb	r3, [r7, #15]
 8003292:	e044      	b.n	800331e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2b03      	cmp	r3, #3
 800329a:	d018      	beq.n	80032ce <RCCEx_PLLSAI1_Config+0x86>
 800329c:	2b03      	cmp	r3, #3
 800329e:	d825      	bhi.n	80032ec <RCCEx_PLLSAI1_Config+0xa4>
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d002      	beq.n	80032aa <RCCEx_PLLSAI1_Config+0x62>
 80032a4:	2b02      	cmp	r3, #2
 80032a6:	d009      	beq.n	80032bc <RCCEx_PLLSAI1_Config+0x74>
 80032a8:	e020      	b.n	80032ec <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032aa:	4b5f      	ldr	r3, [pc, #380]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0302 	and.w	r3, r3, #2
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d11d      	bne.n	80032f2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032ba:	e01a      	b.n	80032f2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80032bc:	4b5a      	ldr	r3, [pc, #360]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d116      	bne.n	80032f6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032cc:	e013      	b.n	80032f6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80032ce:	4b56      	ldr	r3, [pc, #344]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d10f      	bne.n	80032fa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80032da:	4b53      	ldr	r3, [pc, #332]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d109      	bne.n	80032fa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80032ea:	e006      	b.n	80032fa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	73fb      	strb	r3, [r7, #15]
      break;
 80032f0:	e004      	b.n	80032fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80032f2:	bf00      	nop
 80032f4:	e002      	b.n	80032fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80032f6:	bf00      	nop
 80032f8:	e000      	b.n	80032fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80032fa:	bf00      	nop
    }

    if(status == HAL_OK)
 80032fc:	7bfb      	ldrb	r3, [r7, #15]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10d      	bne.n	800331e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003302:	4b49      	ldr	r3, [pc, #292]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6819      	ldr	r1, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	3b01      	subs	r3, #1
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	430b      	orrs	r3, r1
 8003318:	4943      	ldr	r1, [pc, #268]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 800331a:	4313      	orrs	r3, r2
 800331c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800331e:	7bfb      	ldrb	r3, [r7, #15]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d17c      	bne.n	800341e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003324:	4b40      	ldr	r3, [pc, #256]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a3f      	ldr	r2, [pc, #252]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 800332a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800332e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003330:	f7fe f9a8 	bl	8001684 <HAL_GetTick>
 8003334:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003336:	e009      	b.n	800334c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003338:	f7fe f9a4 	bl	8001684 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b02      	cmp	r3, #2
 8003344:	d902      	bls.n	800334c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	73fb      	strb	r3, [r7, #15]
        break;
 800334a:	e005      	b.n	8003358 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800334c:	4b36      	ldr	r3, [pc, #216]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1ef      	bne.n	8003338 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003358:	7bfb      	ldrb	r3, [r7, #15]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d15f      	bne.n	800341e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d110      	bne.n	8003386 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003364:	4b30      	ldr	r3, [pc, #192]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003366:	691b      	ldr	r3, [r3, #16]
 8003368:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800336c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	6892      	ldr	r2, [r2, #8]
 8003374:	0211      	lsls	r1, r2, #8
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	68d2      	ldr	r2, [r2, #12]
 800337a:	06d2      	lsls	r2, r2, #27
 800337c:	430a      	orrs	r2, r1
 800337e:	492a      	ldr	r1, [pc, #168]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003380:	4313      	orrs	r3, r2
 8003382:	610b      	str	r3, [r1, #16]
 8003384:	e027      	b.n	80033d6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d112      	bne.n	80033b2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800338c:	4b26      	ldr	r3, [pc, #152]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003394:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	6892      	ldr	r2, [r2, #8]
 800339c:	0211      	lsls	r1, r2, #8
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	6912      	ldr	r2, [r2, #16]
 80033a2:	0852      	lsrs	r2, r2, #1
 80033a4:	3a01      	subs	r2, #1
 80033a6:	0552      	lsls	r2, r2, #21
 80033a8:	430a      	orrs	r2, r1
 80033aa:	491f      	ldr	r1, [pc, #124]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	610b      	str	r3, [r1, #16]
 80033b0:	e011      	b.n	80033d6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033b2:	4b1d      	ldr	r3, [pc, #116]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80033ba:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6892      	ldr	r2, [r2, #8]
 80033c2:	0211      	lsls	r1, r2, #8
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	6952      	ldr	r2, [r2, #20]
 80033c8:	0852      	lsrs	r2, r2, #1
 80033ca:	3a01      	subs	r2, #1
 80033cc:	0652      	lsls	r2, r2, #25
 80033ce:	430a      	orrs	r2, r1
 80033d0:	4915      	ldr	r1, [pc, #84]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80033d6:	4b14      	ldr	r3, [pc, #80]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a13      	ldr	r2, [pc, #76]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 80033dc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80033e0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e2:	f7fe f94f 	bl	8001684 <HAL_GetTick>
 80033e6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80033e8:	e009      	b.n	80033fe <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033ea:	f7fe f94b 	bl	8001684 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d902      	bls.n	80033fe <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	73fb      	strb	r3, [r7, #15]
          break;
 80033fc:	e005      	b.n	800340a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80033fe:	4b0a      	ldr	r3, [pc, #40]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d0ef      	beq.n	80033ea <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800340a:	7bfb      	ldrb	r3, [r7, #15]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d106      	bne.n	800341e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003410:	4b05      	ldr	r3, [pc, #20]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003412:	691a      	ldr	r2, [r3, #16]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	4903      	ldr	r1, [pc, #12]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e0>)
 800341a:	4313      	orrs	r3, r2
 800341c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800341e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003420:	4618      	mov	r0, r3
 8003422:	3710      	adds	r7, #16
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	40021000 	.word	0x40021000

0800342c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e049      	b.n	80034d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d106      	bne.n	8003458 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f841 	bl	80034da <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2202      	movs	r2, #2
 800345c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	3304      	adds	r3, #4
 8003468:	4619      	mov	r1, r3
 800346a:	4610      	mov	r0, r2
 800346c:	f000 f9dc 	bl	8003828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80034da:	b480      	push	{r7}
 80034dc:	b083      	sub	sp, #12
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80034e2:	bf00      	nop
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
	...

080034f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b085      	sub	sp, #20
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	2b01      	cmp	r3, #1
 8003502:	d001      	beq.n	8003508 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e03b      	b.n	8003580 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2202      	movs	r2, #2
 800350c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	68da      	ldr	r2, [r3, #12]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f042 0201 	orr.w	r2, r2, #1
 800351e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a19      	ldr	r2, [pc, #100]	; (800358c <HAL_TIM_Base_Start_IT+0x9c>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d009      	beq.n	800353e <HAL_TIM_Base_Start_IT+0x4e>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003532:	d004      	beq.n	800353e <HAL_TIM_Base_Start_IT+0x4e>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a15      	ldr	r2, [pc, #84]	; (8003590 <HAL_TIM_Base_Start_IT+0xa0>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d115      	bne.n	800356a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	4b13      	ldr	r3, [pc, #76]	; (8003594 <HAL_TIM_Base_Start_IT+0xa4>)
 8003546:	4013      	ands	r3, r2
 8003548:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2b06      	cmp	r3, #6
 800354e:	d015      	beq.n	800357c <HAL_TIM_Base_Start_IT+0x8c>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003556:	d011      	beq.n	800357c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f042 0201 	orr.w	r2, r2, #1
 8003566:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003568:	e008      	b.n	800357c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f042 0201 	orr.w	r2, r2, #1
 8003578:	601a      	str	r2, [r3, #0]
 800357a:	e000      	b.n	800357e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800357c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800357e:	2300      	movs	r3, #0
}
 8003580:	4618      	mov	r0, r3
 8003582:	3714      	adds	r7, #20
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr
 800358c:	40012c00 	.word	0x40012c00
 8003590:	40014000 	.word	0x40014000
 8003594:	00010007 	.word	0x00010007

08003598 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	691b      	ldr	r3, [r3, #16]
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d122      	bne.n	80035f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	f003 0302 	and.w	r3, r3, #2
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d11b      	bne.n	80035f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f06f 0202 	mvn.w	r2, #2
 80035c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2201      	movs	r2, #1
 80035ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	f003 0303 	and.w	r3, r3, #3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 f905 	bl	80037ea <HAL_TIM_IC_CaptureCallback>
 80035e0:	e005      	b.n	80035ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 f8f7 	bl	80037d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 f908 	bl	80037fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	f003 0304 	and.w	r3, r3, #4
 80035fe:	2b04      	cmp	r3, #4
 8003600:	d122      	bne.n	8003648 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	f003 0304 	and.w	r3, r3, #4
 800360c:	2b04      	cmp	r3, #4
 800360e:	d11b      	bne.n	8003648 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f06f 0204 	mvn.w	r2, #4
 8003618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2202      	movs	r2, #2
 800361e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800362a:	2b00      	cmp	r3, #0
 800362c:	d003      	beq.n	8003636 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f000 f8db 	bl	80037ea <HAL_TIM_IC_CaptureCallback>
 8003634:	e005      	b.n	8003642 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 f8cd 	bl	80037d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 f8de 	bl	80037fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	f003 0308 	and.w	r3, r3, #8
 8003652:	2b08      	cmp	r3, #8
 8003654:	d122      	bne.n	800369c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	f003 0308 	and.w	r3, r3, #8
 8003660:	2b08      	cmp	r3, #8
 8003662:	d11b      	bne.n	800369c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f06f 0208 	mvn.w	r2, #8
 800366c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2204      	movs	r2, #4
 8003672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	69db      	ldr	r3, [r3, #28]
 800367a:	f003 0303 	and.w	r3, r3, #3
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 f8b1 	bl	80037ea <HAL_TIM_IC_CaptureCallback>
 8003688:	e005      	b.n	8003696 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f000 f8a3 	bl	80037d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f000 f8b4 	bl	80037fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	f003 0310 	and.w	r3, r3, #16
 80036a6:	2b10      	cmp	r3, #16
 80036a8:	d122      	bne.n	80036f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	f003 0310 	and.w	r3, r3, #16
 80036b4:	2b10      	cmp	r3, #16
 80036b6:	d11b      	bne.n	80036f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f06f 0210 	mvn.w	r2, #16
 80036c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2208      	movs	r2, #8
 80036c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	69db      	ldr	r3, [r3, #28]
 80036ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d003      	beq.n	80036de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 f887 	bl	80037ea <HAL_TIM_IC_CaptureCallback>
 80036dc:	e005      	b.n	80036ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f000 f879 	bl	80037d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f000 f88a 	bl	80037fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	691b      	ldr	r3, [r3, #16]
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d10e      	bne.n	800371c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	f003 0301 	and.w	r3, r3, #1
 8003708:	2b01      	cmp	r3, #1
 800370a:	d107      	bne.n	800371c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f06f 0201 	mvn.w	r2, #1
 8003714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f7fd fc70 	bl	8000ffc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003726:	2b80      	cmp	r3, #128	; 0x80
 8003728:	d10e      	bne.n	8003748 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003734:	2b80      	cmp	r3, #128	; 0x80
 8003736:	d107      	bne.n	8003748 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 f8de 	bl	8003904 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003752:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003756:	d10e      	bne.n	8003776 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003762:	2b80      	cmp	r3, #128	; 0x80
 8003764:	d107      	bne.n	8003776 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800376e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f000 f8d1 	bl	8003918 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003780:	2b40      	cmp	r3, #64	; 0x40
 8003782:	d10e      	bne.n	80037a2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800378e:	2b40      	cmp	r3, #64	; 0x40
 8003790:	d107      	bne.n	80037a2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800379a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 f838 	bl	8003812 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	f003 0320 	and.w	r3, r3, #32
 80037ac:	2b20      	cmp	r3, #32
 80037ae:	d10e      	bne.n	80037ce <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	f003 0320 	and.w	r3, r3, #32
 80037ba:	2b20      	cmp	r3, #32
 80037bc:	d107      	bne.n	80037ce <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f06f 0220 	mvn.w	r2, #32
 80037c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	f000 f891 	bl	80038f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037ce:	bf00      	nop
 80037d0:	3708      	adds	r7, #8
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037d6:	b480      	push	{r7}
 80037d8:	b083      	sub	sp, #12
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr

080037ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037ea:	b480      	push	{r7}
 80037ec:	b083      	sub	sp, #12
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037f2:	bf00      	nop
 80037f4:	370c      	adds	r7, #12
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr

080037fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037fe:	b480      	push	{r7}
 8003800:	b083      	sub	sp, #12
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003806:	bf00      	nop
 8003808:	370c      	adds	r7, #12
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr

08003812 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003812:	b480      	push	{r7}
 8003814:	b083      	sub	sp, #12
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
	...

08003828 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a2a      	ldr	r2, [pc, #168]	; (80038e4 <TIM_Base_SetConfig+0xbc>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d003      	beq.n	8003848 <TIM_Base_SetConfig+0x20>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003846:	d108      	bne.n	800385a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800384e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	4313      	orrs	r3, r2
 8003858:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a21      	ldr	r2, [pc, #132]	; (80038e4 <TIM_Base_SetConfig+0xbc>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d00b      	beq.n	800387a <TIM_Base_SetConfig+0x52>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003868:	d007      	beq.n	800387a <TIM_Base_SetConfig+0x52>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a1e      	ldr	r2, [pc, #120]	; (80038e8 <TIM_Base_SetConfig+0xc0>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d003      	beq.n	800387a <TIM_Base_SetConfig+0x52>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a1d      	ldr	r2, [pc, #116]	; (80038ec <TIM_Base_SetConfig+0xc4>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d108      	bne.n	800388c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003880:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	4313      	orrs	r3, r2
 800388a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	4313      	orrs	r3, r2
 8003898:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68fa      	ldr	r2, [r7, #12]
 800389e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a0c      	ldr	r2, [pc, #48]	; (80038e4 <TIM_Base_SetConfig+0xbc>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d007      	beq.n	80038c8 <TIM_Base_SetConfig+0xa0>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a0b      	ldr	r2, [pc, #44]	; (80038e8 <TIM_Base_SetConfig+0xc0>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d003      	beq.n	80038c8 <TIM_Base_SetConfig+0xa0>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4a0a      	ldr	r2, [pc, #40]	; (80038ec <TIM_Base_SetConfig+0xc4>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d103      	bne.n	80038d0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	691a      	ldr	r2, [r3, #16]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	615a      	str	r2, [r3, #20]
}
 80038d6:	bf00      	nop
 80038d8:	3714      	adds	r7, #20
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	40012c00 	.word	0x40012c00
 80038e8:	40014000 	.word	0x40014000
 80038ec:	40014400 	.word	0x40014400

080038f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003904:	b480      	push	{r7}
 8003906:	b083      	sub	sp, #12
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800390c:	bf00      	nop
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr

08003918 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003920:	bf00      	nop
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d101      	bne.n	800393e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e040      	b.n	80039c0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003942:	2b00      	cmp	r3, #0
 8003944:	d106      	bne.n	8003954 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f7fd fb94 	bl	800107c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2224      	movs	r2, #36	; 0x24
 8003958:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f022 0201 	bic.w	r2, r2, #1
 8003968:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 fce6 	bl	800433c <UART_SetConfig>
 8003970:	4603      	mov	r3, r0
 8003972:	2b01      	cmp	r3, #1
 8003974:	d101      	bne.n	800397a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e022      	b.n	80039c0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397e:	2b00      	cmp	r3, #0
 8003980:	d002      	beq.n	8003988 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 ff06 	bl	8004794 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	685a      	ldr	r2, [r3, #4]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003996:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f042 0201 	orr.w	r2, r2, #1
 80039b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f000 ff8d 	bl	80048d8 <UART_CheckIdleState>
 80039be:	4603      	mov	r3, r0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3708      	adds	r7, #8
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b08a      	sub	sp, #40	; 0x28
 80039cc:	af02      	add	r7, sp, #8
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	603b      	str	r3, [r7, #0]
 80039d4:	4613      	mov	r3, r2
 80039d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039dc:	2b20      	cmp	r3, #32
 80039de:	f040 8082 	bne.w	8003ae6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d002      	beq.n	80039ee <HAL_UART_Transmit+0x26>
 80039e8:	88fb      	ldrh	r3, [r7, #6]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e07a      	b.n	8003ae8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d101      	bne.n	8003a00 <HAL_UART_Transmit+0x38>
 80039fc:	2302      	movs	r3, #2
 80039fe:	e073      	b.n	8003ae8 <HAL_UART_Transmit+0x120>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2221      	movs	r2, #33	; 0x21
 8003a14:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a16:	f7fd fe35 	bl	8001684 <HAL_GetTick>
 8003a1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	88fa      	ldrh	r2, [r7, #6]
 8003a20:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	88fa      	ldrh	r2, [r7, #6]
 8003a28:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a34:	d108      	bne.n	8003a48 <HAL_UART_Transmit+0x80>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d104      	bne.n	8003a48 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	61bb      	str	r3, [r7, #24]
 8003a46:	e003      	b.n	8003a50 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003a58:	e02d      	b.n	8003ab6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	9300      	str	r3, [sp, #0]
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	2200      	movs	r2, #0
 8003a62:	2180      	movs	r1, #128	; 0x80
 8003a64:	68f8      	ldr	r0, [r7, #12]
 8003a66:	f000 ff80 	bl	800496a <UART_WaitOnFlagUntilTimeout>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d001      	beq.n	8003a74 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e039      	b.n	8003ae8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10b      	bne.n	8003a92 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	881a      	ldrh	r2, [r3, #0]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a86:	b292      	uxth	r2, r2
 8003a88:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a8a:	69bb      	ldr	r3, [r7, #24]
 8003a8c:	3302      	adds	r3, #2
 8003a8e:	61bb      	str	r3, [r7, #24]
 8003a90:	e008      	b.n	8003aa4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	781a      	ldrb	r2, [r3, #0]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	b292      	uxth	r2, r2
 8003a9c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	3b01      	subs	r3, #1
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1cb      	bne.n	8003a5a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	2140      	movs	r1, #64	; 0x40
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f000 ff4c 	bl	800496a <UART_WaitOnFlagUntilTimeout>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d001      	beq.n	8003adc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e005      	b.n	8003ae8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2220      	movs	r2, #32
 8003ae0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	e000      	b.n	8003ae8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003ae6:	2302      	movs	r3, #2
  }
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3720      	adds	r7, #32
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b08b      	sub	sp, #44	; 0x2c
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	4613      	mov	r3, r2
 8003afc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b02:	2b20      	cmp	r3, #32
 8003b04:	d156      	bne.n	8003bb4 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d002      	beq.n	8003b12 <HAL_UART_Transmit_IT+0x22>
 8003b0c:	88fb      	ldrh	r3, [r7, #6]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e04f      	b.n	8003bb6 <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d101      	bne.n	8003b24 <HAL_UART_Transmit_IT+0x34>
 8003b20:	2302      	movs	r3, #2
 8003b22:	e048      	b.n	8003bb6 <HAL_UART_Transmit_IT+0xc6>
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	68ba      	ldr	r2, [r7, #8]
 8003b30:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	88fa      	ldrh	r2, [r7, #6]
 8003b36:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	88fa      	ldrh	r2, [r7, #6]
 8003b3e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2221      	movs	r2, #33	; 0x21
 8003b54:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b5e:	d107      	bne.n	8003b70 <HAL_UART_Transmit_IT+0x80>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	691b      	ldr	r3, [r3, #16]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d103      	bne.n	8003b70 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	4a16      	ldr	r2, [pc, #88]	; (8003bc4 <HAL_UART_Transmit_IT+0xd4>)
 8003b6c:	669a      	str	r2, [r3, #104]	; 0x68
 8003b6e:	e002      	b.n	8003b76 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	4a15      	ldr	r2, [pc, #84]	; (8003bc8 <HAL_UART_Transmit_IT+0xd8>)
 8003b74:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	e853 3f00 	ldrex	r3, [r3]
 8003b8a:	613b      	str	r3, [r7, #16]
   return(result);
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b92:	627b      	str	r3, [r7, #36]	; 0x24
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	461a      	mov	r2, r3
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9c:	623b      	str	r3, [r7, #32]
 8003b9e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba0:	69f9      	ldr	r1, [r7, #28]
 8003ba2:	6a3a      	ldr	r2, [r7, #32]
 8003ba4:	e841 2300 	strex	r3, r2, [r1]
 8003ba8:	61bb      	str	r3, [r7, #24]
   return(result);
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d1e6      	bne.n	8003b7e <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	e000      	b.n	8003bb6 <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8003bb4:	2302      	movs	r3, #2
  }
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	372c      	adds	r7, #44	; 0x2c
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	080051a3 	.word	0x080051a3
 8003bc8:	080050eb 	.word	0x080050eb

08003bcc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b08a      	sub	sp, #40	; 0x28
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bde:	2b20      	cmp	r3, #32
 8003be0:	d142      	bne.n	8003c68 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d002      	beq.n	8003bee <HAL_UART_Receive_IT+0x22>
 8003be8:	88fb      	ldrh	r3, [r7, #6]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d101      	bne.n	8003bf2 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e03b      	b.n	8003c6a <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d101      	bne.n	8003c00 <HAL_UART_Receive_IT+0x34>
 8003bfc:	2302      	movs	r3, #2
 8003bfe:	e034      	b.n	8003c6a <HAL_UART_Receive_IT+0x9e>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a18      	ldr	r2, [pc, #96]	; (8003c74 <HAL_UART_Receive_IT+0xa8>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d01f      	beq.n	8003c58 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d018      	beq.n	8003c58 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	e853 3f00 	ldrex	r3, [r3]
 8003c32:	613b      	str	r3, [r7, #16]
   return(result);
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003c3a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	461a      	mov	r2, r3
 8003c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c44:	623b      	str	r3, [r7, #32]
 8003c46:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c48:	69f9      	ldr	r1, [r7, #28]
 8003c4a:	6a3a      	ldr	r2, [r7, #32]
 8003c4c:	e841 2300 	strex	r3, r2, [r1]
 8003c50:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d1e6      	bne.n	8003c26 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003c58:	88fb      	ldrh	r3, [r7, #6]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	68b9      	ldr	r1, [r7, #8]
 8003c5e:	68f8      	ldr	r0, [r7, #12]
 8003c60:	f000 ff48 	bl	8004af4 <UART_Start_Receive_IT>
 8003c64:	4603      	mov	r3, r0
 8003c66:	e000      	b.n	8003c6a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003c68:	2302      	movs	r3, #2
  }
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3728      	adds	r7, #40	; 0x28
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	bf00      	nop
 8003c74:	40008000 	.word	0x40008000

08003c78 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b08a      	sub	sp, #40	; 0x28
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	60b9      	str	r1, [r7, #8]
 8003c82:	4613      	mov	r3, r2
 8003c84:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c8a:	2b20      	cmp	r3, #32
 8003c8c:	d142      	bne.n	8003d14 <HAL_UART_Receive_DMA+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d002      	beq.n	8003c9a <HAL_UART_Receive_DMA+0x22>
 8003c94:	88fb      	ldrh	r3, [r7, #6]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d101      	bne.n	8003c9e <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e03b      	b.n	8003d16 <HAL_UART_Receive_DMA+0x9e>
    }

    __HAL_LOCK(huart);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d101      	bne.n	8003cac <HAL_UART_Receive_DMA+0x34>
 8003ca8:	2302      	movs	r3, #2
 8003caa:	e034      	b.n	8003d16 <HAL_UART_Receive_DMA+0x9e>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a18      	ldr	r2, [pc, #96]	; (8003d20 <HAL_UART_Receive_DMA+0xa8>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d01f      	beq.n	8003d04 <HAL_UART_Receive_DMA+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d018      	beq.n	8003d04 <HAL_UART_Receive_DMA+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	e853 3f00 	ldrex	r3, [r3]
 8003cde:	613b      	str	r3, [r7, #16]
   return(result);
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003ce6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	461a      	mov	r2, r3
 8003cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf0:	623b      	str	r3, [r7, #32]
 8003cf2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf4:	69f9      	ldr	r1, [r7, #28]
 8003cf6:	6a3a      	ldr	r2, [r7, #32]
 8003cf8:	e841 2300 	strex	r3, r2, [r1]
 8003cfc:	61bb      	str	r3, [r7, #24]
   return(result);
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1e6      	bne.n	8003cd2 <HAL_UART_Receive_DMA+0x5a>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003d04:	88fb      	ldrh	r3, [r7, #6]
 8003d06:	461a      	mov	r2, r3
 8003d08:	68b9      	ldr	r1, [r7, #8]
 8003d0a:	68f8      	ldr	r0, [r7, #12]
 8003d0c:	f000 ffbc 	bl	8004c88 <UART_Start_Receive_DMA>
 8003d10:	4603      	mov	r3, r0
 8003d12:	e000      	b.n	8003d16 <HAL_UART_Receive_DMA+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003d14:	2302      	movs	r3, #2
  }
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3728      	adds	r7, #40	; 0x28
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	40008000 	.word	0x40008000

08003d24 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b0ba      	sub	sp, #232	; 0xe8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	69db      	ldr	r3, [r3, #28]
 8003d32:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003d4a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003d4e:	f640 030f 	movw	r3, #2063	; 0x80f
 8003d52:	4013      	ands	r3, r2
 8003d54:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003d58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d115      	bne.n	8003d8c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003d60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d64:	f003 0320 	and.w	r3, r3, #32
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00f      	beq.n	8003d8c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003d6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d70:	f003 0320 	and.w	r3, r3, #32
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d009      	beq.n	8003d8c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f000 82a6 	beq.w	80042ce <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	4798      	blx	r3
      }
      return;
 8003d8a:	e2a0      	b.n	80042ce <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003d8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 8117 	beq.w	8003fc4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003d96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d9a:	f003 0301 	and.w	r3, r3, #1
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d106      	bne.n	8003db0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003da2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003da6:	4b85      	ldr	r3, [pc, #532]	; (8003fbc <HAL_UART_IRQHandler+0x298>)
 8003da8:	4013      	ands	r3, r2
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	f000 810a 	beq.w	8003fc4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003db0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003db4:	f003 0301 	and.w	r3, r3, #1
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d011      	beq.n	8003de0 <HAL_UART_IRQHandler+0xbc>
 8003dbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003dc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00b      	beq.n	8003de0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003dd6:	f043 0201 	orr.w	r2, r3, #1
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003de0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003de4:	f003 0302 	and.w	r3, r3, #2
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d011      	beq.n	8003e10 <HAL_UART_IRQHandler+0xec>
 8003dec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003df0:	f003 0301 	and.w	r3, r3, #1
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00b      	beq.n	8003e10 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	2202      	movs	r2, #2
 8003dfe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e06:	f043 0204 	orr.w	r2, r3, #4
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e14:	f003 0304 	and.w	r3, r3, #4
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d011      	beq.n	8003e40 <HAL_UART_IRQHandler+0x11c>
 8003e1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e20:	f003 0301 	and.w	r3, r3, #1
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d00b      	beq.n	8003e40 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	2204      	movs	r2, #4
 8003e2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e36:	f043 0202 	orr.w	r2, r3, #2
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003e40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e44:	f003 0308 	and.w	r3, r3, #8
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d017      	beq.n	8003e7c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e50:	f003 0320 	and.w	r3, r3, #32
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d105      	bne.n	8003e64 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003e58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e5c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00b      	beq.n	8003e7c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2208      	movs	r2, #8
 8003e6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e72:	f043 0208 	orr.w	r2, r3, #8
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d012      	beq.n	8003eae <HAL_UART_IRQHandler+0x18a>
 8003e88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e8c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d00c      	beq.n	8003eae <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e9c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ea4:	f043 0220 	orr.w	r2, r3, #32
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f000 820c 	beq.w	80042d2 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ebe:	f003 0320 	and.w	r3, r3, #32
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00d      	beq.n	8003ee2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003ec6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003eca:	f003 0320 	and.w	r3, r3, #32
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d007      	beq.n	8003ee2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d003      	beq.n	8003ee2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ee8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef6:	2b40      	cmp	r3, #64	; 0x40
 8003ef8:	d005      	beq.n	8003f06 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003efa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003efe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d04f      	beq.n	8003fa6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f000 ff8a 	bl	8004e20 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f16:	2b40      	cmp	r3, #64	; 0x40
 8003f18:	d141      	bne.n	8003f9e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	3308      	adds	r3, #8
 8003f20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f24:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003f28:	e853 3f00 	ldrex	r3, [r3]
 8003f2c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003f30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003f34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	3308      	adds	r3, #8
 8003f42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003f46:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003f4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003f52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003f56:	e841 2300 	strex	r3, r2, [r1]
 8003f5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003f5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d1d9      	bne.n	8003f1a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d013      	beq.n	8003f96 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f72:	4a13      	ldr	r2, [pc, #76]	; (8003fc0 <HAL_UART_IRQHandler+0x29c>)
 8003f74:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7fd fdc6 	bl	8001b0c <HAL_DMA_Abort_IT>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d017      	beq.n	8003fb6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003f90:	4610      	mov	r0, r2
 8003f92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f94:	e00f      	b.n	8003fb6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f000 f9ba 	bl	8004310 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f9c:	e00b      	b.n	8003fb6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f000 f9b6 	bl	8004310 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fa4:	e007      	b.n	8003fb6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 f9b2 	bl	8004310 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003fb4:	e18d      	b.n	80042d2 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fb6:	bf00      	nop
    return;
 8003fb8:	e18b      	b.n	80042d2 <HAL_UART_IRQHandler+0x5ae>
 8003fba:	bf00      	nop
 8003fbc:	04000120 	.word	0x04000120
 8003fc0:	080050bf 	.word	0x080050bf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	f040 8146 	bne.w	800425a <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fd2:	f003 0310 	and.w	r3, r3, #16
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	f000 813f 	beq.w	800425a <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003fdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fe0:	f003 0310 	and.w	r3, r3, #16
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	f000 8138 	beq.w	800425a <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2210      	movs	r2, #16
 8003ff0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ffc:	2b40      	cmp	r3, #64	; 0x40
 8003ffe:	f040 80b4 	bne.w	800416a <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800400e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004012:	2b00      	cmp	r3, #0
 8004014:	f000 815f 	beq.w	80042d6 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800401e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004022:	429a      	cmp	r2, r3
 8004024:	f080 8157 	bcs.w	80042d6 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800402e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0320 	and.w	r3, r3, #32
 800403e:	2b00      	cmp	r3, #0
 8004040:	f040 8085 	bne.w	800414e <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800404c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004050:	e853 3f00 	ldrex	r3, [r3]
 8004054:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004058:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800405c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004060:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	461a      	mov	r2, r3
 800406a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800406e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004072:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004076:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800407a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800407e:	e841 2300 	strex	r3, r2, [r1]
 8004082:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004086:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800408a:	2b00      	cmp	r3, #0
 800408c:	d1da      	bne.n	8004044 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	3308      	adds	r3, #8
 8004094:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004096:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004098:	e853 3f00 	ldrex	r3, [r3]
 800409c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800409e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80040a0:	f023 0301 	bic.w	r3, r3, #1
 80040a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	3308      	adds	r3, #8
 80040ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80040b2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80040b6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80040ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80040be:	e841 2300 	strex	r3, r2, [r1]
 80040c2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80040c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1e1      	bne.n	800408e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	3308      	adds	r3, #8
 80040d0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80040d4:	e853 3f00 	ldrex	r3, [r3]
 80040d8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80040da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	3308      	adds	r3, #8
 80040ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80040ee:	66fa      	str	r2, [r7, #108]	; 0x6c
 80040f0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80040f4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80040f6:	e841 2300 	strex	r3, r2, [r1]
 80040fa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80040fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1e3      	bne.n	80040ca <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2220      	movs	r2, #32
 8004106:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004114:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004116:	e853 3f00 	ldrex	r3, [r3]
 800411a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800411c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800411e:	f023 0310 	bic.w	r3, r3, #16
 8004122:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	461a      	mov	r2, r3
 800412c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004130:	65bb      	str	r3, [r7, #88]	; 0x58
 8004132:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004134:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004136:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004138:	e841 2300 	strex	r3, r2, [r1]
 800413c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800413e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004140:	2b00      	cmp	r3, #0
 8004142:	d1e4      	bne.n	800410e <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004148:	4618      	mov	r0, r3
 800414a:	f7fd fca1 	bl	8001a90 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800415a:	b29b      	uxth	r3, r3
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	b29b      	uxth	r3, r3
 8004160:	4619      	mov	r1, r3
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 f8de 	bl	8004324 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004168:	e0b5      	b.n	80042d6 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004176:	b29b      	uxth	r3, r3
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004184:	b29b      	uxth	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 80a7 	beq.w	80042da <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800418c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004190:	2b00      	cmp	r3, #0
 8004192:	f000 80a2 	beq.w	80042da <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800419c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800419e:	e853 3f00 	ldrex	r3, [r3]
 80041a2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80041a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041a6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80041aa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	461a      	mov	r2, r3
 80041b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80041b8:	647b      	str	r3, [r7, #68]	; 0x44
 80041ba:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041bc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80041be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80041c0:	e841 2300 	strex	r3, r2, [r1]
 80041c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80041c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1e4      	bne.n	8004196 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	3308      	adds	r3, #8
 80041d2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d6:	e853 3f00 	ldrex	r3, [r3]
 80041da:	623b      	str	r3, [r7, #32]
   return(result);
 80041dc:	6a3b      	ldr	r3, [r7, #32]
 80041de:	f023 0301 	bic.w	r3, r3, #1
 80041e2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	3308      	adds	r3, #8
 80041ec:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80041f0:	633a      	str	r2, [r7, #48]	; 0x30
 80041f2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041f8:	e841 2300 	strex	r3, r2, [r1]
 80041fc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80041fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004200:	2b00      	cmp	r3, #0
 8004202:	d1e3      	bne.n	80041cc <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2220      	movs	r2, #32
 8004208:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	e853 3f00 	ldrex	r3, [r3]
 8004222:	60fb      	str	r3, [r7, #12]
   return(result);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f023 0310 	bic.w	r3, r3, #16
 800422a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	461a      	mov	r2, r3
 8004234:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004238:	61fb      	str	r3, [r7, #28]
 800423a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800423c:	69b9      	ldr	r1, [r7, #24]
 800423e:	69fa      	ldr	r2, [r7, #28]
 8004240:	e841 2300 	strex	r3, r2, [r1]
 8004244:	617b      	str	r3, [r7, #20]
   return(result);
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d1e4      	bne.n	8004216 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800424c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004250:	4619      	mov	r1, r3
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f866 	bl	8004324 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004258:	e03f      	b.n	80042da <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800425a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800425e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00e      	beq.n	8004284 <HAL_UART_IRQHandler+0x560>
 8004266:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800426a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d008      	beq.n	8004284 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800427a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f001 f97a 	bl	8005576 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004282:	e02d      	b.n	80042e0 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004288:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00e      	beq.n	80042ae <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004294:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004298:	2b00      	cmp	r3, #0
 800429a:	d008      	beq.n	80042ae <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d01c      	beq.n	80042de <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	4798      	blx	r3
    }
    return;
 80042ac:	e017      	b.n	80042de <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80042ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d012      	beq.n	80042e0 <HAL_UART_IRQHandler+0x5bc>
 80042ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00c      	beq.n	80042e0 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f000 ffcb 	bl	8005262 <UART_EndTransmit_IT>
    return;
 80042cc:	e008      	b.n	80042e0 <HAL_UART_IRQHandler+0x5bc>
      return;
 80042ce:	bf00      	nop
 80042d0:	e006      	b.n	80042e0 <HAL_UART_IRQHandler+0x5bc>
    return;
 80042d2:	bf00      	nop
 80042d4:	e004      	b.n	80042e0 <HAL_UART_IRQHandler+0x5bc>
      return;
 80042d6:	bf00      	nop
 80042d8:	e002      	b.n	80042e0 <HAL_UART_IRQHandler+0x5bc>
      return;
 80042da:	bf00      	nop
 80042dc:	e000      	b.n	80042e0 <HAL_UART_IRQHandler+0x5bc>
    return;
 80042de:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80042e0:	37e8      	adds	r7, #232	; 0xe8
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop

080042e8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr

080042fc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004318:	bf00      	nop
 800431a:	370c      	adds	r7, #12
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	460b      	mov	r3, r1
 800432e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004330:	bf00      	nop
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr

0800433c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800433c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004340:	b08a      	sub	sp, #40	; 0x28
 8004342:	af00      	add	r7, sp, #0
 8004344:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004346:	2300      	movs	r3, #0
 8004348:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	689a      	ldr	r2, [r3, #8]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	431a      	orrs	r2, r3
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	431a      	orrs	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	69db      	ldr	r3, [r3, #28]
 8004360:	4313      	orrs	r3, r2
 8004362:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	4bb4      	ldr	r3, [pc, #720]	; (800463c <UART_SetConfig+0x300>)
 800436c:	4013      	ands	r3, r2
 800436e:	68fa      	ldr	r2, [r7, #12]
 8004370:	6812      	ldr	r2, [r2, #0]
 8004372:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004374:	430b      	orrs	r3, r1
 8004376:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	68da      	ldr	r2, [r3, #12]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	430a      	orrs	r2, r1
 800438c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4aa9      	ldr	r2, [pc, #676]	; (8004640 <UART_SetConfig+0x304>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d004      	beq.n	80043a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043a4:	4313      	orrs	r3, r2
 80043a6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043b8:	430a      	orrs	r2, r1
 80043ba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4aa0      	ldr	r2, [pc, #640]	; (8004644 <UART_SetConfig+0x308>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d126      	bne.n	8004414 <UART_SetConfig+0xd8>
 80043c6:	4ba0      	ldr	r3, [pc, #640]	; (8004648 <UART_SetConfig+0x30c>)
 80043c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043cc:	f003 0303 	and.w	r3, r3, #3
 80043d0:	2b03      	cmp	r3, #3
 80043d2:	d81b      	bhi.n	800440c <UART_SetConfig+0xd0>
 80043d4:	a201      	add	r2, pc, #4	; (adr r2, 80043dc <UART_SetConfig+0xa0>)
 80043d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043da:	bf00      	nop
 80043dc:	080043ed 	.word	0x080043ed
 80043e0:	080043fd 	.word	0x080043fd
 80043e4:	080043f5 	.word	0x080043f5
 80043e8:	08004405 	.word	0x08004405
 80043ec:	2301      	movs	r3, #1
 80043ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043f2:	e080      	b.n	80044f6 <UART_SetConfig+0x1ba>
 80043f4:	2302      	movs	r3, #2
 80043f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043fa:	e07c      	b.n	80044f6 <UART_SetConfig+0x1ba>
 80043fc:	2304      	movs	r3, #4
 80043fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004402:	e078      	b.n	80044f6 <UART_SetConfig+0x1ba>
 8004404:	2308      	movs	r3, #8
 8004406:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800440a:	e074      	b.n	80044f6 <UART_SetConfig+0x1ba>
 800440c:	2310      	movs	r3, #16
 800440e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004412:	e070      	b.n	80044f6 <UART_SetConfig+0x1ba>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a8c      	ldr	r2, [pc, #560]	; (800464c <UART_SetConfig+0x310>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d138      	bne.n	8004490 <UART_SetConfig+0x154>
 800441e:	4b8a      	ldr	r3, [pc, #552]	; (8004648 <UART_SetConfig+0x30c>)
 8004420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004424:	f003 030c 	and.w	r3, r3, #12
 8004428:	2b0c      	cmp	r3, #12
 800442a:	d82d      	bhi.n	8004488 <UART_SetConfig+0x14c>
 800442c:	a201      	add	r2, pc, #4	; (adr r2, 8004434 <UART_SetConfig+0xf8>)
 800442e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004432:	bf00      	nop
 8004434:	08004469 	.word	0x08004469
 8004438:	08004489 	.word	0x08004489
 800443c:	08004489 	.word	0x08004489
 8004440:	08004489 	.word	0x08004489
 8004444:	08004479 	.word	0x08004479
 8004448:	08004489 	.word	0x08004489
 800444c:	08004489 	.word	0x08004489
 8004450:	08004489 	.word	0x08004489
 8004454:	08004471 	.word	0x08004471
 8004458:	08004489 	.word	0x08004489
 800445c:	08004489 	.word	0x08004489
 8004460:	08004489 	.word	0x08004489
 8004464:	08004481 	.word	0x08004481
 8004468:	2300      	movs	r3, #0
 800446a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800446e:	e042      	b.n	80044f6 <UART_SetConfig+0x1ba>
 8004470:	2302      	movs	r3, #2
 8004472:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004476:	e03e      	b.n	80044f6 <UART_SetConfig+0x1ba>
 8004478:	2304      	movs	r3, #4
 800447a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800447e:	e03a      	b.n	80044f6 <UART_SetConfig+0x1ba>
 8004480:	2308      	movs	r3, #8
 8004482:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004486:	e036      	b.n	80044f6 <UART_SetConfig+0x1ba>
 8004488:	2310      	movs	r3, #16
 800448a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800448e:	e032      	b.n	80044f6 <UART_SetConfig+0x1ba>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a6a      	ldr	r2, [pc, #424]	; (8004640 <UART_SetConfig+0x304>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d12a      	bne.n	80044f0 <UART_SetConfig+0x1b4>
 800449a:	4b6b      	ldr	r3, [pc, #428]	; (8004648 <UART_SetConfig+0x30c>)
 800449c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80044a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044a8:	d01a      	beq.n	80044e0 <UART_SetConfig+0x1a4>
 80044aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044ae:	d81b      	bhi.n	80044e8 <UART_SetConfig+0x1ac>
 80044b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044b4:	d00c      	beq.n	80044d0 <UART_SetConfig+0x194>
 80044b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044ba:	d815      	bhi.n	80044e8 <UART_SetConfig+0x1ac>
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d003      	beq.n	80044c8 <UART_SetConfig+0x18c>
 80044c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044c4:	d008      	beq.n	80044d8 <UART_SetConfig+0x19c>
 80044c6:	e00f      	b.n	80044e8 <UART_SetConfig+0x1ac>
 80044c8:	2300      	movs	r3, #0
 80044ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044ce:	e012      	b.n	80044f6 <UART_SetConfig+0x1ba>
 80044d0:	2302      	movs	r3, #2
 80044d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044d6:	e00e      	b.n	80044f6 <UART_SetConfig+0x1ba>
 80044d8:	2304      	movs	r3, #4
 80044da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044de:	e00a      	b.n	80044f6 <UART_SetConfig+0x1ba>
 80044e0:	2308      	movs	r3, #8
 80044e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044e6:	e006      	b.n	80044f6 <UART_SetConfig+0x1ba>
 80044e8:	2310      	movs	r3, #16
 80044ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044ee:	e002      	b.n	80044f6 <UART_SetConfig+0x1ba>
 80044f0:	2310      	movs	r3, #16
 80044f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a51      	ldr	r2, [pc, #324]	; (8004640 <UART_SetConfig+0x304>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d17a      	bne.n	80045f6 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004500:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004504:	2b08      	cmp	r3, #8
 8004506:	d824      	bhi.n	8004552 <UART_SetConfig+0x216>
 8004508:	a201      	add	r2, pc, #4	; (adr r2, 8004510 <UART_SetConfig+0x1d4>)
 800450a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800450e:	bf00      	nop
 8004510:	08004535 	.word	0x08004535
 8004514:	08004553 	.word	0x08004553
 8004518:	0800453d 	.word	0x0800453d
 800451c:	08004553 	.word	0x08004553
 8004520:	08004543 	.word	0x08004543
 8004524:	08004553 	.word	0x08004553
 8004528:	08004553 	.word	0x08004553
 800452c:	08004553 	.word	0x08004553
 8004530:	0800454b 	.word	0x0800454b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004534:	f7fe fbc4 	bl	8002cc0 <HAL_RCC_GetPCLK1Freq>
 8004538:	61f8      	str	r0, [r7, #28]
        break;
 800453a:	e010      	b.n	800455e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800453c:	4b44      	ldr	r3, [pc, #272]	; (8004650 <UART_SetConfig+0x314>)
 800453e:	61fb      	str	r3, [r7, #28]
        break;
 8004540:	e00d      	b.n	800455e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004542:	f7fe fb25 	bl	8002b90 <HAL_RCC_GetSysClockFreq>
 8004546:	61f8      	str	r0, [r7, #28]
        break;
 8004548:	e009      	b.n	800455e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800454a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800454e:	61fb      	str	r3, [r7, #28]
        break;
 8004550:	e005      	b.n	800455e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8004552:	2300      	movs	r3, #0
 8004554:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800455c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	2b00      	cmp	r3, #0
 8004562:	f000 8107 	beq.w	8004774 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	4613      	mov	r3, r2
 800456c:	005b      	lsls	r3, r3, #1
 800456e:	4413      	add	r3, r2
 8004570:	69fa      	ldr	r2, [r7, #28]
 8004572:	429a      	cmp	r2, r3
 8004574:	d305      	bcc.n	8004582 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800457c:	69fa      	ldr	r2, [r7, #28]
 800457e:	429a      	cmp	r2, r3
 8004580:	d903      	bls.n	800458a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004588:	e0f4      	b.n	8004774 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	2200      	movs	r2, #0
 800458e:	461c      	mov	r4, r3
 8004590:	4615      	mov	r5, r2
 8004592:	f04f 0200 	mov.w	r2, #0
 8004596:	f04f 0300 	mov.w	r3, #0
 800459a:	022b      	lsls	r3, r5, #8
 800459c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80045a0:	0222      	lsls	r2, r4, #8
 80045a2:	68f9      	ldr	r1, [r7, #12]
 80045a4:	6849      	ldr	r1, [r1, #4]
 80045a6:	0849      	lsrs	r1, r1, #1
 80045a8:	2000      	movs	r0, #0
 80045aa:	4688      	mov	r8, r1
 80045ac:	4681      	mov	r9, r0
 80045ae:	eb12 0a08 	adds.w	sl, r2, r8
 80045b2:	eb43 0b09 	adc.w	fp, r3, r9
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	603b      	str	r3, [r7, #0]
 80045be:	607a      	str	r2, [r7, #4]
 80045c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045c4:	4650      	mov	r0, sl
 80045c6:	4659      	mov	r1, fp
 80045c8:	f7fb fe5a 	bl	8000280 <__aeabi_uldivmod>
 80045cc:	4602      	mov	r2, r0
 80045ce:	460b      	mov	r3, r1
 80045d0:	4613      	mov	r3, r2
 80045d2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045da:	d308      	bcc.n	80045ee <UART_SetConfig+0x2b2>
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045e2:	d204      	bcs.n	80045ee <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	60da      	str	r2, [r3, #12]
 80045ec:	e0c2      	b.n	8004774 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80045f4:	e0be      	b.n	8004774 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	69db      	ldr	r3, [r3, #28]
 80045fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045fe:	d16a      	bne.n	80046d6 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8004600:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004604:	2b08      	cmp	r3, #8
 8004606:	d834      	bhi.n	8004672 <UART_SetConfig+0x336>
 8004608:	a201      	add	r2, pc, #4	; (adr r2, 8004610 <UART_SetConfig+0x2d4>)
 800460a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460e:	bf00      	nop
 8004610:	08004635 	.word	0x08004635
 8004614:	08004655 	.word	0x08004655
 8004618:	0800465d 	.word	0x0800465d
 800461c:	08004673 	.word	0x08004673
 8004620:	08004663 	.word	0x08004663
 8004624:	08004673 	.word	0x08004673
 8004628:	08004673 	.word	0x08004673
 800462c:	08004673 	.word	0x08004673
 8004630:	0800466b 	.word	0x0800466b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004634:	f7fe fb44 	bl	8002cc0 <HAL_RCC_GetPCLK1Freq>
 8004638:	61f8      	str	r0, [r7, #28]
        break;
 800463a:	e020      	b.n	800467e <UART_SetConfig+0x342>
 800463c:	efff69f3 	.word	0xefff69f3
 8004640:	40008000 	.word	0x40008000
 8004644:	40013800 	.word	0x40013800
 8004648:	40021000 	.word	0x40021000
 800464c:	40004400 	.word	0x40004400
 8004650:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004654:	f7fe fb4a 	bl	8002cec <HAL_RCC_GetPCLK2Freq>
 8004658:	61f8      	str	r0, [r7, #28]
        break;
 800465a:	e010      	b.n	800467e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800465c:	4b4c      	ldr	r3, [pc, #304]	; (8004790 <UART_SetConfig+0x454>)
 800465e:	61fb      	str	r3, [r7, #28]
        break;
 8004660:	e00d      	b.n	800467e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004662:	f7fe fa95 	bl	8002b90 <HAL_RCC_GetSysClockFreq>
 8004666:	61f8      	str	r0, [r7, #28]
        break;
 8004668:	e009      	b.n	800467e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800466a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800466e:	61fb      	str	r3, [r7, #28]
        break;
 8004670:	e005      	b.n	800467e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8004672:	2300      	movs	r3, #0
 8004674:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800467c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d077      	beq.n	8004774 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	005a      	lsls	r2, r3, #1
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	085b      	lsrs	r3, r3, #1
 800468e:	441a      	add	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	fbb2 f3f3 	udiv	r3, r2, r3
 8004698:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	2b0f      	cmp	r3, #15
 800469e:	d916      	bls.n	80046ce <UART_SetConfig+0x392>
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046a6:	d212      	bcs.n	80046ce <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	f023 030f 	bic.w	r3, r3, #15
 80046b0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	085b      	lsrs	r3, r3, #1
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	f003 0307 	and.w	r3, r3, #7
 80046bc:	b29a      	uxth	r2, r3
 80046be:	8afb      	ldrh	r3, [r7, #22]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	8afa      	ldrh	r2, [r7, #22]
 80046ca:	60da      	str	r2, [r3, #12]
 80046cc:	e052      	b.n	8004774 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80046d4:	e04e      	b.n	8004774 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046da:	2b08      	cmp	r3, #8
 80046dc:	d827      	bhi.n	800472e <UART_SetConfig+0x3f2>
 80046de:	a201      	add	r2, pc, #4	; (adr r2, 80046e4 <UART_SetConfig+0x3a8>)
 80046e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e4:	08004709 	.word	0x08004709
 80046e8:	08004711 	.word	0x08004711
 80046ec:	08004719 	.word	0x08004719
 80046f0:	0800472f 	.word	0x0800472f
 80046f4:	0800471f 	.word	0x0800471f
 80046f8:	0800472f 	.word	0x0800472f
 80046fc:	0800472f 	.word	0x0800472f
 8004700:	0800472f 	.word	0x0800472f
 8004704:	08004727 	.word	0x08004727
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004708:	f7fe fada 	bl	8002cc0 <HAL_RCC_GetPCLK1Freq>
 800470c:	61f8      	str	r0, [r7, #28]
        break;
 800470e:	e014      	b.n	800473a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004710:	f7fe faec 	bl	8002cec <HAL_RCC_GetPCLK2Freq>
 8004714:	61f8      	str	r0, [r7, #28]
        break;
 8004716:	e010      	b.n	800473a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004718:	4b1d      	ldr	r3, [pc, #116]	; (8004790 <UART_SetConfig+0x454>)
 800471a:	61fb      	str	r3, [r7, #28]
        break;
 800471c:	e00d      	b.n	800473a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800471e:	f7fe fa37 	bl	8002b90 <HAL_RCC_GetSysClockFreq>
 8004722:	61f8      	str	r0, [r7, #28]
        break;
 8004724:	e009      	b.n	800473a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004726:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800472a:	61fb      	str	r3, [r7, #28]
        break;
 800472c:	e005      	b.n	800473a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800472e:	2300      	movs	r3, #0
 8004730:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004738:	bf00      	nop
    }

    if (pclk != 0U)
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d019      	beq.n	8004774 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	085a      	lsrs	r2, r3, #1
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	441a      	add	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004752:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	2b0f      	cmp	r3, #15
 8004758:	d909      	bls.n	800476e <UART_SetConfig+0x432>
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004760:	d205      	bcs.n	800476e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	b29a      	uxth	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	60da      	str	r2, [r3, #12]
 800476c:	e002      	b.n	8004774 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004780:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004784:	4618      	mov	r0, r3
 8004786:	3728      	adds	r7, #40	; 0x28
 8004788:	46bd      	mov	sp, r7
 800478a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800478e:	bf00      	nop
 8004790:	00f42400 	.word	0x00f42400

08004794 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a0:	f003 0301 	and.w	r3, r3, #1
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d00a      	beq.n	80047be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	430a      	orrs	r2, r1
 80047bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00a      	beq.n	80047e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	430a      	orrs	r2, r1
 80047de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e4:	f003 0304 	and.w	r3, r3, #4
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d00a      	beq.n	8004802 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	430a      	orrs	r2, r1
 8004800:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004806:	f003 0308 	and.w	r3, r3, #8
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00a      	beq.n	8004824 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004828:	f003 0310 	and.w	r3, r3, #16
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00a      	beq.n	8004846 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	430a      	orrs	r2, r1
 8004844:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484a:	f003 0320 	and.w	r3, r3, #32
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00a      	beq.n	8004868 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	430a      	orrs	r2, r1
 8004866:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004870:	2b00      	cmp	r3, #0
 8004872:	d01a      	beq.n	80048aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004892:	d10a      	bne.n	80048aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	430a      	orrs	r2, r1
 80048a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00a      	beq.n	80048cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	430a      	orrs	r2, r1
 80048ca:	605a      	str	r2, [r3, #4]
  }
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b086      	sub	sp, #24
 80048dc:	af02      	add	r7, sp, #8
 80048de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80048e8:	f7fc fecc 	bl	8001684 <HAL_GetTick>
 80048ec:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0308 	and.w	r3, r3, #8
 80048f8:	2b08      	cmp	r3, #8
 80048fa:	d10e      	bne.n	800491a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004900:	9300      	str	r3, [sp, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2200      	movs	r2, #0
 8004906:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 f82d 	bl	800496a <UART_WaitOnFlagUntilTimeout>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e023      	b.n	8004962 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0304 	and.w	r3, r3, #4
 8004924:	2b04      	cmp	r3, #4
 8004926:	d10e      	bne.n	8004946 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004928:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800492c:	9300      	str	r3, [sp, #0]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f000 f817 	bl	800496a <UART_WaitOnFlagUntilTimeout>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d001      	beq.n	8004946 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e00d      	b.n	8004962 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2220      	movs	r2, #32
 800494a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2220      	movs	r2, #32
 8004950:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b09c      	sub	sp, #112	; 0x70
 800496e:	af00      	add	r7, sp, #0
 8004970:	60f8      	str	r0, [r7, #12]
 8004972:	60b9      	str	r1, [r7, #8]
 8004974:	603b      	str	r3, [r7, #0]
 8004976:	4613      	mov	r3, r2
 8004978:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800497a:	e0a5      	b.n	8004ac8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800497c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800497e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004982:	f000 80a1 	beq.w	8004ac8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004986:	f7fc fe7d 	bl	8001684 <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004992:	429a      	cmp	r2, r3
 8004994:	d302      	bcc.n	800499c <UART_WaitOnFlagUntilTimeout+0x32>
 8004996:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004998:	2b00      	cmp	r3, #0
 800499a:	d13e      	bne.n	8004a1a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049a4:	e853 3f00 	ldrex	r3, [r3]
 80049a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80049aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049ac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80049b0:	667b      	str	r3, [r7, #100]	; 0x64
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	461a      	mov	r2, r3
 80049b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80049ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 80049bc:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80049c0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80049c2:	e841 2300 	strex	r3, r2, [r1]
 80049c6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80049c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1e6      	bne.n	800499c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	3308      	adds	r3, #8
 80049d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049d8:	e853 3f00 	ldrex	r3, [r3]
 80049dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80049de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049e0:	f023 0301 	bic.w	r3, r3, #1
 80049e4:	663b      	str	r3, [r7, #96]	; 0x60
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	3308      	adds	r3, #8
 80049ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80049ee:	64ba      	str	r2, [r7, #72]	; 0x48
 80049f0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80049f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049f6:	e841 2300 	strex	r3, r2, [r1]
 80049fa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80049fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1e5      	bne.n	80049ce <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2220      	movs	r2, #32
 8004a06:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2220      	movs	r2, #32
 8004a0c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e067      	b.n	8004aea <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0304 	and.w	r3, r3, #4
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d04f      	beq.n	8004ac8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	69db      	ldr	r3, [r3, #28]
 8004a2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a36:	d147      	bne.n	8004ac8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a40:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a4a:	e853 3f00 	ldrex	r3, [r3]
 8004a4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a52:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004a56:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a60:	637b      	str	r3, [r7, #52]	; 0x34
 8004a62:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a64:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a68:	e841 2300 	strex	r3, r2, [r1]
 8004a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d1e6      	bne.n	8004a42 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	3308      	adds	r3, #8
 8004a7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	e853 3f00 	ldrex	r3, [r3]
 8004a82:	613b      	str	r3, [r7, #16]
   return(result);
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	f023 0301 	bic.w	r3, r3, #1
 8004a8a:	66bb      	str	r3, [r7, #104]	; 0x68
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	3308      	adds	r3, #8
 8004a92:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004a94:	623a      	str	r2, [r7, #32]
 8004a96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a98:	69f9      	ldr	r1, [r7, #28]
 8004a9a:	6a3a      	ldr	r2, [r7, #32]
 8004a9c:	e841 2300 	strex	r3, r2, [r1]
 8004aa0:	61bb      	str	r3, [r7, #24]
   return(result);
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d1e5      	bne.n	8004a74 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2220      	movs	r2, #32
 8004aac:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2220      	movs	r2, #32
 8004ab2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e010      	b.n	8004aea <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	69da      	ldr	r2, [r3, #28]
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	bf0c      	ite	eq
 8004ad8:	2301      	moveq	r3, #1
 8004ada:	2300      	movne	r3, #0
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	461a      	mov	r2, r3
 8004ae0:	79fb      	ldrb	r3, [r7, #7]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	f43f af4a 	beq.w	800497c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3770      	adds	r7, #112	; 0x70
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
	...

08004af4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b097      	sub	sp, #92	; 0x5c
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	4613      	mov	r3, r2
 8004b00:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	88fa      	ldrh	r2, [r7, #6]
 8004b0c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	88fa      	ldrh	r2, [r7, #6]
 8004b14:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b26:	d10e      	bne.n	8004b46 <UART_Start_Receive_IT+0x52>
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d105      	bne.n	8004b3c <UART_Start_Receive_IT+0x48>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004b36:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b3a:	e02d      	b.n	8004b98 <UART_Start_Receive_IT+0xa4>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	22ff      	movs	r2, #255	; 0xff
 8004b40:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b44:	e028      	b.n	8004b98 <UART_Start_Receive_IT+0xa4>
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10d      	bne.n	8004b6a <UART_Start_Receive_IT+0x76>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d104      	bne.n	8004b60 <UART_Start_Receive_IT+0x6c>
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	22ff      	movs	r2, #255	; 0xff
 8004b5a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b5e:	e01b      	b.n	8004b98 <UART_Start_Receive_IT+0xa4>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	227f      	movs	r2, #127	; 0x7f
 8004b64:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b68:	e016      	b.n	8004b98 <UART_Start_Receive_IT+0xa4>
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b72:	d10d      	bne.n	8004b90 <UART_Start_Receive_IT+0x9c>
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d104      	bne.n	8004b86 <UART_Start_Receive_IT+0x92>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	227f      	movs	r2, #127	; 0x7f
 8004b80:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b84:	e008      	b.n	8004b98 <UART_Start_Receive_IT+0xa4>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	223f      	movs	r2, #63	; 0x3f
 8004b8a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b8e:	e003      	b.n	8004b98 <UART_Start_Receive_IT+0xa4>
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2200      	movs	r2, #0
 8004b94:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2222      	movs	r2, #34	; 0x22
 8004ba4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	3308      	adds	r3, #8
 8004bac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bb0:	e853 3f00 	ldrex	r3, [r3]
 8004bb4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bb8:	f043 0301 	orr.w	r3, r3, #1
 8004bbc:	657b      	str	r3, [r7, #84]	; 0x54
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	3308      	adds	r3, #8
 8004bc4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004bc6:	64ba      	str	r2, [r7, #72]	; 0x48
 8004bc8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004bcc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004bce:	e841 2300 	strex	r3, r2, [r1]
 8004bd2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004bd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d1e5      	bne.n	8004ba6 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004be2:	d107      	bne.n	8004bf4 <UART_Start_Receive_IT+0x100>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	691b      	ldr	r3, [r3, #16]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d103      	bne.n	8004bf4 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	4a24      	ldr	r2, [pc, #144]	; (8004c80 <UART_Start_Receive_IT+0x18c>)
 8004bf0:	665a      	str	r2, [r3, #100]	; 0x64
 8004bf2:	e002      	b.n	8004bfa <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	4a23      	ldr	r2, [pc, #140]	; (8004c84 <UART_Start_Receive_IT+0x190>)
 8004bf8:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d019      	beq.n	8004c3e <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c12:	e853 3f00 	ldrex	r3, [r3]
 8004c16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8004c1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	461a      	mov	r2, r3
 8004c26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c28:	637b      	str	r3, [r7, #52]	; 0x34
 8004c2a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c30:	e841 2300 	strex	r3, r2, [r1]
 8004c34:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d1e6      	bne.n	8004c0a <UART_Start_Receive_IT+0x116>
 8004c3c:	e018      	b.n	8004c70 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	e853 3f00 	ldrex	r3, [r3]
 8004c4a:	613b      	str	r3, [r7, #16]
   return(result);
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	f043 0320 	orr.w	r3, r3, #32
 8004c52:	653b      	str	r3, [r7, #80]	; 0x50
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	461a      	mov	r2, r3
 8004c5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c5c:	623b      	str	r3, [r7, #32]
 8004c5e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c60:	69f9      	ldr	r1, [r7, #28]
 8004c62:	6a3a      	ldr	r2, [r7, #32]
 8004c64:	e841 2300 	strex	r3, r2, [r1]
 8004c68:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c6a:	69bb      	ldr	r3, [r7, #24]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1e6      	bne.n	8004c3e <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	375c      	adds	r7, #92	; 0x5c
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	08005417 	.word	0x08005417
 8004c84:	080052b7 	.word	0x080052b7

08004c88 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b096      	sub	sp, #88	; 0x58
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	4613      	mov	r3, r2
 8004c94:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	68ba      	ldr	r2, [r7, #8]
 8004c9a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	88fa      	ldrh	r2, [r7, #6]
 8004ca0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2222      	movs	r2, #34	; 0x22
 8004cb0:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d02b      	beq.n	8004d12 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cbe:	4a42      	ldr	r2, [pc, #264]	; (8004dc8 <UART_Start_Receive_DMA+0x140>)
 8004cc0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc6:	4a41      	ldr	r2, [pc, #260]	; (8004dcc <UART_Start_Receive_DMA+0x144>)
 8004cc8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cce:	4a40      	ldr	r2, [pc, #256]	; (8004dd0 <UART_Start_Receive_DMA+0x148>)
 8004cd0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	3324      	adds	r3, #36	; 0x24
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cea:	461a      	mov	r2, r3
 8004cec:	88fb      	ldrh	r3, [r7, #6]
 8004cee:	f7fc fe6f 	bl	80019d0 <HAL_DMA_Start_IT>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d00c      	beq.n	8004d12 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2210      	movs	r2, #16
 8004cfc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2220      	movs	r2, #32
 8004d0c:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e055      	b.n	8004dbe <UART_Start_Receive_DMA+0x136>
    }
  }
  __HAL_UNLOCK(huart);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	691b      	ldr	r3, [r3, #16]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d018      	beq.n	8004d54 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d2a:	e853 3f00 	ldrex	r3, [r3]
 8004d2e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004d30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d36:	657b      	str	r3, [r7, #84]	; 0x54
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d40:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d42:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d44:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004d46:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d48:	e841 2300 	strex	r3, r2, [r1]
 8004d4c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004d4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d1e6      	bne.n	8004d22 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	3308      	adds	r3, #8
 8004d5a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5e:	e853 3f00 	ldrex	r3, [r3]
 8004d62:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d66:	f043 0301 	orr.w	r3, r3, #1
 8004d6a:	653b      	str	r3, [r7, #80]	; 0x50
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	3308      	adds	r3, #8
 8004d72:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004d74:	637a      	str	r2, [r7, #52]	; 0x34
 8004d76:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d78:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d7a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d7c:	e841 2300 	strex	r3, r2, [r1]
 8004d80:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1e5      	bne.n	8004d54 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	3308      	adds	r3, #8
 8004d8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	e853 3f00 	ldrex	r3, [r3]
 8004d96:	613b      	str	r3, [r7, #16]
   return(result);
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	3308      	adds	r3, #8
 8004da6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004da8:	623a      	str	r2, [r7, #32]
 8004daa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dac:	69f9      	ldr	r1, [r7, #28]
 8004dae:	6a3a      	ldr	r2, [r7, #32]
 8004db0:	e841 2300 	strex	r3, r2, [r1]
 8004db4:	61bb      	str	r3, [r7, #24]
   return(result);
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1e5      	bne.n	8004d88 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3758      	adds	r7, #88	; 0x58
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	08004ee7 	.word	0x08004ee7
 8004dcc:	0800500b 	.word	0x0800500b
 8004dd0:	08005043 	.word	0x08005043

08004dd4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b089      	sub	sp, #36	; 0x24
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	e853 3f00 	ldrex	r3, [r3]
 8004de8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004df0:	61fb      	str	r3, [r7, #28]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	461a      	mov	r2, r3
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	61bb      	str	r3, [r7, #24]
 8004dfc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfe:	6979      	ldr	r1, [r7, #20]
 8004e00:	69ba      	ldr	r2, [r7, #24]
 8004e02:	e841 2300 	strex	r3, r2, [r1]
 8004e06:	613b      	str	r3, [r7, #16]
   return(result);
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1e6      	bne.n	8004ddc <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2220      	movs	r2, #32
 8004e12:	679a      	str	r2, [r3, #120]	; 0x78
}
 8004e14:	bf00      	nop
 8004e16:	3724      	adds	r7, #36	; 0x24
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b095      	sub	sp, #84	; 0x54
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e30:	e853 3f00 	ldrex	r3, [r3]
 8004e34:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	461a      	mov	r2, r3
 8004e44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e46:	643b      	str	r3, [r7, #64]	; 0x40
 8004e48:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e4a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e4e:	e841 2300 	strex	r3, r2, [r1]
 8004e52:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d1e6      	bne.n	8004e28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	3308      	adds	r3, #8
 8004e60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e62:	6a3b      	ldr	r3, [r7, #32]
 8004e64:	e853 3f00 	ldrex	r3, [r3]
 8004e68:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e6a:	69fb      	ldr	r3, [r7, #28]
 8004e6c:	f023 0301 	bic.w	r3, r3, #1
 8004e70:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	3308      	adds	r3, #8
 8004e78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e7c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e7e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e82:	e841 2300 	strex	r3, r2, [r1]
 8004e86:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d1e5      	bne.n	8004e5a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d118      	bne.n	8004ec8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	e853 3f00 	ldrex	r3, [r3]
 8004ea2:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	f023 0310 	bic.w	r3, r3, #16
 8004eaa:	647b      	str	r3, [r7, #68]	; 0x44
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004eb4:	61bb      	str	r3, [r7, #24]
 8004eb6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb8:	6979      	ldr	r1, [r7, #20]
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	e841 2300 	strex	r3, r2, [r1]
 8004ec0:	613b      	str	r3, [r7, #16]
   return(result);
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d1e6      	bne.n	8004e96 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2220      	movs	r2, #32
 8004ecc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004eda:	bf00      	nop
 8004edc:	3754      	adds	r7, #84	; 0x54
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr

08004ee6 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b09c      	sub	sp, #112	; 0x70
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef2:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0320 	and.w	r3, r3, #32
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d170      	bne.n	8004fe4 <UART_DMAReceiveCplt+0xfe>
  {
    huart->RxXferCount = 0U;
 8004f02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f04:	2200      	movs	r2, #0
 8004f06:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f12:	e853 3f00 	ldrex	r3, [r3]
 8004f16:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004f18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f1e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	461a      	mov	r2, r3
 8004f26:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f28:	65bb      	str	r3, [r7, #88]	; 0x58
 8004f2a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f2c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004f2e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004f30:	e841 2300 	strex	r3, r2, [r1]
 8004f34:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004f36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d1e6      	bne.n	8004f0a <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	3308      	adds	r3, #8
 8004f42:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f46:	e853 3f00 	ldrex	r3, [r3]
 8004f4a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004f4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f4e:	f023 0301 	bic.w	r3, r3, #1
 8004f52:	667b      	str	r3, [r7, #100]	; 0x64
 8004f54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	3308      	adds	r3, #8
 8004f5a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004f5c:	647a      	str	r2, [r7, #68]	; 0x44
 8004f5e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f60:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004f62:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004f64:	e841 2300 	strex	r3, r2, [r1]
 8004f68:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004f6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d1e5      	bne.n	8004f3c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	3308      	adds	r3, #8
 8004f76:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7a:	e853 3f00 	ldrex	r3, [r3]
 8004f7e:	623b      	str	r3, [r7, #32]
   return(result);
 8004f80:	6a3b      	ldr	r3, [r7, #32]
 8004f82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f86:	663b      	str	r3, [r7, #96]	; 0x60
 8004f88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	3308      	adds	r3, #8
 8004f8e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004f90:	633a      	str	r2, [r7, #48]	; 0x30
 8004f92:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f94:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f98:	e841 2300 	strex	r3, r2, [r1]
 8004f9c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d1e5      	bne.n	8004f70 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004fa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fa6:	2220      	movs	r2, #32
 8004fa8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004faa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d118      	bne.n	8004fe4 <UART_DMAReceiveCplt+0xfe>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	e853 3f00 	ldrex	r3, [r3]
 8004fbe:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f023 0310 	bic.w	r3, r3, #16
 8004fc6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004fc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	461a      	mov	r2, r3
 8004fce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fd0:	61fb      	str	r3, [r7, #28]
 8004fd2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd4:	69b9      	ldr	r1, [r7, #24]
 8004fd6:	69fa      	ldr	r2, [r7, #28]
 8004fd8:	e841 2300 	strex	r3, r2, [r1]
 8004fdc:	617b      	str	r3, [r7, #20]
   return(result);
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d1e6      	bne.n	8004fb2 <UART_DMAReceiveCplt+0xcc>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fe4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fe6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d107      	bne.n	8004ffc <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004ff6:	f7ff f995 	bl	8004324 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004ffa:	e002      	b.n	8005002 <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 8004ffc:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004ffe:	f7fb fe65 	bl	8000ccc <HAL_UART_RxCpltCallback>
}
 8005002:	bf00      	nop
 8005004:	3770      	adds	r7, #112	; 0x70
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}

0800500a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800500a:	b580      	push	{r7, lr}
 800500c:	b084      	sub	sp, #16
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005016:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800501c:	2b01      	cmp	r3, #1
 800501e:	d109      	bne.n	8005034 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005026:	085b      	lsrs	r3, r3, #1
 8005028:	b29b      	uxth	r3, r3
 800502a:	4619      	mov	r1, r3
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	f7ff f979 	bl	8004324 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005032:	e002      	b.n	800503a <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8005034:	68f8      	ldr	r0, [r7, #12]
 8005036:	f7ff f961 	bl	80042fc <HAL_UART_RxHalfCpltCallback>
}
 800503a:	bf00      	nop
 800503c:	3710      	adds	r7, #16
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005042:	b580      	push	{r7, lr}
 8005044:	b086      	sub	sp, #24
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800504e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005054:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800505a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005066:	2b80      	cmp	r3, #128	; 0x80
 8005068:	d109      	bne.n	800507e <UART_DMAError+0x3c>
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	2b21      	cmp	r3, #33	; 0x21
 800506e:	d106      	bne.n	800507e <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	2200      	movs	r2, #0
 8005074:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8005078:	6978      	ldr	r0, [r7, #20]
 800507a:	f7ff feab 	bl	8004dd4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005088:	2b40      	cmp	r3, #64	; 0x40
 800508a:	d109      	bne.n	80050a0 <UART_DMAError+0x5e>
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2b22      	cmp	r3, #34	; 0x22
 8005090:	d106      	bne.n	80050a0 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	2200      	movs	r2, #0
 8005096:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800509a:	6978      	ldr	r0, [r7, #20]
 800509c:	f7ff fec0 	bl	8004e20 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050a6:	f043 0210 	orr.w	r2, r3, #16
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050b0:	6978      	ldr	r0, [r7, #20]
 80050b2:	f7ff f92d 	bl	8004310 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050b6:	bf00      	nop
 80050b8:	3718      	adds	r7, #24
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}

080050be <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80050be:	b580      	push	{r7, lr}
 80050c0:	b084      	sub	sp, #16
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	f7ff f917 	bl	8004310 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050e2:	bf00      	nop
 80050e4:	3710      	adds	r7, #16
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80050ea:	b480      	push	{r7}
 80050ec:	b08f      	sub	sp, #60	; 0x3c
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80050f6:	2b21      	cmp	r3, #33	; 0x21
 80050f8:	d14d      	bne.n	8005196 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005100:	b29b      	uxth	r3, r3
 8005102:	2b00      	cmp	r3, #0
 8005104:	d132      	bne.n	800516c <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800510c:	6a3b      	ldr	r3, [r7, #32]
 800510e:	e853 3f00 	ldrex	r3, [r3]
 8005112:	61fb      	str	r3, [r7, #28]
   return(result);
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800511a:	637b      	str	r3, [r7, #52]	; 0x34
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	461a      	mov	r2, r3
 8005122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005124:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005126:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005128:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800512a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800512c:	e841 2300 	strex	r3, r2, [r1]
 8005130:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1e6      	bne.n	8005106 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	e853 3f00 	ldrex	r3, [r3]
 8005144:	60bb      	str	r3, [r7, #8]
   return(result);
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800514c:	633b      	str	r3, [r7, #48]	; 0x30
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	461a      	mov	r2, r3
 8005154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005156:	61bb      	str	r3, [r7, #24]
 8005158:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515a:	6979      	ldr	r1, [r7, #20]
 800515c:	69ba      	ldr	r2, [r7, #24]
 800515e:	e841 2300 	strex	r3, r2, [r1]
 8005162:	613b      	str	r3, [r7, #16]
   return(result);
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1e6      	bne.n	8005138 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800516a:	e014      	b.n	8005196 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005170:	781a      	ldrb	r2, [r3, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	b292      	uxth	r2, r2
 8005178:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800517e:	1c5a      	adds	r2, r3, #1
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800518a:	b29b      	uxth	r3, r3
 800518c:	3b01      	subs	r3, #1
 800518e:	b29a      	uxth	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005196:	bf00      	nop
 8005198:	373c      	adds	r7, #60	; 0x3c
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr

080051a2 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b091      	sub	sp, #68	; 0x44
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051ae:	2b21      	cmp	r3, #33	; 0x21
 80051b0:	d151      	bne.n	8005256 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d132      	bne.n	8005224 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c6:	e853 3f00 	ldrex	r3, [r3]
 80051ca:	623b      	str	r3, [r7, #32]
   return(result);
 80051cc:	6a3b      	ldr	r3, [r7, #32]
 80051ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	461a      	mov	r2, r3
 80051da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051dc:	633b      	str	r3, [r7, #48]	; 0x30
 80051de:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80051e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051e4:	e841 2300 	strex	r3, r2, [r1]
 80051e8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80051ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d1e6      	bne.n	80051be <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	e853 3f00 	ldrex	r3, [r3]
 80051fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005204:	637b      	str	r3, [r7, #52]	; 0x34
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	461a      	mov	r2, r3
 800520c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800520e:	61fb      	str	r3, [r7, #28]
 8005210:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005212:	69b9      	ldr	r1, [r7, #24]
 8005214:	69fa      	ldr	r2, [r7, #28]
 8005216:	e841 2300 	strex	r3, r2, [r1]
 800521a:	617b      	str	r3, [r7, #20]
   return(result);
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1e6      	bne.n	80051f0 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005222:	e018      	b.n	8005256 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005228:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800522a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800522c:	881a      	ldrh	r2, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005236:	b292      	uxth	r2, r2
 8005238:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800523e:	1c9a      	adds	r2, r3, #2
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800524a:	b29b      	uxth	r3, r3
 800524c:	3b01      	subs	r3, #1
 800524e:	b29a      	uxth	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005256:	bf00      	nop
 8005258:	3744      	adds	r7, #68	; 0x44
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr

08005262 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b088      	sub	sp, #32
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	e853 3f00 	ldrex	r3, [r3]
 8005276:	60bb      	str	r3, [r7, #8]
   return(result);
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800527e:	61fb      	str	r3, [r7, #28]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	461a      	mov	r2, r3
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	61bb      	str	r3, [r7, #24]
 800528a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800528c:	6979      	ldr	r1, [r7, #20]
 800528e:	69ba      	ldr	r2, [r7, #24]
 8005290:	e841 2300 	strex	r3, r2, [r1]
 8005294:	613b      	str	r3, [r7, #16]
   return(result);
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1e6      	bne.n	800526a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2220      	movs	r2, #32
 80052a0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f7ff f81d 	bl	80042e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052ae:	bf00      	nop
 80052b0:	3720      	adds	r7, #32
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}

080052b6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80052b6:	b580      	push	{r7, lr}
 80052b8:	b096      	sub	sp, #88	; 0x58
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80052c4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80052cc:	2b22      	cmp	r3, #34	; 0x22
 80052ce:	f040 8094 	bne.w	80053fa <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80052d8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80052dc:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80052e0:	b2d9      	uxtb	r1, r3
 80052e2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80052e6:	b2da      	uxtb	r2, r3
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ec:	400a      	ands	r2, r1
 80052ee:	b2d2      	uxtb	r2, r2
 80052f0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052f6:	1c5a      	adds	r2, r3, #1
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005302:	b29b      	uxth	r3, r3
 8005304:	3b01      	subs	r3, #1
 8005306:	b29a      	uxth	r2, r3
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005314:	b29b      	uxth	r3, r3
 8005316:	2b00      	cmp	r3, #0
 8005318:	d179      	bne.n	800540e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005322:	e853 3f00 	ldrex	r3, [r3]
 8005326:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005328:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800532a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800532e:	653b      	str	r3, [r7, #80]	; 0x50
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	461a      	mov	r2, r3
 8005336:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005338:	647b      	str	r3, [r7, #68]	; 0x44
 800533a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800533c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800533e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005340:	e841 2300 	strex	r3, r2, [r1]
 8005344:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005346:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005348:	2b00      	cmp	r3, #0
 800534a:	d1e6      	bne.n	800531a <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	3308      	adds	r3, #8
 8005352:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005356:	e853 3f00 	ldrex	r3, [r3]
 800535a:	623b      	str	r3, [r7, #32]
   return(result);
 800535c:	6a3b      	ldr	r3, [r7, #32]
 800535e:	f023 0301 	bic.w	r3, r3, #1
 8005362:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	3308      	adds	r3, #8
 800536a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800536c:	633a      	str	r2, [r7, #48]	; 0x30
 800536e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005370:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005372:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005374:	e841 2300 	strex	r3, r2, [r1]
 8005378:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800537a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1e5      	bne.n	800534c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2220      	movs	r2, #32
 8005384:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005390:	2b01      	cmp	r3, #1
 8005392:	d12e      	bne.n	80053f2 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	e853 3f00 	ldrex	r3, [r3]
 80053a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f023 0310 	bic.w	r3, r3, #16
 80053ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	461a      	mov	r2, r3
 80053b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053b8:	61fb      	str	r3, [r7, #28]
 80053ba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053bc:	69b9      	ldr	r1, [r7, #24]
 80053be:	69fa      	ldr	r2, [r7, #28]
 80053c0:	e841 2300 	strex	r3, r2, [r1]
 80053c4:	617b      	str	r3, [r7, #20]
   return(result);
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1e6      	bne.n	800539a <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	69db      	ldr	r3, [r3, #28]
 80053d2:	f003 0310 	and.w	r3, r3, #16
 80053d6:	2b10      	cmp	r3, #16
 80053d8:	d103      	bne.n	80053e2 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2210      	movs	r2, #16
 80053e0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80053e8:	4619      	mov	r1, r3
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f7fe ff9a 	bl	8004324 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80053f0:	e00d      	b.n	800540e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f7fb fc6a 	bl	8000ccc <HAL_UART_RxCpltCallback>
}
 80053f8:	e009      	b.n	800540e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	8b1b      	ldrh	r3, [r3, #24]
 8005400:	b29a      	uxth	r2, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f042 0208 	orr.w	r2, r2, #8
 800540a:	b292      	uxth	r2, r2
 800540c:	831a      	strh	r2, [r3, #24]
}
 800540e:	bf00      	nop
 8005410:	3758      	adds	r7, #88	; 0x58
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}

08005416 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005416:	b580      	push	{r7, lr}
 8005418:	b096      	sub	sp, #88	; 0x58
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005424:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800542c:	2b22      	cmp	r3, #34	; 0x22
 800542e:	f040 8094 	bne.w	800555a <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005438:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005440:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8005442:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8005446:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800544a:	4013      	ands	r3, r2
 800544c:	b29a      	uxth	r2, r3
 800544e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005450:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005456:	1c9a      	adds	r2, r3, #2
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005462:	b29b      	uxth	r3, r3
 8005464:	3b01      	subs	r3, #1
 8005466:	b29a      	uxth	r2, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005474:	b29b      	uxth	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d179      	bne.n	800556e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005482:	e853 3f00 	ldrex	r3, [r3]
 8005486:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800548a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800548e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	461a      	mov	r2, r3
 8005496:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005498:	643b      	str	r3, [r7, #64]	; 0x40
 800549a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800549e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80054a0:	e841 2300 	strex	r3, r2, [r1]
 80054a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80054a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d1e6      	bne.n	800547a <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	3308      	adds	r3, #8
 80054b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b4:	6a3b      	ldr	r3, [r7, #32]
 80054b6:	e853 3f00 	ldrex	r3, [r3]
 80054ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80054bc:	69fb      	ldr	r3, [r7, #28]
 80054be:	f023 0301 	bic.w	r3, r3, #1
 80054c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	3308      	adds	r3, #8
 80054ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054d4:	e841 2300 	strex	r3, r2, [r1]
 80054d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1e5      	bne.n	80054ac <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2220      	movs	r2, #32
 80054e4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d12e      	bne.n	8005552 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	e853 3f00 	ldrex	r3, [r3]
 8005506:	60bb      	str	r3, [r7, #8]
   return(result);
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	f023 0310 	bic.w	r3, r3, #16
 800550e:	647b      	str	r3, [r7, #68]	; 0x44
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	461a      	mov	r2, r3
 8005516:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005518:	61bb      	str	r3, [r7, #24]
 800551a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551c:	6979      	ldr	r1, [r7, #20]
 800551e:	69ba      	ldr	r2, [r7, #24]
 8005520:	e841 2300 	strex	r3, r2, [r1]
 8005524:	613b      	str	r3, [r7, #16]
   return(result);
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1e6      	bne.n	80054fa <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	69db      	ldr	r3, [r3, #28]
 8005532:	f003 0310 	and.w	r3, r3, #16
 8005536:	2b10      	cmp	r3, #16
 8005538:	d103      	bne.n	8005542 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2210      	movs	r2, #16
 8005540:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005548:	4619      	mov	r1, r3
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f7fe feea 	bl	8004324 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005550:	e00d      	b.n	800556e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f7fb fbba 	bl	8000ccc <HAL_UART_RxCpltCallback>
}
 8005558:	e009      	b.n	800556e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	8b1b      	ldrh	r3, [r3, #24]
 8005560:	b29a      	uxth	r2, r3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f042 0208 	orr.w	r2, r2, #8
 800556a:	b292      	uxth	r2, r2
 800556c:	831a      	strh	r2, [r3, #24]
}
 800556e:	bf00      	nop
 8005570:	3758      	adds	r7, #88	; 0x58
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}

08005576 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005576:	b480      	push	{r7}
 8005578:	b083      	sub	sp, #12
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800557e:	bf00      	nop
 8005580:	370c      	adds	r7, #12
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
	...

0800558c <__NVIC_SetPriority>:
{
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	4603      	mov	r3, r0
 8005594:	6039      	str	r1, [r7, #0]
 8005596:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800559c:	2b00      	cmp	r3, #0
 800559e:	db0a      	blt.n	80055b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	b2da      	uxtb	r2, r3
 80055a4:	490c      	ldr	r1, [pc, #48]	; (80055d8 <__NVIC_SetPriority+0x4c>)
 80055a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055aa:	0112      	lsls	r2, r2, #4
 80055ac:	b2d2      	uxtb	r2, r2
 80055ae:	440b      	add	r3, r1
 80055b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80055b4:	e00a      	b.n	80055cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	b2da      	uxtb	r2, r3
 80055ba:	4908      	ldr	r1, [pc, #32]	; (80055dc <__NVIC_SetPriority+0x50>)
 80055bc:	79fb      	ldrb	r3, [r7, #7]
 80055be:	f003 030f 	and.w	r3, r3, #15
 80055c2:	3b04      	subs	r3, #4
 80055c4:	0112      	lsls	r2, r2, #4
 80055c6:	b2d2      	uxtb	r2, r2
 80055c8:	440b      	add	r3, r1
 80055ca:	761a      	strb	r2, [r3, #24]
}
 80055cc:	bf00      	nop
 80055ce:	370c      	adds	r7, #12
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr
 80055d8:	e000e100 	.word	0xe000e100
 80055dc:	e000ed00 	.word	0xe000ed00

080055e0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80055e0:	b580      	push	{r7, lr}
 80055e2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80055e4:	4b05      	ldr	r3, [pc, #20]	; (80055fc <SysTick_Handler+0x1c>)
 80055e6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80055e8:	f002 fb12 	bl	8007c10 <xTaskGetSchedulerState>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d001      	beq.n	80055f6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80055f2:	f003 fb39 	bl	8008c68 <xPortSysTickHandler>
  }
}
 80055f6:	bf00      	nop
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	bf00      	nop
 80055fc:	e000e010 	.word	0xe000e010

08005600 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005600:	b580      	push	{r7, lr}
 8005602:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005604:	2100      	movs	r1, #0
 8005606:	f06f 0004 	mvn.w	r0, #4
 800560a:	f7ff ffbf 	bl	800558c <__NVIC_SetPriority>
#endif
}
 800560e:	bf00      	nop
 8005610:	bd80      	pop	{r7, pc}
	...

08005614 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800561a:	f3ef 8305 	mrs	r3, IPSR
 800561e:	603b      	str	r3, [r7, #0]
  return(result);
 8005620:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005622:	2b00      	cmp	r3, #0
 8005624:	d003      	beq.n	800562e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005626:	f06f 0305 	mvn.w	r3, #5
 800562a:	607b      	str	r3, [r7, #4]
 800562c:	e00c      	b.n	8005648 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800562e:	4b0a      	ldr	r3, [pc, #40]	; (8005658 <osKernelInitialize+0x44>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d105      	bne.n	8005642 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005636:	4b08      	ldr	r3, [pc, #32]	; (8005658 <osKernelInitialize+0x44>)
 8005638:	2201      	movs	r2, #1
 800563a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800563c:	2300      	movs	r3, #0
 800563e:	607b      	str	r3, [r7, #4]
 8005640:	e002      	b.n	8005648 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005642:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005646:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005648:	687b      	ldr	r3, [r7, #4]
}
 800564a:	4618      	mov	r0, r3
 800564c:	370c      	adds	r7, #12
 800564e:	46bd      	mov	sp, r7
 8005650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	20002948 	.word	0x20002948

0800565c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800565c:	b580      	push	{r7, lr}
 800565e:	b082      	sub	sp, #8
 8005660:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005662:	f3ef 8305 	mrs	r3, IPSR
 8005666:	603b      	str	r3, [r7, #0]
  return(result);
 8005668:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800566a:	2b00      	cmp	r3, #0
 800566c:	d003      	beq.n	8005676 <osKernelStart+0x1a>
    stat = osErrorISR;
 800566e:	f06f 0305 	mvn.w	r3, #5
 8005672:	607b      	str	r3, [r7, #4]
 8005674:	e010      	b.n	8005698 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005676:	4b0b      	ldr	r3, [pc, #44]	; (80056a4 <osKernelStart+0x48>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2b01      	cmp	r3, #1
 800567c:	d109      	bne.n	8005692 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800567e:	f7ff ffbf 	bl	8005600 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005682:	4b08      	ldr	r3, [pc, #32]	; (80056a4 <osKernelStart+0x48>)
 8005684:	2202      	movs	r2, #2
 8005686:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005688:	f001 fe66 	bl	8007358 <vTaskStartScheduler>
      stat = osOK;
 800568c:	2300      	movs	r3, #0
 800568e:	607b      	str	r3, [r7, #4]
 8005690:	e002      	b.n	8005698 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005692:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005696:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005698:	687b      	ldr	r3, [r7, #4]
}
 800569a:	4618      	mov	r0, r3
 800569c:	3708      	adds	r7, #8
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	20002948 	.word	0x20002948

080056a8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b08e      	sub	sp, #56	; 0x38
 80056ac:	af04      	add	r7, sp, #16
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80056b4:	2300      	movs	r3, #0
 80056b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056b8:	f3ef 8305 	mrs	r3, IPSR
 80056bc:	617b      	str	r3, [r7, #20]
  return(result);
 80056be:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d17e      	bne.n	80057c2 <osThreadNew+0x11a>
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d07b      	beq.n	80057c2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80056ca:	2380      	movs	r3, #128	; 0x80
 80056cc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80056ce:	2318      	movs	r3, #24
 80056d0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80056d2:	2300      	movs	r3, #0
 80056d4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80056d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80056da:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d045      	beq.n	800576e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d002      	beq.n	80056f0 <osThreadNew+0x48>
        name = attr->name;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d002      	beq.n	80056fe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d008      	beq.n	8005716 <osThreadNew+0x6e>
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	2b38      	cmp	r3, #56	; 0x38
 8005708:	d805      	bhi.n	8005716 <osThreadNew+0x6e>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	f003 0301 	and.w	r3, r3, #1
 8005712:	2b00      	cmp	r3, #0
 8005714:	d001      	beq.n	800571a <osThreadNew+0x72>
        return (NULL);
 8005716:	2300      	movs	r3, #0
 8005718:	e054      	b.n	80057c4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	695b      	ldr	r3, [r3, #20]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d003      	beq.n	800572a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	695b      	ldr	r3, [r3, #20]
 8005726:	089b      	lsrs	r3, r3, #2
 8005728:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00e      	beq.n	8005750 <osThreadNew+0xa8>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	2bbb      	cmp	r3, #187	; 0xbb
 8005738:	d90a      	bls.n	8005750 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800573e:	2b00      	cmp	r3, #0
 8005740:	d006      	beq.n	8005750 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d002      	beq.n	8005750 <osThreadNew+0xa8>
        mem = 1;
 800574a:	2301      	movs	r3, #1
 800574c:	61bb      	str	r3, [r7, #24]
 800574e:	e010      	b.n	8005772 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d10c      	bne.n	8005772 <osThreadNew+0xca>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d108      	bne.n	8005772 <osThreadNew+0xca>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d104      	bne.n	8005772 <osThreadNew+0xca>
          mem = 0;
 8005768:	2300      	movs	r3, #0
 800576a:	61bb      	str	r3, [r7, #24]
 800576c:	e001      	b.n	8005772 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800576e:	2300      	movs	r3, #0
 8005770:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d110      	bne.n	800579a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005780:	9202      	str	r2, [sp, #8]
 8005782:	9301      	str	r3, [sp, #4]
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	9300      	str	r3, [sp, #0]
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	6a3a      	ldr	r2, [r7, #32]
 800578c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800578e:	68f8      	ldr	r0, [r7, #12]
 8005790:	f001 fb84 	bl	8006e9c <xTaskCreateStatic>
 8005794:	4603      	mov	r3, r0
 8005796:	613b      	str	r3, [r7, #16]
 8005798:	e013      	b.n	80057c2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800579a:	69bb      	ldr	r3, [r7, #24]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d110      	bne.n	80057c2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80057a0:	6a3b      	ldr	r3, [r7, #32]
 80057a2:	b29a      	uxth	r2, r3
 80057a4:	f107 0310 	add.w	r3, r7, #16
 80057a8:	9301      	str	r3, [sp, #4]
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	9300      	str	r3, [sp, #0]
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057b2:	68f8      	ldr	r0, [r7, #12]
 80057b4:	f001 fbcf 	bl	8006f56 <xTaskCreate>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d001      	beq.n	80057c2 <osThreadNew+0x11a>
            hTask = NULL;
 80057be:	2300      	movs	r3, #0
 80057c0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80057c2:	693b      	ldr	r3, [r7, #16]
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3728      	adds	r7, #40	; 0x28
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}

080057cc <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 80057cc:	b580      	push	{r7, lr}
 80057ce:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 80057d0:	2000      	movs	r0, #0
 80057d2:	f001 fd1b 	bl	800720c <vTaskDelete>
#endif
  for (;;);
 80057d6:	e7fe      	b.n	80057d6 <osThreadExit+0xa>

080057d8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057e0:	f3ef 8305 	mrs	r3, IPSR
 80057e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80057e6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d003      	beq.n	80057f4 <osDelay+0x1c>
    stat = osErrorISR;
 80057ec:	f06f 0305 	mvn.w	r3, #5
 80057f0:	60fb      	str	r3, [r7, #12]
 80057f2:	e007      	b.n	8005804 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80057f4:	2300      	movs	r3, #0
 80057f6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d002      	beq.n	8005804 <osDelay+0x2c>
      vTaskDelay(ticks);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f001 fd76 	bl	80072f0 <vTaskDelay>
    }
  }

  return (stat);
 8005804:	68fb      	ldr	r3, [r7, #12]
}
 8005806:	4618      	mov	r0, r3
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}

0800580e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800580e:	b580      	push	{r7, lr}
 8005810:	b08a      	sub	sp, #40	; 0x28
 8005812:	af02      	add	r7, sp, #8
 8005814:	60f8      	str	r0, [r7, #12]
 8005816:	60b9      	str	r1, [r7, #8]
 8005818:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800581a:	2300      	movs	r3, #0
 800581c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800581e:	f3ef 8305 	mrs	r3, IPSR
 8005822:	613b      	str	r3, [r7, #16]
  return(result);
 8005824:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8005826:	2b00      	cmp	r3, #0
 8005828:	d175      	bne.n	8005916 <osSemaphoreNew+0x108>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d072      	beq.n	8005916 <osSemaphoreNew+0x108>
 8005830:	68ba      	ldr	r2, [r7, #8]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	429a      	cmp	r2, r3
 8005836:	d86e      	bhi.n	8005916 <osSemaphoreNew+0x108>
    mem = -1;
 8005838:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800583c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d015      	beq.n	8005870 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d006      	beq.n	800585a <osSemaphoreNew+0x4c>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	2b4f      	cmp	r3, #79	; 0x4f
 8005852:	d902      	bls.n	800585a <osSemaphoreNew+0x4c>
        mem = 1;
 8005854:	2301      	movs	r3, #1
 8005856:	61bb      	str	r3, [r7, #24]
 8005858:	e00c      	b.n	8005874 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d108      	bne.n	8005874 <osSemaphoreNew+0x66>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d104      	bne.n	8005874 <osSemaphoreNew+0x66>
          mem = 0;
 800586a:	2300      	movs	r3, #0
 800586c:	61bb      	str	r3, [r7, #24]
 800586e:	e001      	b.n	8005874 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8005870:	2300      	movs	r3, #0
 8005872:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800587a:	d04c      	beq.n	8005916 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2b01      	cmp	r3, #1
 8005880:	d128      	bne.n	80058d4 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8005882:	69bb      	ldr	r3, [r7, #24]
 8005884:	2b01      	cmp	r3, #1
 8005886:	d10a      	bne.n	800589e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	2203      	movs	r2, #3
 800588e:	9200      	str	r2, [sp, #0]
 8005890:	2200      	movs	r2, #0
 8005892:	2100      	movs	r1, #0
 8005894:	2001      	movs	r0, #1
 8005896:	f000 fb5b 	bl	8005f50 <xQueueGenericCreateStatic>
 800589a:	61f8      	str	r0, [r7, #28]
 800589c:	e005      	b.n	80058aa <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800589e:	2203      	movs	r2, #3
 80058a0:	2100      	movs	r1, #0
 80058a2:	2001      	movs	r0, #1
 80058a4:	f000 fbcc 	bl	8006040 <xQueueGenericCreate>
 80058a8:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d022      	beq.n	80058f6 <osSemaphoreNew+0xe8>
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d01f      	beq.n	80058f6 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80058b6:	2300      	movs	r3, #0
 80058b8:	2200      	movs	r2, #0
 80058ba:	2100      	movs	r1, #0
 80058bc:	69f8      	ldr	r0, [r7, #28]
 80058be:	f000 fc87 	bl	80061d0 <xQueueGenericSend>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d016      	beq.n	80058f6 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80058c8:	69f8      	ldr	r0, [r7, #28]
 80058ca:	f001 f913 	bl	8006af4 <vQueueDelete>
            hSemaphore = NULL;
 80058ce:	2300      	movs	r3, #0
 80058d0:	61fb      	str	r3, [r7, #28]
 80058d2:	e010      	b.n	80058f6 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80058d4:	69bb      	ldr	r3, [r7, #24]
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d108      	bne.n	80058ec <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	461a      	mov	r2, r3
 80058e0:	68b9      	ldr	r1, [r7, #8]
 80058e2:	68f8      	ldr	r0, [r7, #12]
 80058e4:	f000 fc09 	bl	80060fa <xQueueCreateCountingSemaphoreStatic>
 80058e8:	61f8      	str	r0, [r7, #28]
 80058ea:	e004      	b.n	80058f6 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80058ec:	68b9      	ldr	r1, [r7, #8]
 80058ee:	68f8      	ldr	r0, [r7, #12]
 80058f0:	f000 fc3a 	bl	8006168 <xQueueCreateCountingSemaphore>
 80058f4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d00c      	beq.n	8005916 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d003      	beq.n	800590a <osSemaphoreNew+0xfc>
          name = attr->name;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	617b      	str	r3, [r7, #20]
 8005908:	e001      	b.n	800590e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800590a:	2300      	movs	r3, #0
 800590c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800590e:	6979      	ldr	r1, [r7, #20]
 8005910:	69f8      	ldr	r0, [r7, #28]
 8005912:	f001 fa3b 	bl	8006d8c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8005916:	69fb      	ldr	r3, [r7, #28]
}
 8005918:	4618      	mov	r0, r3
 800591a:	3720      	adds	r7, #32
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8005920:	b580      	push	{r7, lr}
 8005922:	b086      	sub	sp, #24
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800592e:	2300      	movs	r3, #0
 8005930:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d103      	bne.n	8005940 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8005938:	f06f 0303 	mvn.w	r3, #3
 800593c:	617b      	str	r3, [r7, #20]
 800593e:	e039      	b.n	80059b4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005940:	f3ef 8305 	mrs	r3, IPSR
 8005944:	60fb      	str	r3, [r7, #12]
  return(result);
 8005946:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005948:	2b00      	cmp	r3, #0
 800594a:	d022      	beq.n	8005992 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d003      	beq.n	800595a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8005952:	f06f 0303 	mvn.w	r3, #3
 8005956:	617b      	str	r3, [r7, #20]
 8005958:	e02c      	b.n	80059b4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800595a:	2300      	movs	r3, #0
 800595c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800595e:	f107 0308 	add.w	r3, r7, #8
 8005962:	461a      	mov	r2, r3
 8005964:	2100      	movs	r1, #0
 8005966:	6938      	ldr	r0, [r7, #16]
 8005968:	f001 f844 	bl	80069f4 <xQueueReceiveFromISR>
 800596c:	4603      	mov	r3, r0
 800596e:	2b01      	cmp	r3, #1
 8005970:	d003      	beq.n	800597a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8005972:	f06f 0302 	mvn.w	r3, #2
 8005976:	617b      	str	r3, [r7, #20]
 8005978:	e01c      	b.n	80059b4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d019      	beq.n	80059b4 <osSemaphoreAcquire+0x94>
 8005980:	4b0f      	ldr	r3, [pc, #60]	; (80059c0 <osSemaphoreAcquire+0xa0>)
 8005982:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005986:	601a      	str	r2, [r3, #0]
 8005988:	f3bf 8f4f 	dsb	sy
 800598c:	f3bf 8f6f 	isb	sy
 8005990:	e010      	b.n	80059b4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8005992:	6839      	ldr	r1, [r7, #0]
 8005994:	6938      	ldr	r0, [r7, #16]
 8005996:	f000 ff21 	bl	80067dc <xQueueSemaphoreTake>
 800599a:	4603      	mov	r3, r0
 800599c:	2b01      	cmp	r3, #1
 800599e:	d009      	beq.n	80059b4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d003      	beq.n	80059ae <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80059a6:	f06f 0301 	mvn.w	r3, #1
 80059aa:	617b      	str	r3, [r7, #20]
 80059ac:	e002      	b.n	80059b4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80059ae:	f06f 0302 	mvn.w	r3, #2
 80059b2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80059b4:	697b      	ldr	r3, [r7, #20]
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3718      	adds	r7, #24
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop
 80059c0:	e000ed04 	.word	0xe000ed04

080059c4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80059d0:	2300      	movs	r3, #0
 80059d2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d103      	bne.n	80059e2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80059da:	f06f 0303 	mvn.w	r3, #3
 80059de:	617b      	str	r3, [r7, #20]
 80059e0:	e02c      	b.n	8005a3c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059e2:	f3ef 8305 	mrs	r3, IPSR
 80059e6:	60fb      	str	r3, [r7, #12]
  return(result);
 80059e8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d01a      	beq.n	8005a24 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80059ee:	2300      	movs	r3, #0
 80059f0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80059f2:	f107 0308 	add.w	r3, r7, #8
 80059f6:	4619      	mov	r1, r3
 80059f8:	6938      	ldr	r0, [r7, #16]
 80059fa:	f000 fd82 	bl	8006502 <xQueueGiveFromISR>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d003      	beq.n	8005a0c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8005a04:	f06f 0302 	mvn.w	r3, #2
 8005a08:	617b      	str	r3, [r7, #20]
 8005a0a:	e017      	b.n	8005a3c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d014      	beq.n	8005a3c <osSemaphoreRelease+0x78>
 8005a12:	4b0d      	ldr	r3, [pc, #52]	; (8005a48 <osSemaphoreRelease+0x84>)
 8005a14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a18:	601a      	str	r2, [r3, #0]
 8005a1a:	f3bf 8f4f 	dsb	sy
 8005a1e:	f3bf 8f6f 	isb	sy
 8005a22:	e00b      	b.n	8005a3c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005a24:	2300      	movs	r3, #0
 8005a26:	2200      	movs	r2, #0
 8005a28:	2100      	movs	r1, #0
 8005a2a:	6938      	ldr	r0, [r7, #16]
 8005a2c:	f000 fbd0 	bl	80061d0 <xQueueGenericSend>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d002      	beq.n	8005a3c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8005a36:	f06f 0302 	mvn.w	r3, #2
 8005a3a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8005a3c:	697b      	ldr	r3, [r7, #20]
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3718      	adds	r7, #24
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	e000ed04 	.word	0xe000ed04

08005a4c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b08a      	sub	sp, #40	; 0x28
 8005a50:	af02      	add	r7, sp, #8
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a5c:	f3ef 8305 	mrs	r3, IPSR
 8005a60:	613b      	str	r3, [r7, #16]
  return(result);
 8005a62:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d15f      	bne.n	8005b28 <osMessageQueueNew+0xdc>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d05c      	beq.n	8005b28 <osMessageQueueNew+0xdc>
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d059      	beq.n	8005b28 <osMessageQueueNew+0xdc>
    mem = -1;
 8005a74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a78:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d029      	beq.n	8005ad4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d012      	beq.n	8005aae <osMessageQueueNew+0x62>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	2b4f      	cmp	r3, #79	; 0x4f
 8005a8e:	d90e      	bls.n	8005aae <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d00a      	beq.n	8005aae <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	695a      	ldr	r2, [r3, #20]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	68b9      	ldr	r1, [r7, #8]
 8005aa0:	fb01 f303 	mul.w	r3, r1, r3
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d302      	bcc.n	8005aae <osMessageQueueNew+0x62>
        mem = 1;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	61bb      	str	r3, [r7, #24]
 8005aac:	e014      	b.n	8005ad8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d110      	bne.n	8005ad8 <osMessageQueueNew+0x8c>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d10c      	bne.n	8005ad8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d108      	bne.n	8005ad8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d104      	bne.n	8005ad8 <osMessageQueueNew+0x8c>
          mem = 0;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	61bb      	str	r3, [r7, #24]
 8005ad2:	e001      	b.n	8005ad8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005ad8:	69bb      	ldr	r3, [r7, #24]
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d10b      	bne.n	8005af6 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	691a      	ldr	r2, [r3, #16]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	9100      	str	r1, [sp, #0]
 8005aea:	68b9      	ldr	r1, [r7, #8]
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	f000 fa2f 	bl	8005f50 <xQueueGenericCreateStatic>
 8005af2:	61f8      	str	r0, [r7, #28]
 8005af4:	e008      	b.n	8005b08 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d105      	bne.n	8005b08 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005afc:	2200      	movs	r2, #0
 8005afe:	68b9      	ldr	r1, [r7, #8]
 8005b00:	68f8      	ldr	r0, [r7, #12]
 8005b02:	f000 fa9d 	bl	8006040 <xQueueGenericCreate>
 8005b06:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d00c      	beq.n	8005b28 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d003      	beq.n	8005b1c <osMessageQueueNew+0xd0>
        name = attr->name;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	617b      	str	r3, [r7, #20]
 8005b1a:	e001      	b.n	8005b20 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005b20:	6979      	ldr	r1, [r7, #20]
 8005b22:	69f8      	ldr	r0, [r7, #28]
 8005b24:	f001 f932 	bl	8006d8c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005b28:	69fb      	ldr	r3, [r7, #28]
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3720      	adds	r7, #32
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
	...

08005b34 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b088      	sub	sp, #32
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	603b      	str	r3, [r7, #0]
 8005b40:	4613      	mov	r3, r2
 8005b42:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b4c:	f3ef 8305 	mrs	r3, IPSR
 8005b50:	617b      	str	r3, [r7, #20]
  return(result);
 8005b52:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d028      	beq.n	8005baa <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d005      	beq.n	8005b6a <osMessageQueuePut+0x36>
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d002      	beq.n	8005b6a <osMessageQueuePut+0x36>
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d003      	beq.n	8005b72 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005b6a:	f06f 0303 	mvn.w	r3, #3
 8005b6e:	61fb      	str	r3, [r7, #28]
 8005b70:	e038      	b.n	8005be4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005b72:	2300      	movs	r3, #0
 8005b74:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005b76:	f107 0210 	add.w	r2, r7, #16
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	68b9      	ldr	r1, [r7, #8]
 8005b7e:	69b8      	ldr	r0, [r7, #24]
 8005b80:	f000 fc24 	bl	80063cc <xQueueGenericSendFromISR>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d003      	beq.n	8005b92 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005b8a:	f06f 0302 	mvn.w	r3, #2
 8005b8e:	61fb      	str	r3, [r7, #28]
 8005b90:	e028      	b.n	8005be4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d025      	beq.n	8005be4 <osMessageQueuePut+0xb0>
 8005b98:	4b15      	ldr	r3, [pc, #84]	; (8005bf0 <osMessageQueuePut+0xbc>)
 8005b9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b9e:	601a      	str	r2, [r3, #0]
 8005ba0:	f3bf 8f4f 	dsb	sy
 8005ba4:	f3bf 8f6f 	isb	sy
 8005ba8:	e01c      	b.n	8005be4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d002      	beq.n	8005bb6 <osMessageQueuePut+0x82>
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d103      	bne.n	8005bbe <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005bb6:	f06f 0303 	mvn.w	r3, #3
 8005bba:	61fb      	str	r3, [r7, #28]
 8005bbc:	e012      	b.n	8005be4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	683a      	ldr	r2, [r7, #0]
 8005bc2:	68b9      	ldr	r1, [r7, #8]
 8005bc4:	69b8      	ldr	r0, [r7, #24]
 8005bc6:	f000 fb03 	bl	80061d0 <xQueueGenericSend>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d009      	beq.n	8005be4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d003      	beq.n	8005bde <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005bd6:	f06f 0301 	mvn.w	r3, #1
 8005bda:	61fb      	str	r3, [r7, #28]
 8005bdc:	e002      	b.n	8005be4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005bde:	f06f 0302 	mvn.w	r3, #2
 8005be2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005be4:	69fb      	ldr	r3, [r7, #28]
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3720      	adds	r7, #32
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	e000ed04 	.word	0xe000ed04

08005bf4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b088      	sub	sp, #32
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
 8005c00:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005c06:	2300      	movs	r3, #0
 8005c08:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c0a:	f3ef 8305 	mrs	r3, IPSR
 8005c0e:	617b      	str	r3, [r7, #20]
  return(result);
 8005c10:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d028      	beq.n	8005c68 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d005      	beq.n	8005c28 <osMessageQueueGet+0x34>
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d002      	beq.n	8005c28 <osMessageQueueGet+0x34>
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d003      	beq.n	8005c30 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005c28:	f06f 0303 	mvn.w	r3, #3
 8005c2c:	61fb      	str	r3, [r7, #28]
 8005c2e:	e037      	b.n	8005ca0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005c30:	2300      	movs	r3, #0
 8005c32:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005c34:	f107 0310 	add.w	r3, r7, #16
 8005c38:	461a      	mov	r2, r3
 8005c3a:	68b9      	ldr	r1, [r7, #8]
 8005c3c:	69b8      	ldr	r0, [r7, #24]
 8005c3e:	f000 fed9 	bl	80069f4 <xQueueReceiveFromISR>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d003      	beq.n	8005c50 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005c48:	f06f 0302 	mvn.w	r3, #2
 8005c4c:	61fb      	str	r3, [r7, #28]
 8005c4e:	e027      	b.n	8005ca0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d024      	beq.n	8005ca0 <osMessageQueueGet+0xac>
 8005c56:	4b15      	ldr	r3, [pc, #84]	; (8005cac <osMessageQueueGet+0xb8>)
 8005c58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c5c:	601a      	str	r2, [r3, #0]
 8005c5e:	f3bf 8f4f 	dsb	sy
 8005c62:	f3bf 8f6f 	isb	sy
 8005c66:	e01b      	b.n	8005ca0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d002      	beq.n	8005c74 <osMessageQueueGet+0x80>
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d103      	bne.n	8005c7c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005c74:	f06f 0303 	mvn.w	r3, #3
 8005c78:	61fb      	str	r3, [r7, #28]
 8005c7a:	e011      	b.n	8005ca0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005c7c:	683a      	ldr	r2, [r7, #0]
 8005c7e:	68b9      	ldr	r1, [r7, #8]
 8005c80:	69b8      	ldr	r0, [r7, #24]
 8005c82:	f000 fccb 	bl	800661c <xQueueReceive>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d009      	beq.n	8005ca0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d003      	beq.n	8005c9a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005c92:	f06f 0301 	mvn.w	r3, #1
 8005c96:	61fb      	str	r3, [r7, #28]
 8005c98:	e002      	b.n	8005ca0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8005c9a:	f06f 0302 	mvn.w	r3, #2
 8005c9e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005ca0:	69fb      	ldr	r3, [r7, #28]
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3720      	adds	r7, #32
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	e000ed04 	.word	0xe000ed04

08005cb0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005cb0:	b480      	push	{r7}
 8005cb2:	b085      	sub	sp, #20
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	4a07      	ldr	r2, [pc, #28]	; (8005cdc <vApplicationGetIdleTaskMemory+0x2c>)
 8005cc0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	4a06      	ldr	r2, [pc, #24]	; (8005ce0 <vApplicationGetIdleTaskMemory+0x30>)
 8005cc6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2280      	movs	r2, #128	; 0x80
 8005ccc:	601a      	str	r2, [r3, #0]
}
 8005cce:	bf00      	nop
 8005cd0:	3714      	adds	r7, #20
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr
 8005cda:	bf00      	nop
 8005cdc:	2000294c 	.word	0x2000294c
 8005ce0:	20002a08 	.word	0x20002a08

08005ce4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005ce4:	b480      	push	{r7}
 8005ce6:	b085      	sub	sp, #20
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	4a07      	ldr	r2, [pc, #28]	; (8005d10 <vApplicationGetTimerTaskMemory+0x2c>)
 8005cf4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	4a06      	ldr	r2, [pc, #24]	; (8005d14 <vApplicationGetTimerTaskMemory+0x30>)
 8005cfa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d02:	601a      	str	r2, [r3, #0]
}
 8005d04:	bf00      	nop
 8005d06:	3714      	adds	r7, #20
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr
 8005d10:	20002c08 	.word	0x20002c08
 8005d14:	20002cc4 	.word	0x20002cc4

08005d18 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f103 0208 	add.w	r2, r3, #8
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d30:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f103 0208 	add.w	r2, r3, #8
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f103 0208 	add.w	r2, r3, #8
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d4c:	bf00      	nop
 8005d4e:	370c      	adds	r7, #12
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d66:	bf00      	nop
 8005d68:	370c      	adds	r7, #12
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr

08005d72 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d72:	b480      	push	{r7}
 8005d74:	b085      	sub	sp, #20
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
 8005d7a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	689a      	ldr	r2, [r3, #8]
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	683a      	ldr	r2, [r7, #0]
 8005d96:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	683a      	ldr	r2, [r7, #0]
 8005d9c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	1c5a      	adds	r2, r3, #1
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	601a      	str	r2, [r3, #0]
}
 8005dae:	bf00      	nop
 8005db0:	3714      	adds	r7, #20
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr

08005dba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005dba:	b480      	push	{r7}
 8005dbc:	b085      	sub	sp, #20
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	6078      	str	r0, [r7, #4]
 8005dc2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005dd0:	d103      	bne.n	8005dda <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	60fb      	str	r3, [r7, #12]
 8005dd8:	e00c      	b.n	8005df4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	3308      	adds	r3, #8
 8005dde:	60fb      	str	r3, [r7, #12]
 8005de0:	e002      	b.n	8005de8 <vListInsert+0x2e>
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	60fb      	str	r3, [r7, #12]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68ba      	ldr	r2, [r7, #8]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d2f6      	bcs.n	8005de2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	685a      	ldr	r2, [r3, #4]
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	683a      	ldr	r2, [r7, #0]
 8005e02:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	68fa      	ldr	r2, [r7, #12]
 8005e08:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	683a      	ldr	r2, [r7, #0]
 8005e0e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	1c5a      	adds	r2, r3, #1
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	601a      	str	r2, [r3, #0]
}
 8005e20:	bf00      	nop
 8005e22:	3714      	adds	r7, #20
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b085      	sub	sp, #20
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	691b      	ldr	r3, [r3, #16]
 8005e38:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	6892      	ldr	r2, [r2, #8]
 8005e42:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	6852      	ldr	r2, [r2, #4]
 8005e4c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d103      	bne.n	8005e60 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	689a      	ldr	r2, [r3, #8]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	1e5a      	subs	r2, r3, #1
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3714      	adds	r7, #20
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d10a      	bne.n	8005eaa <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e98:	f383 8811 	msr	BASEPRI, r3
 8005e9c:	f3bf 8f6f 	isb	sy
 8005ea0:	f3bf 8f4f 	dsb	sy
 8005ea4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005ea6:	bf00      	nop
 8005ea8:	e7fe      	b.n	8005ea8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005eaa:	f002 fe4b 	bl	8008b44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eb6:	68f9      	ldr	r1, [r7, #12]
 8005eb8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005eba:	fb01 f303 	mul.w	r3, r1, r3
 8005ebe:	441a      	add	r2, r3
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eda:	3b01      	subs	r3, #1
 8005edc:	68f9      	ldr	r1, [r7, #12]
 8005ede:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005ee0:	fb01 f303 	mul.w	r3, r1, r3
 8005ee4:	441a      	add	r2, r3
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	22ff      	movs	r2, #255	; 0xff
 8005eee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	22ff      	movs	r2, #255	; 0xff
 8005ef6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d114      	bne.n	8005f2a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	691b      	ldr	r3, [r3, #16]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d01a      	beq.n	8005f3e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	3310      	adds	r3, #16
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f001 fcbd 	bl	800788c <xTaskRemoveFromEventList>
 8005f12:	4603      	mov	r3, r0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d012      	beq.n	8005f3e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005f18:	4b0c      	ldr	r3, [pc, #48]	; (8005f4c <xQueueGenericReset+0xcc>)
 8005f1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f1e:	601a      	str	r2, [r3, #0]
 8005f20:	f3bf 8f4f 	dsb	sy
 8005f24:	f3bf 8f6f 	isb	sy
 8005f28:	e009      	b.n	8005f3e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	3310      	adds	r3, #16
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7ff fef2 	bl	8005d18 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	3324      	adds	r3, #36	; 0x24
 8005f38:	4618      	mov	r0, r3
 8005f3a:	f7ff feed 	bl	8005d18 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005f3e:	f002 fe31 	bl	8008ba4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005f42:	2301      	movs	r3, #1
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3710      	adds	r7, #16
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}
 8005f4c:	e000ed04 	.word	0xe000ed04

08005f50 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b08e      	sub	sp, #56	; 0x38
 8005f54:	af02      	add	r7, sp, #8
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
 8005f5c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d10a      	bne.n	8005f7a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f68:	f383 8811 	msr	BASEPRI, r3
 8005f6c:	f3bf 8f6f 	isb	sy
 8005f70:	f3bf 8f4f 	dsb	sy
 8005f74:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f76:	bf00      	nop
 8005f78:	e7fe      	b.n	8005f78 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d10a      	bne.n	8005f96 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f84:	f383 8811 	msr	BASEPRI, r3
 8005f88:	f3bf 8f6f 	isb	sy
 8005f8c:	f3bf 8f4f 	dsb	sy
 8005f90:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005f92:	bf00      	nop
 8005f94:	e7fe      	b.n	8005f94 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d002      	beq.n	8005fa2 <xQueueGenericCreateStatic+0x52>
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d001      	beq.n	8005fa6 <xQueueGenericCreateStatic+0x56>
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e000      	b.n	8005fa8 <xQueueGenericCreateStatic+0x58>
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d10a      	bne.n	8005fc2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb0:	f383 8811 	msr	BASEPRI, r3
 8005fb4:	f3bf 8f6f 	isb	sy
 8005fb8:	f3bf 8f4f 	dsb	sy
 8005fbc:	623b      	str	r3, [r7, #32]
}
 8005fbe:	bf00      	nop
 8005fc0:	e7fe      	b.n	8005fc0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d102      	bne.n	8005fce <xQueueGenericCreateStatic+0x7e>
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d101      	bne.n	8005fd2 <xQueueGenericCreateStatic+0x82>
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e000      	b.n	8005fd4 <xQueueGenericCreateStatic+0x84>
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d10a      	bne.n	8005fee <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fdc:	f383 8811 	msr	BASEPRI, r3
 8005fe0:	f3bf 8f6f 	isb	sy
 8005fe4:	f3bf 8f4f 	dsb	sy
 8005fe8:	61fb      	str	r3, [r7, #28]
}
 8005fea:	bf00      	nop
 8005fec:	e7fe      	b.n	8005fec <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005fee:	2350      	movs	r3, #80	; 0x50
 8005ff0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	2b50      	cmp	r3, #80	; 0x50
 8005ff6:	d00a      	beq.n	800600e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ffc:	f383 8811 	msr	BASEPRI, r3
 8006000:	f3bf 8f6f 	isb	sy
 8006004:	f3bf 8f4f 	dsb	sy
 8006008:	61bb      	str	r3, [r7, #24]
}
 800600a:	bf00      	nop
 800600c:	e7fe      	b.n	800600c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800600e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00d      	beq.n	8006036 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800601a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800601c:	2201      	movs	r2, #1
 800601e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006022:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006028:	9300      	str	r3, [sp, #0]
 800602a:	4613      	mov	r3, r2
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	68b9      	ldr	r1, [r7, #8]
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f000 f83f 	bl	80060b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006038:	4618      	mov	r0, r3
 800603a:	3730      	adds	r7, #48	; 0x30
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006040:	b580      	push	{r7, lr}
 8006042:	b08a      	sub	sp, #40	; 0x28
 8006044:	af02      	add	r7, sp, #8
 8006046:	60f8      	str	r0, [r7, #12]
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	4613      	mov	r3, r2
 800604c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d10a      	bne.n	800606a <xQueueGenericCreate+0x2a>
	__asm volatile
 8006054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006058:	f383 8811 	msr	BASEPRI, r3
 800605c:	f3bf 8f6f 	isb	sy
 8006060:	f3bf 8f4f 	dsb	sy
 8006064:	613b      	str	r3, [r7, #16]
}
 8006066:	bf00      	nop
 8006068:	e7fe      	b.n	8006068 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	68ba      	ldr	r2, [r7, #8]
 800606e:	fb02 f303 	mul.w	r3, r2, r3
 8006072:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	3350      	adds	r3, #80	; 0x50
 8006078:	4618      	mov	r0, r3
 800607a:	f002 fe85 	bl	8008d88 <pvPortMalloc>
 800607e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d011      	beq.n	80060aa <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	3350      	adds	r3, #80	; 0x50
 800608e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	2200      	movs	r2, #0
 8006094:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006098:	79fa      	ldrb	r2, [r7, #7]
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	4613      	mov	r3, r2
 80060a0:	697a      	ldr	r2, [r7, #20]
 80060a2:	68b9      	ldr	r1, [r7, #8]
 80060a4:	68f8      	ldr	r0, [r7, #12]
 80060a6:	f000 f805 	bl	80060b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80060aa:	69bb      	ldr	r3, [r7, #24]
	}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3720      	adds	r7, #32
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b084      	sub	sp, #16
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	60f8      	str	r0, [r7, #12]
 80060bc:	60b9      	str	r1, [r7, #8]
 80060be:	607a      	str	r2, [r7, #4]
 80060c0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d103      	bne.n	80060d0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	69ba      	ldr	r2, [r7, #24]
 80060cc:	601a      	str	r2, [r3, #0]
 80060ce:	e002      	b.n	80060d6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80060e2:	2101      	movs	r1, #1
 80060e4:	69b8      	ldr	r0, [r7, #24]
 80060e6:	f7ff fecb 	bl	8005e80 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80060ea:	69bb      	ldr	r3, [r7, #24]
 80060ec:	78fa      	ldrb	r2, [r7, #3]
 80060ee:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80060f2:	bf00      	nop
 80060f4:	3710      	adds	r7, #16
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}

080060fa <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b08a      	sub	sp, #40	; 0x28
 80060fe:	af02      	add	r7, sp, #8
 8006100:	60f8      	str	r0, [r7, #12]
 8006102:	60b9      	str	r1, [r7, #8]
 8006104:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d10a      	bne.n	8006122 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800610c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006110:	f383 8811 	msr	BASEPRI, r3
 8006114:	f3bf 8f6f 	isb	sy
 8006118:	f3bf 8f4f 	dsb	sy
 800611c:	61bb      	str	r3, [r7, #24]
}
 800611e:	bf00      	nop
 8006120:	e7fe      	b.n	8006120 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006122:	68ba      	ldr	r2, [r7, #8]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	429a      	cmp	r2, r3
 8006128:	d90a      	bls.n	8006140 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800612a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800612e:	f383 8811 	msr	BASEPRI, r3
 8006132:	f3bf 8f6f 	isb	sy
 8006136:	f3bf 8f4f 	dsb	sy
 800613a:	617b      	str	r3, [r7, #20]
}
 800613c:	bf00      	nop
 800613e:	e7fe      	b.n	800613e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006140:	2302      	movs	r3, #2
 8006142:	9300      	str	r3, [sp, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	2100      	movs	r1, #0
 800614a:	68f8      	ldr	r0, [r7, #12]
 800614c:	f7ff ff00 	bl	8005f50 <xQueueGenericCreateStatic>
 8006150:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d002      	beq.n	800615e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	68ba      	ldr	r2, [r7, #8]
 800615c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800615e:	69fb      	ldr	r3, [r7, #28]
	}
 8006160:	4618      	mov	r0, r3
 8006162:	3720      	adds	r7, #32
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d10a      	bne.n	800618e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8006178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800617c:	f383 8811 	msr	BASEPRI, r3
 8006180:	f3bf 8f6f 	isb	sy
 8006184:	f3bf 8f4f 	dsb	sy
 8006188:	613b      	str	r3, [r7, #16]
}
 800618a:	bf00      	nop
 800618c:	e7fe      	b.n	800618c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800618e:	683a      	ldr	r2, [r7, #0]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	429a      	cmp	r2, r3
 8006194:	d90a      	bls.n	80061ac <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8006196:	f04f 0350 	mov.w	r3, #80	; 0x50
 800619a:	f383 8811 	msr	BASEPRI, r3
 800619e:	f3bf 8f6f 	isb	sy
 80061a2:	f3bf 8f4f 	dsb	sy
 80061a6:	60fb      	str	r3, [r7, #12]
}
 80061a8:	bf00      	nop
 80061aa:	e7fe      	b.n	80061aa <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80061ac:	2202      	movs	r2, #2
 80061ae:	2100      	movs	r1, #0
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f7ff ff45 	bl	8006040 <xQueueGenericCreate>
 80061b6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d002      	beq.n	80061c4 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	683a      	ldr	r2, [r7, #0]
 80061c2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80061c4:	697b      	ldr	r3, [r7, #20]
	}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3718      	adds	r7, #24
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
	...

080061d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b08e      	sub	sp, #56	; 0x38
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	607a      	str	r2, [r7, #4]
 80061dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80061de:	2300      	movs	r3, #0
 80061e0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80061e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d10a      	bne.n	8006202 <xQueueGenericSend+0x32>
	__asm volatile
 80061ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f0:	f383 8811 	msr	BASEPRI, r3
 80061f4:	f3bf 8f6f 	isb	sy
 80061f8:	f3bf 8f4f 	dsb	sy
 80061fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80061fe:	bf00      	nop
 8006200:	e7fe      	b.n	8006200 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d103      	bne.n	8006210 <xQueueGenericSend+0x40>
 8006208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800620a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800620c:	2b00      	cmp	r3, #0
 800620e:	d101      	bne.n	8006214 <xQueueGenericSend+0x44>
 8006210:	2301      	movs	r3, #1
 8006212:	e000      	b.n	8006216 <xQueueGenericSend+0x46>
 8006214:	2300      	movs	r3, #0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d10a      	bne.n	8006230 <xQueueGenericSend+0x60>
	__asm volatile
 800621a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800621e:	f383 8811 	msr	BASEPRI, r3
 8006222:	f3bf 8f6f 	isb	sy
 8006226:	f3bf 8f4f 	dsb	sy
 800622a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800622c:	bf00      	nop
 800622e:	e7fe      	b.n	800622e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	2b02      	cmp	r3, #2
 8006234:	d103      	bne.n	800623e <xQueueGenericSend+0x6e>
 8006236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800623a:	2b01      	cmp	r3, #1
 800623c:	d101      	bne.n	8006242 <xQueueGenericSend+0x72>
 800623e:	2301      	movs	r3, #1
 8006240:	e000      	b.n	8006244 <xQueueGenericSend+0x74>
 8006242:	2300      	movs	r3, #0
 8006244:	2b00      	cmp	r3, #0
 8006246:	d10a      	bne.n	800625e <xQueueGenericSend+0x8e>
	__asm volatile
 8006248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800624c:	f383 8811 	msr	BASEPRI, r3
 8006250:	f3bf 8f6f 	isb	sy
 8006254:	f3bf 8f4f 	dsb	sy
 8006258:	623b      	str	r3, [r7, #32]
}
 800625a:	bf00      	nop
 800625c:	e7fe      	b.n	800625c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800625e:	f001 fcd7 	bl	8007c10 <xTaskGetSchedulerState>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d102      	bne.n	800626e <xQueueGenericSend+0x9e>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d101      	bne.n	8006272 <xQueueGenericSend+0xa2>
 800626e:	2301      	movs	r3, #1
 8006270:	e000      	b.n	8006274 <xQueueGenericSend+0xa4>
 8006272:	2300      	movs	r3, #0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d10a      	bne.n	800628e <xQueueGenericSend+0xbe>
	__asm volatile
 8006278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800627c:	f383 8811 	msr	BASEPRI, r3
 8006280:	f3bf 8f6f 	isb	sy
 8006284:	f3bf 8f4f 	dsb	sy
 8006288:	61fb      	str	r3, [r7, #28]
}
 800628a:	bf00      	nop
 800628c:	e7fe      	b.n	800628c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800628e:	f002 fc59 	bl	8008b44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006294:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800629a:	429a      	cmp	r2, r3
 800629c:	d302      	bcc.n	80062a4 <xQueueGenericSend+0xd4>
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	d129      	bne.n	80062f8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80062a4:	683a      	ldr	r2, [r7, #0]
 80062a6:	68b9      	ldr	r1, [r7, #8]
 80062a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062aa:	f000 fc5e 	bl	8006b6a <prvCopyDataToQueue>
 80062ae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d010      	beq.n	80062da <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ba:	3324      	adds	r3, #36	; 0x24
 80062bc:	4618      	mov	r0, r3
 80062be:	f001 fae5 	bl	800788c <xTaskRemoveFromEventList>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d013      	beq.n	80062f0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80062c8:	4b3f      	ldr	r3, [pc, #252]	; (80063c8 <xQueueGenericSend+0x1f8>)
 80062ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062ce:	601a      	str	r2, [r3, #0]
 80062d0:	f3bf 8f4f 	dsb	sy
 80062d4:	f3bf 8f6f 	isb	sy
 80062d8:	e00a      	b.n	80062f0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80062da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d007      	beq.n	80062f0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80062e0:	4b39      	ldr	r3, [pc, #228]	; (80063c8 <xQueueGenericSend+0x1f8>)
 80062e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062e6:	601a      	str	r2, [r3, #0]
 80062e8:	f3bf 8f4f 	dsb	sy
 80062ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80062f0:	f002 fc58 	bl	8008ba4 <vPortExitCritical>
				return pdPASS;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e063      	b.n	80063c0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d103      	bne.n	8006306 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80062fe:	f002 fc51 	bl	8008ba4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006302:	2300      	movs	r3, #0
 8006304:	e05c      	b.n	80063c0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006308:	2b00      	cmp	r3, #0
 800630a:	d106      	bne.n	800631a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800630c:	f107 0314 	add.w	r3, r7, #20
 8006310:	4618      	mov	r0, r3
 8006312:	f001 fb1f 	bl	8007954 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006316:	2301      	movs	r3, #1
 8006318:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800631a:	f002 fc43 	bl	8008ba4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800631e:	f001 f88b 	bl	8007438 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006322:	f002 fc0f 	bl	8008b44 <vPortEnterCritical>
 8006326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006328:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800632c:	b25b      	sxtb	r3, r3
 800632e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006332:	d103      	bne.n	800633c <xQueueGenericSend+0x16c>
 8006334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006336:	2200      	movs	r2, #0
 8006338:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800633c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800633e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006342:	b25b      	sxtb	r3, r3
 8006344:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006348:	d103      	bne.n	8006352 <xQueueGenericSend+0x182>
 800634a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800634c:	2200      	movs	r2, #0
 800634e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006352:	f002 fc27 	bl	8008ba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006356:	1d3a      	adds	r2, r7, #4
 8006358:	f107 0314 	add.w	r3, r7, #20
 800635c:	4611      	mov	r1, r2
 800635e:	4618      	mov	r0, r3
 8006360:	f001 fb0e 	bl	8007980 <xTaskCheckForTimeOut>
 8006364:	4603      	mov	r3, r0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d124      	bne.n	80063b4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800636a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800636c:	f000 fcf5 	bl	8006d5a <prvIsQueueFull>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d018      	beq.n	80063a8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006378:	3310      	adds	r3, #16
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	4611      	mov	r1, r2
 800637e:	4618      	mov	r0, r3
 8006380:	f001 fa34 	bl	80077ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006384:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006386:	f000 fc80 	bl	8006c8a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800638a:	f001 f863 	bl	8007454 <xTaskResumeAll>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	f47f af7c 	bne.w	800628e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006396:	4b0c      	ldr	r3, [pc, #48]	; (80063c8 <xQueueGenericSend+0x1f8>)
 8006398:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800639c:	601a      	str	r2, [r3, #0]
 800639e:	f3bf 8f4f 	dsb	sy
 80063a2:	f3bf 8f6f 	isb	sy
 80063a6:	e772      	b.n	800628e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80063a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80063aa:	f000 fc6e 	bl	8006c8a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80063ae:	f001 f851 	bl	8007454 <xTaskResumeAll>
 80063b2:	e76c      	b.n	800628e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80063b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80063b6:	f000 fc68 	bl	8006c8a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80063ba:	f001 f84b 	bl	8007454 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80063be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	3738      	adds	r7, #56	; 0x38
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	e000ed04 	.word	0xe000ed04

080063cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b090      	sub	sp, #64	; 0x40
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	60f8      	str	r0, [r7, #12]
 80063d4:	60b9      	str	r1, [r7, #8]
 80063d6:	607a      	str	r2, [r7, #4]
 80063d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80063de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d10a      	bne.n	80063fa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80063e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063e8:	f383 8811 	msr	BASEPRI, r3
 80063ec:	f3bf 8f6f 	isb	sy
 80063f0:	f3bf 8f4f 	dsb	sy
 80063f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80063f6:	bf00      	nop
 80063f8:	e7fe      	b.n	80063f8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d103      	bne.n	8006408 <xQueueGenericSendFromISR+0x3c>
 8006400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006404:	2b00      	cmp	r3, #0
 8006406:	d101      	bne.n	800640c <xQueueGenericSendFromISR+0x40>
 8006408:	2301      	movs	r3, #1
 800640a:	e000      	b.n	800640e <xQueueGenericSendFromISR+0x42>
 800640c:	2300      	movs	r3, #0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d10a      	bne.n	8006428 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006416:	f383 8811 	msr	BASEPRI, r3
 800641a:	f3bf 8f6f 	isb	sy
 800641e:	f3bf 8f4f 	dsb	sy
 8006422:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006424:	bf00      	nop
 8006426:	e7fe      	b.n	8006426 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	2b02      	cmp	r3, #2
 800642c:	d103      	bne.n	8006436 <xQueueGenericSendFromISR+0x6a>
 800642e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006432:	2b01      	cmp	r3, #1
 8006434:	d101      	bne.n	800643a <xQueueGenericSendFromISR+0x6e>
 8006436:	2301      	movs	r3, #1
 8006438:	e000      	b.n	800643c <xQueueGenericSendFromISR+0x70>
 800643a:	2300      	movs	r3, #0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d10a      	bne.n	8006456 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006444:	f383 8811 	msr	BASEPRI, r3
 8006448:	f3bf 8f6f 	isb	sy
 800644c:	f3bf 8f4f 	dsb	sy
 8006450:	623b      	str	r3, [r7, #32]
}
 8006452:	bf00      	nop
 8006454:	e7fe      	b.n	8006454 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006456:	f002 fc57 	bl	8008d08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800645a:	f3ef 8211 	mrs	r2, BASEPRI
 800645e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006462:	f383 8811 	msr	BASEPRI, r3
 8006466:	f3bf 8f6f 	isb	sy
 800646a:	f3bf 8f4f 	dsb	sy
 800646e:	61fa      	str	r2, [r7, #28]
 8006470:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006472:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006474:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006478:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800647a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800647c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800647e:	429a      	cmp	r2, r3
 8006480:	d302      	bcc.n	8006488 <xQueueGenericSendFromISR+0xbc>
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	2b02      	cmp	r3, #2
 8006486:	d12f      	bne.n	80064e8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800648a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800648e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006496:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006498:	683a      	ldr	r2, [r7, #0]
 800649a:	68b9      	ldr	r1, [r7, #8]
 800649c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800649e:	f000 fb64 	bl	8006b6a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80064a2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80064a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064aa:	d112      	bne.n	80064d2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d016      	beq.n	80064e2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064b6:	3324      	adds	r3, #36	; 0x24
 80064b8:	4618      	mov	r0, r3
 80064ba:	f001 f9e7 	bl	800788c <xTaskRemoveFromEventList>
 80064be:	4603      	mov	r3, r0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d00e      	beq.n	80064e2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00b      	beq.n	80064e2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2201      	movs	r2, #1
 80064ce:	601a      	str	r2, [r3, #0]
 80064d0:	e007      	b.n	80064e2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80064d2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80064d6:	3301      	adds	r3, #1
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	b25a      	sxtb	r2, r3
 80064dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80064e2:	2301      	movs	r3, #1
 80064e4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80064e6:	e001      	b.n	80064ec <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80064e8:	2300      	movs	r3, #0
 80064ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064ee:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80064f6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80064f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3740      	adds	r7, #64	; 0x40
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}

08006502 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006502:	b580      	push	{r7, lr}
 8006504:	b08e      	sub	sp, #56	; 0x38
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
 800650a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006512:	2b00      	cmp	r3, #0
 8006514:	d10a      	bne.n	800652c <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800651a:	f383 8811 	msr	BASEPRI, r3
 800651e:	f3bf 8f6f 	isb	sy
 8006522:	f3bf 8f4f 	dsb	sy
 8006526:	623b      	str	r3, [r7, #32]
}
 8006528:	bf00      	nop
 800652a:	e7fe      	b.n	800652a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800652c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800652e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006530:	2b00      	cmp	r3, #0
 8006532:	d00a      	beq.n	800654a <xQueueGiveFromISR+0x48>
	__asm volatile
 8006534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006538:	f383 8811 	msr	BASEPRI, r3
 800653c:	f3bf 8f6f 	isb	sy
 8006540:	f3bf 8f4f 	dsb	sy
 8006544:	61fb      	str	r3, [r7, #28]
}
 8006546:	bf00      	nop
 8006548:	e7fe      	b.n	8006548 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800654a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d103      	bne.n	800655a <xQueueGiveFromISR+0x58>
 8006552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d101      	bne.n	800655e <xQueueGiveFromISR+0x5c>
 800655a:	2301      	movs	r3, #1
 800655c:	e000      	b.n	8006560 <xQueueGiveFromISR+0x5e>
 800655e:	2300      	movs	r3, #0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d10a      	bne.n	800657a <xQueueGiveFromISR+0x78>
	__asm volatile
 8006564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006568:	f383 8811 	msr	BASEPRI, r3
 800656c:	f3bf 8f6f 	isb	sy
 8006570:	f3bf 8f4f 	dsb	sy
 8006574:	61bb      	str	r3, [r7, #24]
}
 8006576:	bf00      	nop
 8006578:	e7fe      	b.n	8006578 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800657a:	f002 fbc5 	bl	8008d08 <vPortValidateInterruptPriority>
	__asm volatile
 800657e:	f3ef 8211 	mrs	r2, BASEPRI
 8006582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006586:	f383 8811 	msr	BASEPRI, r3
 800658a:	f3bf 8f6f 	isb	sy
 800658e:	f3bf 8f4f 	dsb	sy
 8006592:	617a      	str	r2, [r7, #20]
 8006594:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006596:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006598:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800659a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800659c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800659e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80065a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d22b      	bcs.n	8006602 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80065aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80065b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065b6:	1c5a      	adds	r2, r3, #1
 80065b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ba:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80065bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80065c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065c4:	d112      	bne.n	80065ec <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d016      	beq.n	80065fc <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065d0:	3324      	adds	r3, #36	; 0x24
 80065d2:	4618      	mov	r0, r3
 80065d4:	f001 f95a 	bl	800788c <xTaskRemoveFromEventList>
 80065d8:	4603      	mov	r3, r0
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d00e      	beq.n	80065fc <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d00b      	beq.n	80065fc <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	2201      	movs	r2, #1
 80065e8:	601a      	str	r2, [r3, #0]
 80065ea:	e007      	b.n	80065fc <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80065ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80065f0:	3301      	adds	r3, #1
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	b25a      	sxtb	r2, r3
 80065f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80065fc:	2301      	movs	r3, #1
 80065fe:	637b      	str	r3, [r7, #52]	; 0x34
 8006600:	e001      	b.n	8006606 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006602:	2300      	movs	r3, #0
 8006604:	637b      	str	r3, [r7, #52]	; 0x34
 8006606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006608:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f383 8811 	msr	BASEPRI, r3
}
 8006610:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006612:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006614:	4618      	mov	r0, r3
 8006616:	3738      	adds	r7, #56	; 0x38
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}

0800661c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b08c      	sub	sp, #48	; 0x30
 8006620:	af00      	add	r7, sp, #0
 8006622:	60f8      	str	r0, [r7, #12]
 8006624:	60b9      	str	r1, [r7, #8]
 8006626:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006628:	2300      	movs	r3, #0
 800662a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006632:	2b00      	cmp	r3, #0
 8006634:	d10a      	bne.n	800664c <xQueueReceive+0x30>
	__asm volatile
 8006636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800663a:	f383 8811 	msr	BASEPRI, r3
 800663e:	f3bf 8f6f 	isb	sy
 8006642:	f3bf 8f4f 	dsb	sy
 8006646:	623b      	str	r3, [r7, #32]
}
 8006648:	bf00      	nop
 800664a:	e7fe      	b.n	800664a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d103      	bne.n	800665a <xQueueReceive+0x3e>
 8006652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006656:	2b00      	cmp	r3, #0
 8006658:	d101      	bne.n	800665e <xQueueReceive+0x42>
 800665a:	2301      	movs	r3, #1
 800665c:	e000      	b.n	8006660 <xQueueReceive+0x44>
 800665e:	2300      	movs	r3, #0
 8006660:	2b00      	cmp	r3, #0
 8006662:	d10a      	bne.n	800667a <xQueueReceive+0x5e>
	__asm volatile
 8006664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006668:	f383 8811 	msr	BASEPRI, r3
 800666c:	f3bf 8f6f 	isb	sy
 8006670:	f3bf 8f4f 	dsb	sy
 8006674:	61fb      	str	r3, [r7, #28]
}
 8006676:	bf00      	nop
 8006678:	e7fe      	b.n	8006678 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800667a:	f001 fac9 	bl	8007c10 <xTaskGetSchedulerState>
 800667e:	4603      	mov	r3, r0
 8006680:	2b00      	cmp	r3, #0
 8006682:	d102      	bne.n	800668a <xQueueReceive+0x6e>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d101      	bne.n	800668e <xQueueReceive+0x72>
 800668a:	2301      	movs	r3, #1
 800668c:	e000      	b.n	8006690 <xQueueReceive+0x74>
 800668e:	2300      	movs	r3, #0
 8006690:	2b00      	cmp	r3, #0
 8006692:	d10a      	bne.n	80066aa <xQueueReceive+0x8e>
	__asm volatile
 8006694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006698:	f383 8811 	msr	BASEPRI, r3
 800669c:	f3bf 8f6f 	isb	sy
 80066a0:	f3bf 8f4f 	dsb	sy
 80066a4:	61bb      	str	r3, [r7, #24]
}
 80066a6:	bf00      	nop
 80066a8:	e7fe      	b.n	80066a8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80066aa:	f002 fa4b 	bl	8008b44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80066ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80066b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d01f      	beq.n	80066fa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80066ba:	68b9      	ldr	r1, [r7, #8]
 80066bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80066be:	f000 fabe 	bl	8006c3e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80066c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c4:	1e5a      	subs	r2, r3, #1
 80066c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066c8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066cc:	691b      	ldr	r3, [r3, #16]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00f      	beq.n	80066f2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066d4:	3310      	adds	r3, #16
 80066d6:	4618      	mov	r0, r3
 80066d8:	f001 f8d8 	bl	800788c <xTaskRemoveFromEventList>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d007      	beq.n	80066f2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80066e2:	4b3d      	ldr	r3, [pc, #244]	; (80067d8 <xQueueReceive+0x1bc>)
 80066e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066e8:	601a      	str	r2, [r3, #0]
 80066ea:	f3bf 8f4f 	dsb	sy
 80066ee:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80066f2:	f002 fa57 	bl	8008ba4 <vPortExitCritical>
				return pdPASS;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e069      	b.n	80067ce <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d103      	bne.n	8006708 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006700:	f002 fa50 	bl	8008ba4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006704:	2300      	movs	r3, #0
 8006706:	e062      	b.n	80067ce <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800670a:	2b00      	cmp	r3, #0
 800670c:	d106      	bne.n	800671c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800670e:	f107 0310 	add.w	r3, r7, #16
 8006712:	4618      	mov	r0, r3
 8006714:	f001 f91e 	bl	8007954 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006718:	2301      	movs	r3, #1
 800671a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800671c:	f002 fa42 	bl	8008ba4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006720:	f000 fe8a 	bl	8007438 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006724:	f002 fa0e 	bl	8008b44 <vPortEnterCritical>
 8006728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800672a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800672e:	b25b      	sxtb	r3, r3
 8006730:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006734:	d103      	bne.n	800673e <xQueueReceive+0x122>
 8006736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006738:	2200      	movs	r2, #0
 800673a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800673e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006740:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006744:	b25b      	sxtb	r3, r3
 8006746:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800674a:	d103      	bne.n	8006754 <xQueueReceive+0x138>
 800674c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800674e:	2200      	movs	r2, #0
 8006750:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006754:	f002 fa26 	bl	8008ba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006758:	1d3a      	adds	r2, r7, #4
 800675a:	f107 0310 	add.w	r3, r7, #16
 800675e:	4611      	mov	r1, r2
 8006760:	4618      	mov	r0, r3
 8006762:	f001 f90d 	bl	8007980 <xTaskCheckForTimeOut>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d123      	bne.n	80067b4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800676c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800676e:	f000 fade 	bl	8006d2e <prvIsQueueEmpty>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d017      	beq.n	80067a8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800677a:	3324      	adds	r3, #36	; 0x24
 800677c:	687a      	ldr	r2, [r7, #4]
 800677e:	4611      	mov	r1, r2
 8006780:	4618      	mov	r0, r3
 8006782:	f001 f833 	bl	80077ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006786:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006788:	f000 fa7f 	bl	8006c8a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800678c:	f000 fe62 	bl	8007454 <xTaskResumeAll>
 8006790:	4603      	mov	r3, r0
 8006792:	2b00      	cmp	r3, #0
 8006794:	d189      	bne.n	80066aa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006796:	4b10      	ldr	r3, [pc, #64]	; (80067d8 <xQueueReceive+0x1bc>)
 8006798:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800679c:	601a      	str	r2, [r3, #0]
 800679e:	f3bf 8f4f 	dsb	sy
 80067a2:	f3bf 8f6f 	isb	sy
 80067a6:	e780      	b.n	80066aa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80067a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067aa:	f000 fa6e 	bl	8006c8a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80067ae:	f000 fe51 	bl	8007454 <xTaskResumeAll>
 80067b2:	e77a      	b.n	80066aa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80067b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067b6:	f000 fa68 	bl	8006c8a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80067ba:	f000 fe4b 	bl	8007454 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067c0:	f000 fab5 	bl	8006d2e <prvIsQueueEmpty>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	f43f af6f 	beq.w	80066aa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80067cc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3730      	adds	r7, #48	; 0x30
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}
 80067d6:	bf00      	nop
 80067d8:	e000ed04 	.word	0xe000ed04

080067dc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b08e      	sub	sp, #56	; 0x38
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80067e6:	2300      	movs	r3, #0
 80067e8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80067ee:	2300      	movs	r3, #0
 80067f0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80067f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d10a      	bne.n	800680e <xQueueSemaphoreTake+0x32>
	__asm volatile
 80067f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067fc:	f383 8811 	msr	BASEPRI, r3
 8006800:	f3bf 8f6f 	isb	sy
 8006804:	f3bf 8f4f 	dsb	sy
 8006808:	623b      	str	r3, [r7, #32]
}
 800680a:	bf00      	nop
 800680c:	e7fe      	b.n	800680c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800680e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006812:	2b00      	cmp	r3, #0
 8006814:	d00a      	beq.n	800682c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8006816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800681a:	f383 8811 	msr	BASEPRI, r3
 800681e:	f3bf 8f6f 	isb	sy
 8006822:	f3bf 8f4f 	dsb	sy
 8006826:	61fb      	str	r3, [r7, #28]
}
 8006828:	bf00      	nop
 800682a:	e7fe      	b.n	800682a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800682c:	f001 f9f0 	bl	8007c10 <xTaskGetSchedulerState>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d102      	bne.n	800683c <xQueueSemaphoreTake+0x60>
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d101      	bne.n	8006840 <xQueueSemaphoreTake+0x64>
 800683c:	2301      	movs	r3, #1
 800683e:	e000      	b.n	8006842 <xQueueSemaphoreTake+0x66>
 8006840:	2300      	movs	r3, #0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10a      	bne.n	800685c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800684a:	f383 8811 	msr	BASEPRI, r3
 800684e:	f3bf 8f6f 	isb	sy
 8006852:	f3bf 8f4f 	dsb	sy
 8006856:	61bb      	str	r3, [r7, #24]
}
 8006858:	bf00      	nop
 800685a:	e7fe      	b.n	800685a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800685c:	f002 f972 	bl	8008b44 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006864:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006868:	2b00      	cmp	r3, #0
 800686a:	d024      	beq.n	80068b6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800686c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800686e:	1e5a      	subs	r2, r3, #1
 8006870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006872:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d104      	bne.n	8006886 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800687c:	f001 fb3e 	bl	8007efc <pvTaskIncrementMutexHeldCount>
 8006880:	4602      	mov	r2, r0
 8006882:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006884:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006888:	691b      	ldr	r3, [r3, #16]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d00f      	beq.n	80068ae <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800688e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006890:	3310      	adds	r3, #16
 8006892:	4618      	mov	r0, r3
 8006894:	f000 fffa 	bl	800788c <xTaskRemoveFromEventList>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d007      	beq.n	80068ae <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800689e:	4b54      	ldr	r3, [pc, #336]	; (80069f0 <xQueueSemaphoreTake+0x214>)
 80068a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068a4:	601a      	str	r2, [r3, #0]
 80068a6:	f3bf 8f4f 	dsb	sy
 80068aa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80068ae:	f002 f979 	bl	8008ba4 <vPortExitCritical>
				return pdPASS;
 80068b2:	2301      	movs	r3, #1
 80068b4:	e097      	b.n	80069e6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d111      	bne.n	80068e0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80068bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00a      	beq.n	80068d8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80068c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c6:	f383 8811 	msr	BASEPRI, r3
 80068ca:	f3bf 8f6f 	isb	sy
 80068ce:	f3bf 8f4f 	dsb	sy
 80068d2:	617b      	str	r3, [r7, #20]
}
 80068d4:	bf00      	nop
 80068d6:	e7fe      	b.n	80068d6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80068d8:	f002 f964 	bl	8008ba4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80068dc:	2300      	movs	r3, #0
 80068de:	e082      	b.n	80069e6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80068e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d106      	bne.n	80068f4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80068e6:	f107 030c 	add.w	r3, r7, #12
 80068ea:	4618      	mov	r0, r3
 80068ec:	f001 f832 	bl	8007954 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80068f0:	2301      	movs	r3, #1
 80068f2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80068f4:	f002 f956 	bl	8008ba4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80068f8:	f000 fd9e 	bl	8007438 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80068fc:	f002 f922 	bl	8008b44 <vPortEnterCritical>
 8006900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006902:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006906:	b25b      	sxtb	r3, r3
 8006908:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800690c:	d103      	bne.n	8006916 <xQueueSemaphoreTake+0x13a>
 800690e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006910:	2200      	movs	r2, #0
 8006912:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006918:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800691c:	b25b      	sxtb	r3, r3
 800691e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006922:	d103      	bne.n	800692c <xQueueSemaphoreTake+0x150>
 8006924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006926:	2200      	movs	r2, #0
 8006928:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800692c:	f002 f93a 	bl	8008ba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006930:	463a      	mov	r2, r7
 8006932:	f107 030c 	add.w	r3, r7, #12
 8006936:	4611      	mov	r1, r2
 8006938:	4618      	mov	r0, r3
 800693a:	f001 f821 	bl	8007980 <xTaskCheckForTimeOut>
 800693e:	4603      	mov	r3, r0
 8006940:	2b00      	cmp	r3, #0
 8006942:	d132      	bne.n	80069aa <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006944:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006946:	f000 f9f2 	bl	8006d2e <prvIsQueueEmpty>
 800694a:	4603      	mov	r3, r0
 800694c:	2b00      	cmp	r3, #0
 800694e:	d026      	beq.n	800699e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d109      	bne.n	800696c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006958:	f002 f8f4 	bl	8008b44 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800695c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	4618      	mov	r0, r3
 8006962:	f001 f973 	bl	8007c4c <xTaskPriorityInherit>
 8006966:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006968:	f002 f91c 	bl	8008ba4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800696c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800696e:	3324      	adds	r3, #36	; 0x24
 8006970:	683a      	ldr	r2, [r7, #0]
 8006972:	4611      	mov	r1, r2
 8006974:	4618      	mov	r0, r3
 8006976:	f000 ff39 	bl	80077ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800697a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800697c:	f000 f985 	bl	8006c8a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006980:	f000 fd68 	bl	8007454 <xTaskResumeAll>
 8006984:	4603      	mov	r3, r0
 8006986:	2b00      	cmp	r3, #0
 8006988:	f47f af68 	bne.w	800685c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800698c:	4b18      	ldr	r3, [pc, #96]	; (80069f0 <xQueueSemaphoreTake+0x214>)
 800698e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006992:	601a      	str	r2, [r3, #0]
 8006994:	f3bf 8f4f 	dsb	sy
 8006998:	f3bf 8f6f 	isb	sy
 800699c:	e75e      	b.n	800685c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800699e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80069a0:	f000 f973 	bl	8006c8a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80069a4:	f000 fd56 	bl	8007454 <xTaskResumeAll>
 80069a8:	e758      	b.n	800685c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80069aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80069ac:	f000 f96d 	bl	8006c8a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069b0:	f000 fd50 	bl	8007454 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80069b6:	f000 f9ba 	bl	8006d2e <prvIsQueueEmpty>
 80069ba:	4603      	mov	r3, r0
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f43f af4d 	beq.w	800685c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80069c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d00d      	beq.n	80069e4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80069c8:	f002 f8bc 	bl	8008b44 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80069cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80069ce:	f000 f8b4 	bl	8006b3a <prvGetDisinheritPriorityAfterTimeout>
 80069d2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80069d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80069da:	4618      	mov	r0, r3
 80069dc:	f001 fa0c 	bl	8007df8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80069e0:	f002 f8e0 	bl	8008ba4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80069e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3738      	adds	r7, #56	; 0x38
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	e000ed04 	.word	0xe000ed04

080069f4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b08e      	sub	sp, #56	; 0x38
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	60b9      	str	r1, [r7, #8]
 80069fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d10a      	bne.n	8006a20 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8006a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a0e:	f383 8811 	msr	BASEPRI, r3
 8006a12:	f3bf 8f6f 	isb	sy
 8006a16:	f3bf 8f4f 	dsb	sy
 8006a1a:	623b      	str	r3, [r7, #32]
}
 8006a1c:	bf00      	nop
 8006a1e:	e7fe      	b.n	8006a1e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d103      	bne.n	8006a2e <xQueueReceiveFromISR+0x3a>
 8006a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d101      	bne.n	8006a32 <xQueueReceiveFromISR+0x3e>
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e000      	b.n	8006a34 <xQueueReceiveFromISR+0x40>
 8006a32:	2300      	movs	r3, #0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d10a      	bne.n	8006a4e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a3c:	f383 8811 	msr	BASEPRI, r3
 8006a40:	f3bf 8f6f 	isb	sy
 8006a44:	f3bf 8f4f 	dsb	sy
 8006a48:	61fb      	str	r3, [r7, #28]
}
 8006a4a:	bf00      	nop
 8006a4c:	e7fe      	b.n	8006a4c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a4e:	f002 f95b 	bl	8008d08 <vPortValidateInterruptPriority>
	__asm volatile
 8006a52:	f3ef 8211 	mrs	r2, BASEPRI
 8006a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a5a:	f383 8811 	msr	BASEPRI, r3
 8006a5e:	f3bf 8f6f 	isb	sy
 8006a62:	f3bf 8f4f 	dsb	sy
 8006a66:	61ba      	str	r2, [r7, #24]
 8006a68:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006a6a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a72:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d02f      	beq.n	8006ada <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006a84:	68b9      	ldr	r1, [r7, #8]
 8006a86:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a88:	f000 f8d9 	bl	8006c3e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a8e:	1e5a      	subs	r2, r3, #1
 8006a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a92:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006a94:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006a98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a9c:	d112      	bne.n	8006ac4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa0:	691b      	ldr	r3, [r3, #16]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d016      	beq.n	8006ad4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa8:	3310      	adds	r3, #16
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f000 feee 	bl	800788c <xTaskRemoveFromEventList>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d00e      	beq.n	8006ad4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d00b      	beq.n	8006ad4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	601a      	str	r2, [r3, #0]
 8006ac2:	e007      	b.n	8006ad4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006ac4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ac8:	3301      	adds	r3, #1
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	b25a      	sxtb	r2, r3
 8006ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	637b      	str	r3, [r7, #52]	; 0x34
 8006ad8:	e001      	b.n	8006ade <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006ada:	2300      	movs	r3, #0
 8006adc:	637b      	str	r3, [r7, #52]	; 0x34
 8006ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ae0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	f383 8811 	msr	BASEPRI, r3
}
 8006ae8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3738      	adds	r7, #56	; 0x38
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}

08006af4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b084      	sub	sp, #16
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d10a      	bne.n	8006b1c <vQueueDelete+0x28>
	__asm volatile
 8006b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b0a:	f383 8811 	msr	BASEPRI, r3
 8006b0e:	f3bf 8f6f 	isb	sy
 8006b12:	f3bf 8f4f 	dsb	sy
 8006b16:	60bb      	str	r3, [r7, #8]
}
 8006b18:	bf00      	nop
 8006b1a:	e7fe      	b.n	8006b1a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006b1c:	68f8      	ldr	r0, [r7, #12]
 8006b1e:	f000 f95f 	bl	8006de0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d102      	bne.n	8006b32 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8006b2c:	68f8      	ldr	r0, [r7, #12]
 8006b2e:	f002 f9f7 	bl	8008f20 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006b32:	bf00      	nop
 8006b34:	3710      	adds	r7, #16
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}

08006b3a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006b3a:	b480      	push	{r7}
 8006b3c:	b085      	sub	sp, #20
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d006      	beq.n	8006b58 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006b54:	60fb      	str	r3, [r7, #12]
 8006b56:	e001      	b.n	8006b5c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
	}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3714      	adds	r7, #20
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr

08006b6a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006b6a:	b580      	push	{r7, lr}
 8006b6c:	b086      	sub	sp, #24
 8006b6e:	af00      	add	r7, sp, #0
 8006b70:	60f8      	str	r0, [r7, #12]
 8006b72:	60b9      	str	r1, [r7, #8]
 8006b74:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006b76:	2300      	movs	r3, #0
 8006b78:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b7e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d10d      	bne.n	8006ba4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d14d      	bne.n	8006c2c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	4618      	mov	r0, r3
 8006b96:	f001 f8c1 	bl	8007d1c <xTaskPriorityDisinherit>
 8006b9a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	609a      	str	r2, [r3, #8]
 8006ba2:	e043      	b.n	8006c2c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d119      	bne.n	8006bde <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6858      	ldr	r0, [r3, #4]
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	68b9      	ldr	r1, [r7, #8]
 8006bb6:	f002 fc04 	bl	80093c2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	685a      	ldr	r2, [r3, #4]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc2:	441a      	add	r2, r3
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	685a      	ldr	r2, [r3, #4]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d32b      	bcc.n	8006c2c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	605a      	str	r2, [r3, #4]
 8006bdc:	e026      	b.n	8006c2c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	68d8      	ldr	r0, [r3, #12]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be6:	461a      	mov	r2, r3
 8006be8:	68b9      	ldr	r1, [r7, #8]
 8006bea:	f002 fbea 	bl	80093c2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	68da      	ldr	r2, [r3, #12]
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf6:	425b      	negs	r3, r3
 8006bf8:	441a      	add	r2, r3
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	68da      	ldr	r2, [r3, #12]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d207      	bcs.n	8006c1a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	689a      	ldr	r2, [r3, #8]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c12:	425b      	negs	r3, r3
 8006c14:	441a      	add	r2, r3
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2b02      	cmp	r3, #2
 8006c1e:	d105      	bne.n	8006c2c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d002      	beq.n	8006c2c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	1c5a      	adds	r2, r3, #1
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006c34:	697b      	ldr	r3, [r7, #20]
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3718      	adds	r7, #24
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b082      	sub	sp, #8
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
 8006c46:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d018      	beq.n	8006c82 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	68da      	ldr	r2, [r3, #12]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c58:	441a      	add	r2, r3
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	68da      	ldr	r2, [r3, #12]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d303      	bcc.n	8006c72 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	68d9      	ldr	r1, [r3, #12]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	6838      	ldr	r0, [r7, #0]
 8006c7e:	f002 fba0 	bl	80093c2 <memcpy>
	}
}
 8006c82:	bf00      	nop
 8006c84:	3708      	adds	r7, #8
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}

08006c8a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006c8a:	b580      	push	{r7, lr}
 8006c8c:	b084      	sub	sp, #16
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006c92:	f001 ff57 	bl	8008b44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c9c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c9e:	e011      	b.n	8006cc4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d012      	beq.n	8006cce <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	3324      	adds	r3, #36	; 0x24
 8006cac:	4618      	mov	r0, r3
 8006cae:	f000 fded 	bl	800788c <xTaskRemoveFromEventList>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d001      	beq.n	8006cbc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006cb8:	f000 fec4 	bl	8007a44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006cbc:	7bfb      	ldrb	r3, [r7, #15]
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006cc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	dce9      	bgt.n	8006ca0 <prvUnlockQueue+0x16>
 8006ccc:	e000      	b.n	8006cd0 <prvUnlockQueue+0x46>
					break;
 8006cce:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	22ff      	movs	r2, #255	; 0xff
 8006cd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006cd8:	f001 ff64 	bl	8008ba4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006cdc:	f001 ff32 	bl	8008b44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006ce6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006ce8:	e011      	b.n	8006d0e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	691b      	ldr	r3, [r3, #16]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d012      	beq.n	8006d18 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	3310      	adds	r3, #16
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f000 fdc8 	bl	800788c <xTaskRemoveFromEventList>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d001      	beq.n	8006d06 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006d02:	f000 fe9f 	bl	8007a44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006d06:	7bbb      	ldrb	r3, [r7, #14]
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	b2db      	uxtb	r3, r3
 8006d0c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006d0e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	dce9      	bgt.n	8006cea <prvUnlockQueue+0x60>
 8006d16:	e000      	b.n	8006d1a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006d18:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	22ff      	movs	r2, #255	; 0xff
 8006d1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006d22:	f001 ff3f 	bl	8008ba4 <vPortExitCritical>
}
 8006d26:	bf00      	nop
 8006d28:	3710      	adds	r7, #16
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}

08006d2e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006d2e:	b580      	push	{r7, lr}
 8006d30:	b084      	sub	sp, #16
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006d36:	f001 ff05 	bl	8008b44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d102      	bne.n	8006d48 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006d42:	2301      	movs	r3, #1
 8006d44:	60fb      	str	r3, [r7, #12]
 8006d46:	e001      	b.n	8006d4c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d4c:	f001 ff2a 	bl	8008ba4 <vPortExitCritical>

	return xReturn;
 8006d50:	68fb      	ldr	r3, [r7, #12]
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	3710      	adds	r7, #16
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}

08006d5a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006d5a:	b580      	push	{r7, lr}
 8006d5c:	b084      	sub	sp, #16
 8006d5e:	af00      	add	r7, sp, #0
 8006d60:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006d62:	f001 feef 	bl	8008b44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d6e:	429a      	cmp	r2, r3
 8006d70:	d102      	bne.n	8006d78 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006d72:	2301      	movs	r3, #1
 8006d74:	60fb      	str	r3, [r7, #12]
 8006d76:	e001      	b.n	8006d7c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d7c:	f001 ff12 	bl	8008ba4 <vPortExitCritical>

	return xReturn;
 8006d80:	68fb      	ldr	r3, [r7, #12]
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3710      	adds	r7, #16
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}
	...

08006d8c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b085      	sub	sp, #20
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d96:	2300      	movs	r3, #0
 8006d98:	60fb      	str	r3, [r7, #12]
 8006d9a:	e014      	b.n	8006dc6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006d9c:	4a0f      	ldr	r2, [pc, #60]	; (8006ddc <vQueueAddToRegistry+0x50>)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d10b      	bne.n	8006dc0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006da8:	490c      	ldr	r1, [pc, #48]	; (8006ddc <vQueueAddToRegistry+0x50>)
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	683a      	ldr	r2, [r7, #0]
 8006dae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006db2:	4a0a      	ldr	r2, [pc, #40]	; (8006ddc <vQueueAddToRegistry+0x50>)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	00db      	lsls	r3, r3, #3
 8006db8:	4413      	add	r3, r2
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006dbe:	e006      	b.n	8006dce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	60fb      	str	r3, [r7, #12]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2b07      	cmp	r3, #7
 8006dca:	d9e7      	bls.n	8006d9c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006dcc:	bf00      	nop
 8006dce:	bf00      	nop
 8006dd0:	3714      	adds	r7, #20
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr
 8006dda:	bf00      	nop
 8006ddc:	200030c4 	.word	0x200030c4

08006de0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006de0:	b480      	push	{r7}
 8006de2:	b085      	sub	sp, #20
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006de8:	2300      	movs	r3, #0
 8006dea:	60fb      	str	r3, [r7, #12]
 8006dec:	e016      	b.n	8006e1c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006dee:	4a10      	ldr	r2, [pc, #64]	; (8006e30 <vQueueUnregisterQueue+0x50>)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	00db      	lsls	r3, r3, #3
 8006df4:	4413      	add	r3, r2
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d10b      	bne.n	8006e16 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006dfe:	4a0c      	ldr	r2, [pc, #48]	; (8006e30 <vQueueUnregisterQueue+0x50>)
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2100      	movs	r1, #0
 8006e04:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006e08:	4a09      	ldr	r2, [pc, #36]	; (8006e30 <vQueueUnregisterQueue+0x50>)
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	00db      	lsls	r3, r3, #3
 8006e0e:	4413      	add	r3, r2
 8006e10:	2200      	movs	r2, #0
 8006e12:	605a      	str	r2, [r3, #4]
				break;
 8006e14:	e006      	b.n	8006e24 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	3301      	adds	r3, #1
 8006e1a:	60fb      	str	r3, [r7, #12]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2b07      	cmp	r3, #7
 8006e20:	d9e5      	bls.n	8006dee <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006e22:	bf00      	nop
 8006e24:	bf00      	nop
 8006e26:	3714      	adds	r7, #20
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr
 8006e30:	200030c4 	.word	0x200030c4

08006e34 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b086      	sub	sp, #24
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006e44:	f001 fe7e 	bl	8008b44 <vPortEnterCritical>
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e4e:	b25b      	sxtb	r3, r3
 8006e50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e54:	d103      	bne.n	8006e5e <vQueueWaitForMessageRestricted+0x2a>
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e64:	b25b      	sxtb	r3, r3
 8006e66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e6a:	d103      	bne.n	8006e74 <vQueueWaitForMessageRestricted+0x40>
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e74:	f001 fe96 	bl	8008ba4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d106      	bne.n	8006e8e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	3324      	adds	r3, #36	; 0x24
 8006e84:	687a      	ldr	r2, [r7, #4]
 8006e86:	68b9      	ldr	r1, [r7, #8]
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f000 fcd3 	bl	8007834 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006e8e:	6978      	ldr	r0, [r7, #20]
 8006e90:	f7ff fefb 	bl	8006c8a <prvUnlockQueue>
	}
 8006e94:	bf00      	nop
 8006e96:	3718      	adds	r7, #24
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b08e      	sub	sp, #56	; 0x38
 8006ea0:	af04      	add	r7, sp, #16
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	607a      	str	r2, [r7, #4]
 8006ea8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006eaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d10a      	bne.n	8006ec6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eb4:	f383 8811 	msr	BASEPRI, r3
 8006eb8:	f3bf 8f6f 	isb	sy
 8006ebc:	f3bf 8f4f 	dsb	sy
 8006ec0:	623b      	str	r3, [r7, #32]
}
 8006ec2:	bf00      	nop
 8006ec4:	e7fe      	b.n	8006ec4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d10a      	bne.n	8006ee2 <xTaskCreateStatic+0x46>
	__asm volatile
 8006ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ed0:	f383 8811 	msr	BASEPRI, r3
 8006ed4:	f3bf 8f6f 	isb	sy
 8006ed8:	f3bf 8f4f 	dsb	sy
 8006edc:	61fb      	str	r3, [r7, #28]
}
 8006ede:	bf00      	nop
 8006ee0:	e7fe      	b.n	8006ee0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006ee2:	23bc      	movs	r3, #188	; 0xbc
 8006ee4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	2bbc      	cmp	r3, #188	; 0xbc
 8006eea:	d00a      	beq.n	8006f02 <xTaskCreateStatic+0x66>
	__asm volatile
 8006eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef0:	f383 8811 	msr	BASEPRI, r3
 8006ef4:	f3bf 8f6f 	isb	sy
 8006ef8:	f3bf 8f4f 	dsb	sy
 8006efc:	61bb      	str	r3, [r7, #24]
}
 8006efe:	bf00      	nop
 8006f00:	e7fe      	b.n	8006f00 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006f02:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d01e      	beq.n	8006f48 <xTaskCreateStatic+0xac>
 8006f0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d01b      	beq.n	8006f48 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006f10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f12:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f18:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f1c:	2202      	movs	r2, #2
 8006f1e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006f22:	2300      	movs	r3, #0
 8006f24:	9303      	str	r3, [sp, #12]
 8006f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f28:	9302      	str	r3, [sp, #8]
 8006f2a:	f107 0314 	add.w	r3, r7, #20
 8006f2e:	9301      	str	r3, [sp, #4]
 8006f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f32:	9300      	str	r3, [sp, #0]
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	68b9      	ldr	r1, [r7, #8]
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f000 f850 	bl	8006fe0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006f40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006f42:	f000 f8f3 	bl	800712c <prvAddNewTaskToReadyList>
 8006f46:	e001      	b.n	8006f4c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006f4c:	697b      	ldr	r3, [r7, #20]
	}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3728      	adds	r7, #40	; 0x28
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b08c      	sub	sp, #48	; 0x30
 8006f5a:	af04      	add	r7, sp, #16
 8006f5c:	60f8      	str	r0, [r7, #12]
 8006f5e:	60b9      	str	r1, [r7, #8]
 8006f60:	603b      	str	r3, [r7, #0]
 8006f62:	4613      	mov	r3, r2
 8006f64:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006f66:	88fb      	ldrh	r3, [r7, #6]
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f001 ff0c 	bl	8008d88 <pvPortMalloc>
 8006f70:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d00e      	beq.n	8006f96 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006f78:	20bc      	movs	r0, #188	; 0xbc
 8006f7a:	f001 ff05 	bl	8008d88 <pvPortMalloc>
 8006f7e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d003      	beq.n	8006f8e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006f86:	69fb      	ldr	r3, [r7, #28]
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	631a      	str	r2, [r3, #48]	; 0x30
 8006f8c:	e005      	b.n	8006f9a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006f8e:	6978      	ldr	r0, [r7, #20]
 8006f90:	f001 ffc6 	bl	8008f20 <vPortFree>
 8006f94:	e001      	b.n	8006f9a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006f96:	2300      	movs	r3, #0
 8006f98:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006f9a:	69fb      	ldr	r3, [r7, #28]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d017      	beq.n	8006fd0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006fa8:	88fa      	ldrh	r2, [r7, #6]
 8006faa:	2300      	movs	r3, #0
 8006fac:	9303      	str	r3, [sp, #12]
 8006fae:	69fb      	ldr	r3, [r7, #28]
 8006fb0:	9302      	str	r3, [sp, #8]
 8006fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fb4:	9301      	str	r3, [sp, #4]
 8006fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb8:	9300      	str	r3, [sp, #0]
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	68b9      	ldr	r1, [r7, #8]
 8006fbe:	68f8      	ldr	r0, [r7, #12]
 8006fc0:	f000 f80e 	bl	8006fe0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006fc4:	69f8      	ldr	r0, [r7, #28]
 8006fc6:	f000 f8b1 	bl	800712c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	61bb      	str	r3, [r7, #24]
 8006fce:	e002      	b.n	8006fd6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006fd0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006fd4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006fd6:	69bb      	ldr	r3, [r7, #24]
	}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3720      	adds	r7, #32
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}

08006fe0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b088      	sub	sp, #32
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	60f8      	str	r0, [r7, #12]
 8006fe8:	60b9      	str	r1, [r7, #8]
 8006fea:	607a      	str	r2, [r7, #4]
 8006fec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	21a5      	movs	r1, #165	; 0xa5
 8006ffa:	f002 f9f0 	bl	80093de <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007000:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007008:	3b01      	subs	r3, #1
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	4413      	add	r3, r2
 800700e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	f023 0307 	bic.w	r3, r3, #7
 8007016:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007018:	69bb      	ldr	r3, [r7, #24]
 800701a:	f003 0307 	and.w	r3, r3, #7
 800701e:	2b00      	cmp	r3, #0
 8007020:	d00a      	beq.n	8007038 <prvInitialiseNewTask+0x58>
	__asm volatile
 8007022:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007026:	f383 8811 	msr	BASEPRI, r3
 800702a:	f3bf 8f6f 	isb	sy
 800702e:	f3bf 8f4f 	dsb	sy
 8007032:	617b      	str	r3, [r7, #20]
}
 8007034:	bf00      	nop
 8007036:	e7fe      	b.n	8007036 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d01f      	beq.n	800707e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800703e:	2300      	movs	r3, #0
 8007040:	61fb      	str	r3, [r7, #28]
 8007042:	e012      	b.n	800706a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007044:	68ba      	ldr	r2, [r7, #8]
 8007046:	69fb      	ldr	r3, [r7, #28]
 8007048:	4413      	add	r3, r2
 800704a:	7819      	ldrb	r1, [r3, #0]
 800704c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800704e:	69fb      	ldr	r3, [r7, #28]
 8007050:	4413      	add	r3, r2
 8007052:	3334      	adds	r3, #52	; 0x34
 8007054:	460a      	mov	r2, r1
 8007056:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007058:	68ba      	ldr	r2, [r7, #8]
 800705a:	69fb      	ldr	r3, [r7, #28]
 800705c:	4413      	add	r3, r2
 800705e:	781b      	ldrb	r3, [r3, #0]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d006      	beq.n	8007072 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007064:	69fb      	ldr	r3, [r7, #28]
 8007066:	3301      	adds	r3, #1
 8007068:	61fb      	str	r3, [r7, #28]
 800706a:	69fb      	ldr	r3, [r7, #28]
 800706c:	2b0f      	cmp	r3, #15
 800706e:	d9e9      	bls.n	8007044 <prvInitialiseNewTask+0x64>
 8007070:	e000      	b.n	8007074 <prvInitialiseNewTask+0x94>
			{
				break;
 8007072:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007076:	2200      	movs	r2, #0
 8007078:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800707c:	e003      	b.n	8007086 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800707e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007080:	2200      	movs	r2, #0
 8007082:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007088:	2b37      	cmp	r3, #55	; 0x37
 800708a:	d901      	bls.n	8007090 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800708c:	2337      	movs	r3, #55	; 0x37
 800708e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007092:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007094:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007098:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800709a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800709c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800709e:	2200      	movs	r2, #0
 80070a0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80070a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a4:	3304      	adds	r3, #4
 80070a6:	4618      	mov	r0, r3
 80070a8:	f7fe fe56 	bl	8005d58 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80070ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ae:	3318      	adds	r3, #24
 80070b0:	4618      	mov	r0, r3
 80070b2:	f7fe fe51 	bl	8005d58 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80070b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070ba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070be:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80070c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070c4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80070c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070ca:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80070cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ce:	2200      	movs	r2, #0
 80070d0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80070d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070d6:	2200      	movs	r2, #0
 80070d8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80070dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070de:	3354      	adds	r3, #84	; 0x54
 80070e0:	2260      	movs	r2, #96	; 0x60
 80070e2:	2100      	movs	r1, #0
 80070e4:	4618      	mov	r0, r3
 80070e6:	f002 f97a 	bl	80093de <memset>
 80070ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ec:	4a0c      	ldr	r2, [pc, #48]	; (8007120 <prvInitialiseNewTask+0x140>)
 80070ee:	659a      	str	r2, [r3, #88]	; 0x58
 80070f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f2:	4a0c      	ldr	r2, [pc, #48]	; (8007124 <prvInitialiseNewTask+0x144>)
 80070f4:	65da      	str	r2, [r3, #92]	; 0x5c
 80070f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f8:	4a0b      	ldr	r2, [pc, #44]	; (8007128 <prvInitialiseNewTask+0x148>)
 80070fa:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80070fc:	683a      	ldr	r2, [r7, #0]
 80070fe:	68f9      	ldr	r1, [r7, #12]
 8007100:	69b8      	ldr	r0, [r7, #24]
 8007102:	f001 fbf5 	bl	80088f0 <pxPortInitialiseStack>
 8007106:	4602      	mov	r2, r0
 8007108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800710a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800710c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800710e:	2b00      	cmp	r3, #0
 8007110:	d002      	beq.n	8007118 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007114:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007116:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007118:	bf00      	nop
 800711a:	3720      	adds	r7, #32
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	0800a8b0 	.word	0x0800a8b0
 8007124:	0800a8d0 	.word	0x0800a8d0
 8007128:	0800a890 	.word	0x0800a890

0800712c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b082      	sub	sp, #8
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007134:	f001 fd06 	bl	8008b44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007138:	4b2d      	ldr	r3, [pc, #180]	; (80071f0 <prvAddNewTaskToReadyList+0xc4>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	3301      	adds	r3, #1
 800713e:	4a2c      	ldr	r2, [pc, #176]	; (80071f0 <prvAddNewTaskToReadyList+0xc4>)
 8007140:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007142:	4b2c      	ldr	r3, [pc, #176]	; (80071f4 <prvAddNewTaskToReadyList+0xc8>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d109      	bne.n	800715e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800714a:	4a2a      	ldr	r2, [pc, #168]	; (80071f4 <prvAddNewTaskToReadyList+0xc8>)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007150:	4b27      	ldr	r3, [pc, #156]	; (80071f0 <prvAddNewTaskToReadyList+0xc4>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	2b01      	cmp	r3, #1
 8007156:	d110      	bne.n	800717a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007158:	f000 fc98 	bl	8007a8c <prvInitialiseTaskLists>
 800715c:	e00d      	b.n	800717a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800715e:	4b26      	ldr	r3, [pc, #152]	; (80071f8 <prvAddNewTaskToReadyList+0xcc>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d109      	bne.n	800717a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007166:	4b23      	ldr	r3, [pc, #140]	; (80071f4 <prvAddNewTaskToReadyList+0xc8>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007170:	429a      	cmp	r2, r3
 8007172:	d802      	bhi.n	800717a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007174:	4a1f      	ldr	r2, [pc, #124]	; (80071f4 <prvAddNewTaskToReadyList+0xc8>)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800717a:	4b20      	ldr	r3, [pc, #128]	; (80071fc <prvAddNewTaskToReadyList+0xd0>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	3301      	adds	r3, #1
 8007180:	4a1e      	ldr	r2, [pc, #120]	; (80071fc <prvAddNewTaskToReadyList+0xd0>)
 8007182:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007184:	4b1d      	ldr	r3, [pc, #116]	; (80071fc <prvAddNewTaskToReadyList+0xd0>)
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007190:	4b1b      	ldr	r3, [pc, #108]	; (8007200 <prvAddNewTaskToReadyList+0xd4>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	429a      	cmp	r2, r3
 8007196:	d903      	bls.n	80071a0 <prvAddNewTaskToReadyList+0x74>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800719c:	4a18      	ldr	r2, [pc, #96]	; (8007200 <prvAddNewTaskToReadyList+0xd4>)
 800719e:	6013      	str	r3, [r2, #0]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071a4:	4613      	mov	r3, r2
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	4413      	add	r3, r2
 80071aa:	009b      	lsls	r3, r3, #2
 80071ac:	4a15      	ldr	r2, [pc, #84]	; (8007204 <prvAddNewTaskToReadyList+0xd8>)
 80071ae:	441a      	add	r2, r3
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	3304      	adds	r3, #4
 80071b4:	4619      	mov	r1, r3
 80071b6:	4610      	mov	r0, r2
 80071b8:	f7fe fddb 	bl	8005d72 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80071bc:	f001 fcf2 	bl	8008ba4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80071c0:	4b0d      	ldr	r3, [pc, #52]	; (80071f8 <prvAddNewTaskToReadyList+0xcc>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d00e      	beq.n	80071e6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80071c8:	4b0a      	ldr	r3, [pc, #40]	; (80071f4 <prvAddNewTaskToReadyList+0xc8>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d207      	bcs.n	80071e6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80071d6:	4b0c      	ldr	r3, [pc, #48]	; (8007208 <prvAddNewTaskToReadyList+0xdc>)
 80071d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071dc:	601a      	str	r2, [r3, #0]
 80071de:	f3bf 8f4f 	dsb	sy
 80071e2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80071e6:	bf00      	nop
 80071e8:	3708      	adds	r7, #8
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	200035d8 	.word	0x200035d8
 80071f4:	20003104 	.word	0x20003104
 80071f8:	200035e4 	.word	0x200035e4
 80071fc:	200035f4 	.word	0x200035f4
 8007200:	200035e0 	.word	0x200035e0
 8007204:	20003108 	.word	0x20003108
 8007208:	e000ed04 	.word	0xe000ed04

0800720c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007214:	f001 fc96 	bl	8008b44 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d102      	bne.n	8007224 <vTaskDelete+0x18>
 800721e:	4b2c      	ldr	r3, [pc, #176]	; (80072d0 <vTaskDelete+0xc4>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	e000      	b.n	8007226 <vTaskDelete+0x1a>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	3304      	adds	r3, #4
 800722c:	4618      	mov	r0, r3
 800722e:	f7fe fdfd 	bl	8005e2c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007236:	2b00      	cmp	r3, #0
 8007238:	d004      	beq.n	8007244 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	3318      	adds	r3, #24
 800723e:	4618      	mov	r0, r3
 8007240:	f7fe fdf4 	bl	8005e2c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8007244:	4b23      	ldr	r3, [pc, #140]	; (80072d4 <vTaskDelete+0xc8>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	3301      	adds	r3, #1
 800724a:	4a22      	ldr	r2, [pc, #136]	; (80072d4 <vTaskDelete+0xc8>)
 800724c:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800724e:	4b20      	ldr	r3, [pc, #128]	; (80072d0 <vTaskDelete+0xc4>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	68fa      	ldr	r2, [r7, #12]
 8007254:	429a      	cmp	r2, r3
 8007256:	d10b      	bne.n	8007270 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	3304      	adds	r3, #4
 800725c:	4619      	mov	r1, r3
 800725e:	481e      	ldr	r0, [pc, #120]	; (80072d8 <vTaskDelete+0xcc>)
 8007260:	f7fe fd87 	bl	8005d72 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8007264:	4b1d      	ldr	r3, [pc, #116]	; (80072dc <vTaskDelete+0xd0>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	3301      	adds	r3, #1
 800726a:	4a1c      	ldr	r2, [pc, #112]	; (80072dc <vTaskDelete+0xd0>)
 800726c:	6013      	str	r3, [r2, #0]
 800726e:	e009      	b.n	8007284 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8007270:	4b1b      	ldr	r3, [pc, #108]	; (80072e0 <vTaskDelete+0xd4>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	3b01      	subs	r3, #1
 8007276:	4a1a      	ldr	r2, [pc, #104]	; (80072e0 <vTaskDelete+0xd4>)
 8007278:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800727a:	68f8      	ldr	r0, [r7, #12]
 800727c:	f000 fc74 	bl	8007b68 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8007280:	f000 fca6 	bl	8007bd0 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8007284:	f001 fc8e 	bl	8008ba4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8007288:	4b16      	ldr	r3, [pc, #88]	; (80072e4 <vTaskDelete+0xd8>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d01b      	beq.n	80072c8 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8007290:	4b0f      	ldr	r3, [pc, #60]	; (80072d0 <vTaskDelete+0xc4>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	68fa      	ldr	r2, [r7, #12]
 8007296:	429a      	cmp	r2, r3
 8007298:	d116      	bne.n	80072c8 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800729a:	4b13      	ldr	r3, [pc, #76]	; (80072e8 <vTaskDelete+0xdc>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d00a      	beq.n	80072b8 <vTaskDelete+0xac>
	__asm volatile
 80072a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a6:	f383 8811 	msr	BASEPRI, r3
 80072aa:	f3bf 8f6f 	isb	sy
 80072ae:	f3bf 8f4f 	dsb	sy
 80072b2:	60bb      	str	r3, [r7, #8]
}
 80072b4:	bf00      	nop
 80072b6:	e7fe      	b.n	80072b6 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80072b8:	4b0c      	ldr	r3, [pc, #48]	; (80072ec <vTaskDelete+0xe0>)
 80072ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072be:	601a      	str	r2, [r3, #0]
 80072c0:	f3bf 8f4f 	dsb	sy
 80072c4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80072c8:	bf00      	nop
 80072ca:	3710      	adds	r7, #16
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}
 80072d0:	20003104 	.word	0x20003104
 80072d4:	200035f4 	.word	0x200035f4
 80072d8:	200035ac 	.word	0x200035ac
 80072dc:	200035c0 	.word	0x200035c0
 80072e0:	200035d8 	.word	0x200035d8
 80072e4:	200035e4 	.word	0x200035e4
 80072e8:	20003600 	.word	0x20003600
 80072ec:	e000ed04 	.word	0xe000ed04

080072f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80072f8:	2300      	movs	r3, #0
 80072fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d017      	beq.n	8007332 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007302:	4b13      	ldr	r3, [pc, #76]	; (8007350 <vTaskDelay+0x60>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00a      	beq.n	8007320 <vTaskDelay+0x30>
	__asm volatile
 800730a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800730e:	f383 8811 	msr	BASEPRI, r3
 8007312:	f3bf 8f6f 	isb	sy
 8007316:	f3bf 8f4f 	dsb	sy
 800731a:	60bb      	str	r3, [r7, #8]
}
 800731c:	bf00      	nop
 800731e:	e7fe      	b.n	800731e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007320:	f000 f88a 	bl	8007438 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007324:	2100      	movs	r1, #0
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 ff40 	bl	80081ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800732c:	f000 f892 	bl	8007454 <xTaskResumeAll>
 8007330:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d107      	bne.n	8007348 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007338:	4b06      	ldr	r3, [pc, #24]	; (8007354 <vTaskDelay+0x64>)
 800733a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800733e:	601a      	str	r2, [r3, #0]
 8007340:	f3bf 8f4f 	dsb	sy
 8007344:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007348:	bf00      	nop
 800734a:	3710      	adds	r7, #16
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}
 8007350:	20003600 	.word	0x20003600
 8007354:	e000ed04 	.word	0xe000ed04

08007358 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b08a      	sub	sp, #40	; 0x28
 800735c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800735e:	2300      	movs	r3, #0
 8007360:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007362:	2300      	movs	r3, #0
 8007364:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007366:	463a      	mov	r2, r7
 8007368:	1d39      	adds	r1, r7, #4
 800736a:	f107 0308 	add.w	r3, r7, #8
 800736e:	4618      	mov	r0, r3
 8007370:	f7fe fc9e 	bl	8005cb0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007374:	6839      	ldr	r1, [r7, #0]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	68ba      	ldr	r2, [r7, #8]
 800737a:	9202      	str	r2, [sp, #8]
 800737c:	9301      	str	r3, [sp, #4]
 800737e:	2300      	movs	r3, #0
 8007380:	9300      	str	r3, [sp, #0]
 8007382:	2300      	movs	r3, #0
 8007384:	460a      	mov	r2, r1
 8007386:	4924      	ldr	r1, [pc, #144]	; (8007418 <vTaskStartScheduler+0xc0>)
 8007388:	4824      	ldr	r0, [pc, #144]	; (800741c <vTaskStartScheduler+0xc4>)
 800738a:	f7ff fd87 	bl	8006e9c <xTaskCreateStatic>
 800738e:	4603      	mov	r3, r0
 8007390:	4a23      	ldr	r2, [pc, #140]	; (8007420 <vTaskStartScheduler+0xc8>)
 8007392:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007394:	4b22      	ldr	r3, [pc, #136]	; (8007420 <vTaskStartScheduler+0xc8>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d002      	beq.n	80073a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800739c:	2301      	movs	r3, #1
 800739e:	617b      	str	r3, [r7, #20]
 80073a0:	e001      	b.n	80073a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80073a2:	2300      	movs	r3, #0
 80073a4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d102      	bne.n	80073b2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80073ac:	f000 ff52 	bl	8008254 <xTimerCreateTimerTask>
 80073b0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d11b      	bne.n	80073f0 <vTaskStartScheduler+0x98>
	__asm volatile
 80073b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073bc:	f383 8811 	msr	BASEPRI, r3
 80073c0:	f3bf 8f6f 	isb	sy
 80073c4:	f3bf 8f4f 	dsb	sy
 80073c8:	613b      	str	r3, [r7, #16]
}
 80073ca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80073cc:	4b15      	ldr	r3, [pc, #84]	; (8007424 <vTaskStartScheduler+0xcc>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	3354      	adds	r3, #84	; 0x54
 80073d2:	4a15      	ldr	r2, [pc, #84]	; (8007428 <vTaskStartScheduler+0xd0>)
 80073d4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80073d6:	4b15      	ldr	r3, [pc, #84]	; (800742c <vTaskStartScheduler+0xd4>)
 80073d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80073dc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80073de:	4b14      	ldr	r3, [pc, #80]	; (8007430 <vTaskStartScheduler+0xd8>)
 80073e0:	2201      	movs	r2, #1
 80073e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80073e4:	4b13      	ldr	r3, [pc, #76]	; (8007434 <vTaskStartScheduler+0xdc>)
 80073e6:	2200      	movs	r2, #0
 80073e8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80073ea:	f001 fb09 	bl	8008a00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80073ee:	e00e      	b.n	800740e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80073f0:	697b      	ldr	r3, [r7, #20]
 80073f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073f6:	d10a      	bne.n	800740e <vTaskStartScheduler+0xb6>
	__asm volatile
 80073f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073fc:	f383 8811 	msr	BASEPRI, r3
 8007400:	f3bf 8f6f 	isb	sy
 8007404:	f3bf 8f4f 	dsb	sy
 8007408:	60fb      	str	r3, [r7, #12]
}
 800740a:	bf00      	nop
 800740c:	e7fe      	b.n	800740c <vTaskStartScheduler+0xb4>
}
 800740e:	bf00      	nop
 8007410:	3718      	adds	r7, #24
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
 8007416:	bf00      	nop
 8007418:	0800a78c 	.word	0x0800a78c
 800741c:	08007a5d 	.word	0x08007a5d
 8007420:	200035fc 	.word	0x200035fc
 8007424:	20003104 	.word	0x20003104
 8007428:	20000018 	.word	0x20000018
 800742c:	200035f8 	.word	0x200035f8
 8007430:	200035e4 	.word	0x200035e4
 8007434:	200035dc 	.word	0x200035dc

08007438 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007438:	b480      	push	{r7}
 800743a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800743c:	4b04      	ldr	r3, [pc, #16]	; (8007450 <vTaskSuspendAll+0x18>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	3301      	adds	r3, #1
 8007442:	4a03      	ldr	r2, [pc, #12]	; (8007450 <vTaskSuspendAll+0x18>)
 8007444:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007446:	bf00      	nop
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr
 8007450:	20003600 	.word	0x20003600

08007454 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800745a:	2300      	movs	r3, #0
 800745c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800745e:	2300      	movs	r3, #0
 8007460:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007462:	4b42      	ldr	r3, [pc, #264]	; (800756c <xTaskResumeAll+0x118>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d10a      	bne.n	8007480 <xTaskResumeAll+0x2c>
	__asm volatile
 800746a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800746e:	f383 8811 	msr	BASEPRI, r3
 8007472:	f3bf 8f6f 	isb	sy
 8007476:	f3bf 8f4f 	dsb	sy
 800747a:	603b      	str	r3, [r7, #0]
}
 800747c:	bf00      	nop
 800747e:	e7fe      	b.n	800747e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007480:	f001 fb60 	bl	8008b44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007484:	4b39      	ldr	r3, [pc, #228]	; (800756c <xTaskResumeAll+0x118>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	3b01      	subs	r3, #1
 800748a:	4a38      	ldr	r2, [pc, #224]	; (800756c <xTaskResumeAll+0x118>)
 800748c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800748e:	4b37      	ldr	r3, [pc, #220]	; (800756c <xTaskResumeAll+0x118>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d162      	bne.n	800755c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007496:	4b36      	ldr	r3, [pc, #216]	; (8007570 <xTaskResumeAll+0x11c>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d05e      	beq.n	800755c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800749e:	e02f      	b.n	8007500 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074a0:	4b34      	ldr	r3, [pc, #208]	; (8007574 <xTaskResumeAll+0x120>)
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	3318      	adds	r3, #24
 80074ac:	4618      	mov	r0, r3
 80074ae:	f7fe fcbd 	bl	8005e2c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	3304      	adds	r3, #4
 80074b6:	4618      	mov	r0, r3
 80074b8:	f7fe fcb8 	bl	8005e2c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074c0:	4b2d      	ldr	r3, [pc, #180]	; (8007578 <xTaskResumeAll+0x124>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d903      	bls.n	80074d0 <xTaskResumeAll+0x7c>
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074cc:	4a2a      	ldr	r2, [pc, #168]	; (8007578 <xTaskResumeAll+0x124>)
 80074ce:	6013      	str	r3, [r2, #0]
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074d4:	4613      	mov	r3, r2
 80074d6:	009b      	lsls	r3, r3, #2
 80074d8:	4413      	add	r3, r2
 80074da:	009b      	lsls	r3, r3, #2
 80074dc:	4a27      	ldr	r2, [pc, #156]	; (800757c <xTaskResumeAll+0x128>)
 80074de:	441a      	add	r2, r3
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	3304      	adds	r3, #4
 80074e4:	4619      	mov	r1, r3
 80074e6:	4610      	mov	r0, r2
 80074e8:	f7fe fc43 	bl	8005d72 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074f0:	4b23      	ldr	r3, [pc, #140]	; (8007580 <xTaskResumeAll+0x12c>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d302      	bcc.n	8007500 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80074fa:	4b22      	ldr	r3, [pc, #136]	; (8007584 <xTaskResumeAll+0x130>)
 80074fc:	2201      	movs	r2, #1
 80074fe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007500:	4b1c      	ldr	r3, [pc, #112]	; (8007574 <xTaskResumeAll+0x120>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1cb      	bne.n	80074a0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d001      	beq.n	8007512 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800750e:	f000 fb5f 	bl	8007bd0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007512:	4b1d      	ldr	r3, [pc, #116]	; (8007588 <xTaskResumeAll+0x134>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d010      	beq.n	8007540 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800751e:	f000 f847 	bl	80075b0 <xTaskIncrementTick>
 8007522:	4603      	mov	r3, r0
 8007524:	2b00      	cmp	r3, #0
 8007526:	d002      	beq.n	800752e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007528:	4b16      	ldr	r3, [pc, #88]	; (8007584 <xTaskResumeAll+0x130>)
 800752a:	2201      	movs	r2, #1
 800752c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	3b01      	subs	r3, #1
 8007532:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d1f1      	bne.n	800751e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800753a:	4b13      	ldr	r3, [pc, #76]	; (8007588 <xTaskResumeAll+0x134>)
 800753c:	2200      	movs	r2, #0
 800753e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007540:	4b10      	ldr	r3, [pc, #64]	; (8007584 <xTaskResumeAll+0x130>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d009      	beq.n	800755c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007548:	2301      	movs	r3, #1
 800754a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800754c:	4b0f      	ldr	r3, [pc, #60]	; (800758c <xTaskResumeAll+0x138>)
 800754e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007552:	601a      	str	r2, [r3, #0]
 8007554:	f3bf 8f4f 	dsb	sy
 8007558:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800755c:	f001 fb22 	bl	8008ba4 <vPortExitCritical>

	return xAlreadyYielded;
 8007560:	68bb      	ldr	r3, [r7, #8]
}
 8007562:	4618      	mov	r0, r3
 8007564:	3710      	adds	r7, #16
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}
 800756a:	bf00      	nop
 800756c:	20003600 	.word	0x20003600
 8007570:	200035d8 	.word	0x200035d8
 8007574:	20003598 	.word	0x20003598
 8007578:	200035e0 	.word	0x200035e0
 800757c:	20003108 	.word	0x20003108
 8007580:	20003104 	.word	0x20003104
 8007584:	200035ec 	.word	0x200035ec
 8007588:	200035e8 	.word	0x200035e8
 800758c:	e000ed04 	.word	0xe000ed04

08007590 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007590:	b480      	push	{r7}
 8007592:	b083      	sub	sp, #12
 8007594:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007596:	4b05      	ldr	r3, [pc, #20]	; (80075ac <xTaskGetTickCount+0x1c>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800759c:	687b      	ldr	r3, [r7, #4]
}
 800759e:	4618      	mov	r0, r3
 80075a0:	370c      	adds	r7, #12
 80075a2:	46bd      	mov	sp, r7
 80075a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a8:	4770      	bx	lr
 80075aa:	bf00      	nop
 80075ac:	200035dc 	.word	0x200035dc

080075b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b086      	sub	sp, #24
 80075b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80075b6:	2300      	movs	r3, #0
 80075b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075ba:	4b4f      	ldr	r3, [pc, #316]	; (80076f8 <xTaskIncrementTick+0x148>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	f040 808f 	bne.w	80076e2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80075c4:	4b4d      	ldr	r3, [pc, #308]	; (80076fc <xTaskIncrementTick+0x14c>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	3301      	adds	r3, #1
 80075ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80075cc:	4a4b      	ldr	r2, [pc, #300]	; (80076fc <xTaskIncrementTick+0x14c>)
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d120      	bne.n	800761a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80075d8:	4b49      	ldr	r3, [pc, #292]	; (8007700 <xTaskIncrementTick+0x150>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d00a      	beq.n	80075f8 <xTaskIncrementTick+0x48>
	__asm volatile
 80075e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075e6:	f383 8811 	msr	BASEPRI, r3
 80075ea:	f3bf 8f6f 	isb	sy
 80075ee:	f3bf 8f4f 	dsb	sy
 80075f2:	603b      	str	r3, [r7, #0]
}
 80075f4:	bf00      	nop
 80075f6:	e7fe      	b.n	80075f6 <xTaskIncrementTick+0x46>
 80075f8:	4b41      	ldr	r3, [pc, #260]	; (8007700 <xTaskIncrementTick+0x150>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	60fb      	str	r3, [r7, #12]
 80075fe:	4b41      	ldr	r3, [pc, #260]	; (8007704 <xTaskIncrementTick+0x154>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a3f      	ldr	r2, [pc, #252]	; (8007700 <xTaskIncrementTick+0x150>)
 8007604:	6013      	str	r3, [r2, #0]
 8007606:	4a3f      	ldr	r2, [pc, #252]	; (8007704 <xTaskIncrementTick+0x154>)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6013      	str	r3, [r2, #0]
 800760c:	4b3e      	ldr	r3, [pc, #248]	; (8007708 <xTaskIncrementTick+0x158>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	3301      	adds	r3, #1
 8007612:	4a3d      	ldr	r2, [pc, #244]	; (8007708 <xTaskIncrementTick+0x158>)
 8007614:	6013      	str	r3, [r2, #0]
 8007616:	f000 fadb 	bl	8007bd0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800761a:	4b3c      	ldr	r3, [pc, #240]	; (800770c <xTaskIncrementTick+0x15c>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	693a      	ldr	r2, [r7, #16]
 8007620:	429a      	cmp	r2, r3
 8007622:	d349      	bcc.n	80076b8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007624:	4b36      	ldr	r3, [pc, #216]	; (8007700 <xTaskIncrementTick+0x150>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d104      	bne.n	8007638 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800762e:	4b37      	ldr	r3, [pc, #220]	; (800770c <xTaskIncrementTick+0x15c>)
 8007630:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007634:	601a      	str	r2, [r3, #0]
					break;
 8007636:	e03f      	b.n	80076b8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007638:	4b31      	ldr	r3, [pc, #196]	; (8007700 <xTaskIncrementTick+0x150>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68db      	ldr	r3, [r3, #12]
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007648:	693a      	ldr	r2, [r7, #16]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	429a      	cmp	r2, r3
 800764e:	d203      	bcs.n	8007658 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007650:	4a2e      	ldr	r2, [pc, #184]	; (800770c <xTaskIncrementTick+0x15c>)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007656:	e02f      	b.n	80076b8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	3304      	adds	r3, #4
 800765c:	4618      	mov	r0, r3
 800765e:	f7fe fbe5 	bl	8005e2c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007666:	2b00      	cmp	r3, #0
 8007668:	d004      	beq.n	8007674 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	3318      	adds	r3, #24
 800766e:	4618      	mov	r0, r3
 8007670:	f7fe fbdc 	bl	8005e2c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007678:	4b25      	ldr	r3, [pc, #148]	; (8007710 <xTaskIncrementTick+0x160>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	429a      	cmp	r2, r3
 800767e:	d903      	bls.n	8007688 <xTaskIncrementTick+0xd8>
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007684:	4a22      	ldr	r2, [pc, #136]	; (8007710 <xTaskIncrementTick+0x160>)
 8007686:	6013      	str	r3, [r2, #0]
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800768c:	4613      	mov	r3, r2
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	4413      	add	r3, r2
 8007692:	009b      	lsls	r3, r3, #2
 8007694:	4a1f      	ldr	r2, [pc, #124]	; (8007714 <xTaskIncrementTick+0x164>)
 8007696:	441a      	add	r2, r3
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	3304      	adds	r3, #4
 800769c:	4619      	mov	r1, r3
 800769e:	4610      	mov	r0, r2
 80076a0:	f7fe fb67 	bl	8005d72 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076a8:	4b1b      	ldr	r3, [pc, #108]	; (8007718 <xTaskIncrementTick+0x168>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d3b8      	bcc.n	8007624 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80076b2:	2301      	movs	r3, #1
 80076b4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076b6:	e7b5      	b.n	8007624 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80076b8:	4b17      	ldr	r3, [pc, #92]	; (8007718 <xTaskIncrementTick+0x168>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076be:	4915      	ldr	r1, [pc, #84]	; (8007714 <xTaskIncrementTick+0x164>)
 80076c0:	4613      	mov	r3, r2
 80076c2:	009b      	lsls	r3, r3, #2
 80076c4:	4413      	add	r3, r2
 80076c6:	009b      	lsls	r3, r3, #2
 80076c8:	440b      	add	r3, r1
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d901      	bls.n	80076d4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80076d0:	2301      	movs	r3, #1
 80076d2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80076d4:	4b11      	ldr	r3, [pc, #68]	; (800771c <xTaskIncrementTick+0x16c>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d007      	beq.n	80076ec <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80076dc:	2301      	movs	r3, #1
 80076de:	617b      	str	r3, [r7, #20]
 80076e0:	e004      	b.n	80076ec <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80076e2:	4b0f      	ldr	r3, [pc, #60]	; (8007720 <xTaskIncrementTick+0x170>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	3301      	adds	r3, #1
 80076e8:	4a0d      	ldr	r2, [pc, #52]	; (8007720 <xTaskIncrementTick+0x170>)
 80076ea:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80076ec:	697b      	ldr	r3, [r7, #20]
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3718      	adds	r7, #24
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	bf00      	nop
 80076f8:	20003600 	.word	0x20003600
 80076fc:	200035dc 	.word	0x200035dc
 8007700:	20003590 	.word	0x20003590
 8007704:	20003594 	.word	0x20003594
 8007708:	200035f0 	.word	0x200035f0
 800770c:	200035f8 	.word	0x200035f8
 8007710:	200035e0 	.word	0x200035e0
 8007714:	20003108 	.word	0x20003108
 8007718:	20003104 	.word	0x20003104
 800771c:	200035ec 	.word	0x200035ec
 8007720:	200035e8 	.word	0x200035e8

08007724 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007724:	b480      	push	{r7}
 8007726:	b085      	sub	sp, #20
 8007728:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800772a:	4b2a      	ldr	r3, [pc, #168]	; (80077d4 <vTaskSwitchContext+0xb0>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d003      	beq.n	800773a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007732:	4b29      	ldr	r3, [pc, #164]	; (80077d8 <vTaskSwitchContext+0xb4>)
 8007734:	2201      	movs	r2, #1
 8007736:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007738:	e046      	b.n	80077c8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800773a:	4b27      	ldr	r3, [pc, #156]	; (80077d8 <vTaskSwitchContext+0xb4>)
 800773c:	2200      	movs	r2, #0
 800773e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007740:	4b26      	ldr	r3, [pc, #152]	; (80077dc <vTaskSwitchContext+0xb8>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	60fb      	str	r3, [r7, #12]
 8007746:	e010      	b.n	800776a <vTaskSwitchContext+0x46>
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d10a      	bne.n	8007764 <vTaskSwitchContext+0x40>
	__asm volatile
 800774e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007752:	f383 8811 	msr	BASEPRI, r3
 8007756:	f3bf 8f6f 	isb	sy
 800775a:	f3bf 8f4f 	dsb	sy
 800775e:	607b      	str	r3, [r7, #4]
}
 8007760:	bf00      	nop
 8007762:	e7fe      	b.n	8007762 <vTaskSwitchContext+0x3e>
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	3b01      	subs	r3, #1
 8007768:	60fb      	str	r3, [r7, #12]
 800776a:	491d      	ldr	r1, [pc, #116]	; (80077e0 <vTaskSwitchContext+0xbc>)
 800776c:	68fa      	ldr	r2, [r7, #12]
 800776e:	4613      	mov	r3, r2
 8007770:	009b      	lsls	r3, r3, #2
 8007772:	4413      	add	r3, r2
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	440b      	add	r3, r1
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d0e4      	beq.n	8007748 <vTaskSwitchContext+0x24>
 800777e:	68fa      	ldr	r2, [r7, #12]
 8007780:	4613      	mov	r3, r2
 8007782:	009b      	lsls	r3, r3, #2
 8007784:	4413      	add	r3, r2
 8007786:	009b      	lsls	r3, r3, #2
 8007788:	4a15      	ldr	r2, [pc, #84]	; (80077e0 <vTaskSwitchContext+0xbc>)
 800778a:	4413      	add	r3, r2
 800778c:	60bb      	str	r3, [r7, #8]
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	685a      	ldr	r2, [r3, #4]
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	605a      	str	r2, [r3, #4]
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	685a      	ldr	r2, [r3, #4]
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	3308      	adds	r3, #8
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d104      	bne.n	80077ae <vTaskSwitchContext+0x8a>
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	685a      	ldr	r2, [r3, #4]
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	605a      	str	r2, [r3, #4]
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	4a0b      	ldr	r2, [pc, #44]	; (80077e4 <vTaskSwitchContext+0xc0>)
 80077b6:	6013      	str	r3, [r2, #0]
 80077b8:	4a08      	ldr	r2, [pc, #32]	; (80077dc <vTaskSwitchContext+0xb8>)
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80077be:	4b09      	ldr	r3, [pc, #36]	; (80077e4 <vTaskSwitchContext+0xc0>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	3354      	adds	r3, #84	; 0x54
 80077c4:	4a08      	ldr	r2, [pc, #32]	; (80077e8 <vTaskSwitchContext+0xc4>)
 80077c6:	6013      	str	r3, [r2, #0]
}
 80077c8:	bf00      	nop
 80077ca:	3714      	adds	r7, #20
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr
 80077d4:	20003600 	.word	0x20003600
 80077d8:	200035ec 	.word	0x200035ec
 80077dc:	200035e0 	.word	0x200035e0
 80077e0:	20003108 	.word	0x20003108
 80077e4:	20003104 	.word	0x20003104
 80077e8:	20000018 	.word	0x20000018

080077ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b084      	sub	sp, #16
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d10a      	bne.n	8007812 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80077fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007800:	f383 8811 	msr	BASEPRI, r3
 8007804:	f3bf 8f6f 	isb	sy
 8007808:	f3bf 8f4f 	dsb	sy
 800780c:	60fb      	str	r3, [r7, #12]
}
 800780e:	bf00      	nop
 8007810:	e7fe      	b.n	8007810 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007812:	4b07      	ldr	r3, [pc, #28]	; (8007830 <vTaskPlaceOnEventList+0x44>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	3318      	adds	r3, #24
 8007818:	4619      	mov	r1, r3
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f7fe facd 	bl	8005dba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007820:	2101      	movs	r1, #1
 8007822:	6838      	ldr	r0, [r7, #0]
 8007824:	f000 fcc2 	bl	80081ac <prvAddCurrentTaskToDelayedList>
}
 8007828:	bf00      	nop
 800782a:	3710      	adds	r7, #16
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}
 8007830:	20003104 	.word	0x20003104

08007834 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007834:	b580      	push	{r7, lr}
 8007836:	b086      	sub	sp, #24
 8007838:	af00      	add	r7, sp, #0
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d10a      	bne.n	800785c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800784a:	f383 8811 	msr	BASEPRI, r3
 800784e:	f3bf 8f6f 	isb	sy
 8007852:	f3bf 8f4f 	dsb	sy
 8007856:	617b      	str	r3, [r7, #20]
}
 8007858:	bf00      	nop
 800785a:	e7fe      	b.n	800785a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800785c:	4b0a      	ldr	r3, [pc, #40]	; (8007888 <vTaskPlaceOnEventListRestricted+0x54>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	3318      	adds	r3, #24
 8007862:	4619      	mov	r1, r3
 8007864:	68f8      	ldr	r0, [r7, #12]
 8007866:	f7fe fa84 	bl	8005d72 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d002      	beq.n	8007876 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007870:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007874:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007876:	6879      	ldr	r1, [r7, #4]
 8007878:	68b8      	ldr	r0, [r7, #8]
 800787a:	f000 fc97 	bl	80081ac <prvAddCurrentTaskToDelayedList>
	}
 800787e:	bf00      	nop
 8007880:	3718      	adds	r7, #24
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
 8007886:	bf00      	nop
 8007888:	20003104 	.word	0x20003104

0800788c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b086      	sub	sp, #24
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	68db      	ldr	r3, [r3, #12]
 800789a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d10a      	bne.n	80078b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80078a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078a6:	f383 8811 	msr	BASEPRI, r3
 80078aa:	f3bf 8f6f 	isb	sy
 80078ae:	f3bf 8f4f 	dsb	sy
 80078b2:	60fb      	str	r3, [r7, #12]
}
 80078b4:	bf00      	nop
 80078b6:	e7fe      	b.n	80078b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	3318      	adds	r3, #24
 80078bc:	4618      	mov	r0, r3
 80078be:	f7fe fab5 	bl	8005e2c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078c2:	4b1e      	ldr	r3, [pc, #120]	; (800793c <xTaskRemoveFromEventList+0xb0>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d11d      	bne.n	8007906 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	3304      	adds	r3, #4
 80078ce:	4618      	mov	r0, r3
 80078d0:	f7fe faac 	bl	8005e2c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078d8:	4b19      	ldr	r3, [pc, #100]	; (8007940 <xTaskRemoveFromEventList+0xb4>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d903      	bls.n	80078e8 <xTaskRemoveFromEventList+0x5c>
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078e4:	4a16      	ldr	r2, [pc, #88]	; (8007940 <xTaskRemoveFromEventList+0xb4>)
 80078e6:	6013      	str	r3, [r2, #0]
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078ec:	4613      	mov	r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	4413      	add	r3, r2
 80078f2:	009b      	lsls	r3, r3, #2
 80078f4:	4a13      	ldr	r2, [pc, #76]	; (8007944 <xTaskRemoveFromEventList+0xb8>)
 80078f6:	441a      	add	r2, r3
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	3304      	adds	r3, #4
 80078fc:	4619      	mov	r1, r3
 80078fe:	4610      	mov	r0, r2
 8007900:	f7fe fa37 	bl	8005d72 <vListInsertEnd>
 8007904:	e005      	b.n	8007912 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	3318      	adds	r3, #24
 800790a:	4619      	mov	r1, r3
 800790c:	480e      	ldr	r0, [pc, #56]	; (8007948 <xTaskRemoveFromEventList+0xbc>)
 800790e:	f7fe fa30 	bl	8005d72 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007916:	4b0d      	ldr	r3, [pc, #52]	; (800794c <xTaskRemoveFromEventList+0xc0>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800791c:	429a      	cmp	r2, r3
 800791e:	d905      	bls.n	800792c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007920:	2301      	movs	r3, #1
 8007922:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007924:	4b0a      	ldr	r3, [pc, #40]	; (8007950 <xTaskRemoveFromEventList+0xc4>)
 8007926:	2201      	movs	r2, #1
 8007928:	601a      	str	r2, [r3, #0]
 800792a:	e001      	b.n	8007930 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800792c:	2300      	movs	r3, #0
 800792e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007930:	697b      	ldr	r3, [r7, #20]
}
 8007932:	4618      	mov	r0, r3
 8007934:	3718      	adds	r7, #24
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}
 800793a:	bf00      	nop
 800793c:	20003600 	.word	0x20003600
 8007940:	200035e0 	.word	0x200035e0
 8007944:	20003108 	.word	0x20003108
 8007948:	20003598 	.word	0x20003598
 800794c:	20003104 	.word	0x20003104
 8007950:	200035ec 	.word	0x200035ec

08007954 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800795c:	4b06      	ldr	r3, [pc, #24]	; (8007978 <vTaskInternalSetTimeOutState+0x24>)
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007964:	4b05      	ldr	r3, [pc, #20]	; (800797c <vTaskInternalSetTimeOutState+0x28>)
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	605a      	str	r2, [r3, #4]
}
 800796c:	bf00      	nop
 800796e:	370c      	adds	r7, #12
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr
 8007978:	200035f0 	.word	0x200035f0
 800797c:	200035dc 	.word	0x200035dc

08007980 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b088      	sub	sp, #32
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d10a      	bne.n	80079a6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007994:	f383 8811 	msr	BASEPRI, r3
 8007998:	f3bf 8f6f 	isb	sy
 800799c:	f3bf 8f4f 	dsb	sy
 80079a0:	613b      	str	r3, [r7, #16]
}
 80079a2:	bf00      	nop
 80079a4:	e7fe      	b.n	80079a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d10a      	bne.n	80079c2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80079ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079b0:	f383 8811 	msr	BASEPRI, r3
 80079b4:	f3bf 8f6f 	isb	sy
 80079b8:	f3bf 8f4f 	dsb	sy
 80079bc:	60fb      	str	r3, [r7, #12]
}
 80079be:	bf00      	nop
 80079c0:	e7fe      	b.n	80079c0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80079c2:	f001 f8bf 	bl	8008b44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80079c6:	4b1d      	ldr	r3, [pc, #116]	; (8007a3c <xTaskCheckForTimeOut+0xbc>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	69ba      	ldr	r2, [r7, #24]
 80079d2:	1ad3      	subs	r3, r2, r3
 80079d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079de:	d102      	bne.n	80079e6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80079e0:	2300      	movs	r3, #0
 80079e2:	61fb      	str	r3, [r7, #28]
 80079e4:	e023      	b.n	8007a2e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	4b15      	ldr	r3, [pc, #84]	; (8007a40 <xTaskCheckForTimeOut+0xc0>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d007      	beq.n	8007a02 <xTaskCheckForTimeOut+0x82>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	69ba      	ldr	r2, [r7, #24]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d302      	bcc.n	8007a02 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80079fc:	2301      	movs	r3, #1
 80079fe:	61fb      	str	r3, [r7, #28]
 8007a00:	e015      	b.n	8007a2e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	697a      	ldr	r2, [r7, #20]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d20b      	bcs.n	8007a24 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	681a      	ldr	r2, [r3, #0]
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	1ad2      	subs	r2, r2, r3
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f7ff ff9b 	bl	8007954 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	61fb      	str	r3, [r7, #28]
 8007a22:	e004      	b.n	8007a2e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	2200      	movs	r2, #0
 8007a28:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007a2e:	f001 f8b9 	bl	8008ba4 <vPortExitCritical>

	return xReturn;
 8007a32:	69fb      	ldr	r3, [r7, #28]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3720      	adds	r7, #32
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}
 8007a3c:	200035dc 	.word	0x200035dc
 8007a40:	200035f0 	.word	0x200035f0

08007a44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007a44:	b480      	push	{r7}
 8007a46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007a48:	4b03      	ldr	r3, [pc, #12]	; (8007a58 <vTaskMissedYield+0x14>)
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	601a      	str	r2, [r3, #0]
}
 8007a4e:	bf00      	nop
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr
 8007a58:	200035ec 	.word	0x200035ec

08007a5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b082      	sub	sp, #8
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007a64:	f000 f852 	bl	8007b0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007a68:	4b06      	ldr	r3, [pc, #24]	; (8007a84 <prvIdleTask+0x28>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d9f9      	bls.n	8007a64 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007a70:	4b05      	ldr	r3, [pc, #20]	; (8007a88 <prvIdleTask+0x2c>)
 8007a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a76:	601a      	str	r2, [r3, #0]
 8007a78:	f3bf 8f4f 	dsb	sy
 8007a7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007a80:	e7f0      	b.n	8007a64 <prvIdleTask+0x8>
 8007a82:	bf00      	nop
 8007a84:	20003108 	.word	0x20003108
 8007a88:	e000ed04 	.word	0xe000ed04

08007a8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b082      	sub	sp, #8
 8007a90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a92:	2300      	movs	r3, #0
 8007a94:	607b      	str	r3, [r7, #4]
 8007a96:	e00c      	b.n	8007ab2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	4613      	mov	r3, r2
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	4413      	add	r3, r2
 8007aa0:	009b      	lsls	r3, r3, #2
 8007aa2:	4a12      	ldr	r2, [pc, #72]	; (8007aec <prvInitialiseTaskLists+0x60>)
 8007aa4:	4413      	add	r3, r2
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f7fe f936 	bl	8005d18 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	3301      	adds	r3, #1
 8007ab0:	607b      	str	r3, [r7, #4]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2b37      	cmp	r3, #55	; 0x37
 8007ab6:	d9ef      	bls.n	8007a98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007ab8:	480d      	ldr	r0, [pc, #52]	; (8007af0 <prvInitialiseTaskLists+0x64>)
 8007aba:	f7fe f92d 	bl	8005d18 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007abe:	480d      	ldr	r0, [pc, #52]	; (8007af4 <prvInitialiseTaskLists+0x68>)
 8007ac0:	f7fe f92a 	bl	8005d18 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007ac4:	480c      	ldr	r0, [pc, #48]	; (8007af8 <prvInitialiseTaskLists+0x6c>)
 8007ac6:	f7fe f927 	bl	8005d18 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007aca:	480c      	ldr	r0, [pc, #48]	; (8007afc <prvInitialiseTaskLists+0x70>)
 8007acc:	f7fe f924 	bl	8005d18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007ad0:	480b      	ldr	r0, [pc, #44]	; (8007b00 <prvInitialiseTaskLists+0x74>)
 8007ad2:	f7fe f921 	bl	8005d18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007ad6:	4b0b      	ldr	r3, [pc, #44]	; (8007b04 <prvInitialiseTaskLists+0x78>)
 8007ad8:	4a05      	ldr	r2, [pc, #20]	; (8007af0 <prvInitialiseTaskLists+0x64>)
 8007ada:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007adc:	4b0a      	ldr	r3, [pc, #40]	; (8007b08 <prvInitialiseTaskLists+0x7c>)
 8007ade:	4a05      	ldr	r2, [pc, #20]	; (8007af4 <prvInitialiseTaskLists+0x68>)
 8007ae0:	601a      	str	r2, [r3, #0]
}
 8007ae2:	bf00      	nop
 8007ae4:	3708      	adds	r7, #8
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	20003108 	.word	0x20003108
 8007af0:	20003568 	.word	0x20003568
 8007af4:	2000357c 	.word	0x2000357c
 8007af8:	20003598 	.word	0x20003598
 8007afc:	200035ac 	.word	0x200035ac
 8007b00:	200035c4 	.word	0x200035c4
 8007b04:	20003590 	.word	0x20003590
 8007b08:	20003594 	.word	0x20003594

08007b0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b082      	sub	sp, #8
 8007b10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b12:	e019      	b.n	8007b48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007b14:	f001 f816 	bl	8008b44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b18:	4b10      	ldr	r3, [pc, #64]	; (8007b5c <prvCheckTasksWaitingTermination+0x50>)
 8007b1a:	68db      	ldr	r3, [r3, #12]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	3304      	adds	r3, #4
 8007b24:	4618      	mov	r0, r3
 8007b26:	f7fe f981 	bl	8005e2c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007b2a:	4b0d      	ldr	r3, [pc, #52]	; (8007b60 <prvCheckTasksWaitingTermination+0x54>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	4a0b      	ldr	r2, [pc, #44]	; (8007b60 <prvCheckTasksWaitingTermination+0x54>)
 8007b32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007b34:	4b0b      	ldr	r3, [pc, #44]	; (8007b64 <prvCheckTasksWaitingTermination+0x58>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	4a0a      	ldr	r2, [pc, #40]	; (8007b64 <prvCheckTasksWaitingTermination+0x58>)
 8007b3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007b3e:	f001 f831 	bl	8008ba4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f000 f810 	bl	8007b68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b48:	4b06      	ldr	r3, [pc, #24]	; (8007b64 <prvCheckTasksWaitingTermination+0x58>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d1e1      	bne.n	8007b14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007b50:	bf00      	nop
 8007b52:	bf00      	nop
 8007b54:	3708      	adds	r7, #8
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	200035ac 	.word	0x200035ac
 8007b60:	200035d8 	.word	0x200035d8
 8007b64:	200035c0 	.word	0x200035c0

08007b68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	3354      	adds	r3, #84	; 0x54
 8007b74:	4618      	mov	r0, r3
 8007b76:	f001 fcf5 	bl	8009564 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d108      	bne.n	8007b96 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f001 f9c9 	bl	8008f20 <vPortFree>
				vPortFree( pxTCB );
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f001 f9c6 	bl	8008f20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b94:	e018      	b.n	8007bc8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d103      	bne.n	8007ba8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f001 f9bd 	bl	8008f20 <vPortFree>
	}
 8007ba6:	e00f      	b.n	8007bc8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007bae:	2b02      	cmp	r3, #2
 8007bb0:	d00a      	beq.n	8007bc8 <prvDeleteTCB+0x60>
	__asm volatile
 8007bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb6:	f383 8811 	msr	BASEPRI, r3
 8007bba:	f3bf 8f6f 	isb	sy
 8007bbe:	f3bf 8f4f 	dsb	sy
 8007bc2:	60fb      	str	r3, [r7, #12]
}
 8007bc4:	bf00      	nop
 8007bc6:	e7fe      	b.n	8007bc6 <prvDeleteTCB+0x5e>
	}
 8007bc8:	bf00      	nop
 8007bca:	3710      	adds	r7, #16
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bd6:	4b0c      	ldr	r3, [pc, #48]	; (8007c08 <prvResetNextTaskUnblockTime+0x38>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d104      	bne.n	8007bea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007be0:	4b0a      	ldr	r3, [pc, #40]	; (8007c0c <prvResetNextTaskUnblockTime+0x3c>)
 8007be2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007be6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007be8:	e008      	b.n	8007bfc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bea:	4b07      	ldr	r3, [pc, #28]	; (8007c08 <prvResetNextTaskUnblockTime+0x38>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	4a04      	ldr	r2, [pc, #16]	; (8007c0c <prvResetNextTaskUnblockTime+0x3c>)
 8007bfa:	6013      	str	r3, [r2, #0]
}
 8007bfc:	bf00      	nop
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr
 8007c08:	20003590 	.word	0x20003590
 8007c0c:	200035f8 	.word	0x200035f8

08007c10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007c10:	b480      	push	{r7}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007c16:	4b0b      	ldr	r3, [pc, #44]	; (8007c44 <xTaskGetSchedulerState+0x34>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d102      	bne.n	8007c24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	607b      	str	r3, [r7, #4]
 8007c22:	e008      	b.n	8007c36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c24:	4b08      	ldr	r3, [pc, #32]	; (8007c48 <xTaskGetSchedulerState+0x38>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d102      	bne.n	8007c32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007c2c:	2302      	movs	r3, #2
 8007c2e:	607b      	str	r3, [r7, #4]
 8007c30:	e001      	b.n	8007c36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007c32:	2300      	movs	r3, #0
 8007c34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007c36:	687b      	ldr	r3, [r7, #4]
	}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr
 8007c44:	200035e4 	.word	0x200035e4
 8007c48:	20003600 	.word	0x20003600

08007c4c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d051      	beq.n	8007d06 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c66:	4b2a      	ldr	r3, [pc, #168]	; (8007d10 <xTaskPriorityInherit+0xc4>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d241      	bcs.n	8007cf4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	699b      	ldr	r3, [r3, #24]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	db06      	blt.n	8007c86 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c78:	4b25      	ldr	r3, [pc, #148]	; (8007d10 <xTaskPriorityInherit+0xc4>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c7e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	6959      	ldr	r1, [r3, #20]
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c8e:	4613      	mov	r3, r2
 8007c90:	009b      	lsls	r3, r3, #2
 8007c92:	4413      	add	r3, r2
 8007c94:	009b      	lsls	r3, r3, #2
 8007c96:	4a1f      	ldr	r2, [pc, #124]	; (8007d14 <xTaskPriorityInherit+0xc8>)
 8007c98:	4413      	add	r3, r2
 8007c9a:	4299      	cmp	r1, r3
 8007c9c:	d122      	bne.n	8007ce4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	3304      	adds	r3, #4
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f7fe f8c2 	bl	8005e2c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007ca8:	4b19      	ldr	r3, [pc, #100]	; (8007d10 <xTaskPriorityInherit+0xc4>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cb6:	4b18      	ldr	r3, [pc, #96]	; (8007d18 <xTaskPriorityInherit+0xcc>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d903      	bls.n	8007cc6 <xTaskPriorityInherit+0x7a>
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc2:	4a15      	ldr	r2, [pc, #84]	; (8007d18 <xTaskPriorityInherit+0xcc>)
 8007cc4:	6013      	str	r3, [r2, #0]
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cca:	4613      	mov	r3, r2
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	4413      	add	r3, r2
 8007cd0:	009b      	lsls	r3, r3, #2
 8007cd2:	4a10      	ldr	r2, [pc, #64]	; (8007d14 <xTaskPriorityInherit+0xc8>)
 8007cd4:	441a      	add	r2, r3
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	3304      	adds	r3, #4
 8007cda:	4619      	mov	r1, r3
 8007cdc:	4610      	mov	r0, r2
 8007cde:	f7fe f848 	bl	8005d72 <vListInsertEnd>
 8007ce2:	e004      	b.n	8007cee <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007ce4:	4b0a      	ldr	r3, [pc, #40]	; (8007d10 <xTaskPriorityInherit+0xc4>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	60fb      	str	r3, [r7, #12]
 8007cf2:	e008      	b.n	8007d06 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007cf8:	4b05      	ldr	r3, [pc, #20]	; (8007d10 <xTaskPriorityInherit+0xc4>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cfe:	429a      	cmp	r2, r3
 8007d00:	d201      	bcs.n	8007d06 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007d02:	2301      	movs	r3, #1
 8007d04:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007d06:	68fb      	ldr	r3, [r7, #12]
	}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3710      	adds	r7, #16
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}
 8007d10:	20003104 	.word	0x20003104
 8007d14:	20003108 	.word	0x20003108
 8007d18:	200035e0 	.word	0x200035e0

08007d1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b086      	sub	sp, #24
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d056      	beq.n	8007de0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007d32:	4b2e      	ldr	r3, [pc, #184]	; (8007dec <xTaskPriorityDisinherit+0xd0>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	693a      	ldr	r2, [r7, #16]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d00a      	beq.n	8007d52 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d40:	f383 8811 	msr	BASEPRI, r3
 8007d44:	f3bf 8f6f 	isb	sy
 8007d48:	f3bf 8f4f 	dsb	sy
 8007d4c:	60fb      	str	r3, [r7, #12]
}
 8007d4e:	bf00      	nop
 8007d50:	e7fe      	b.n	8007d50 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d10a      	bne.n	8007d70 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d5e:	f383 8811 	msr	BASEPRI, r3
 8007d62:	f3bf 8f6f 	isb	sy
 8007d66:	f3bf 8f4f 	dsb	sy
 8007d6a:	60bb      	str	r3, [r7, #8]
}
 8007d6c:	bf00      	nop
 8007d6e:	e7fe      	b.n	8007d6e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d74:	1e5a      	subs	r2, r3, #1
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d02c      	beq.n	8007de0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d128      	bne.n	8007de0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	3304      	adds	r3, #4
 8007d92:	4618      	mov	r0, r3
 8007d94:	f7fe f84a 	bl	8005e2c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007db0:	4b0f      	ldr	r3, [pc, #60]	; (8007df0 <xTaskPriorityDisinherit+0xd4>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d903      	bls.n	8007dc0 <xTaskPriorityDisinherit+0xa4>
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dbc:	4a0c      	ldr	r2, [pc, #48]	; (8007df0 <xTaskPriorityDisinherit+0xd4>)
 8007dbe:	6013      	str	r3, [r2, #0]
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dc4:	4613      	mov	r3, r2
 8007dc6:	009b      	lsls	r3, r3, #2
 8007dc8:	4413      	add	r3, r2
 8007dca:	009b      	lsls	r3, r3, #2
 8007dcc:	4a09      	ldr	r2, [pc, #36]	; (8007df4 <xTaskPriorityDisinherit+0xd8>)
 8007dce:	441a      	add	r2, r3
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	3304      	adds	r3, #4
 8007dd4:	4619      	mov	r1, r3
 8007dd6:	4610      	mov	r0, r2
 8007dd8:	f7fd ffcb 	bl	8005d72 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007ddc:	2301      	movs	r3, #1
 8007dde:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007de0:	697b      	ldr	r3, [r7, #20]
	}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3718      	adds	r7, #24
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop
 8007dec:	20003104 	.word	0x20003104
 8007df0:	200035e0 	.word	0x200035e0
 8007df4:	20003108 	.word	0x20003108

08007df8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b088      	sub	sp, #32
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
 8007e00:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007e06:	2301      	movs	r3, #1
 8007e08:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d06a      	beq.n	8007ee6 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007e10:	69bb      	ldr	r3, [r7, #24]
 8007e12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d10a      	bne.n	8007e2e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e1c:	f383 8811 	msr	BASEPRI, r3
 8007e20:	f3bf 8f6f 	isb	sy
 8007e24:	f3bf 8f4f 	dsb	sy
 8007e28:	60fb      	str	r3, [r7, #12]
}
 8007e2a:	bf00      	nop
 8007e2c:	e7fe      	b.n	8007e2c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007e2e:	69bb      	ldr	r3, [r7, #24]
 8007e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e32:	683a      	ldr	r2, [r7, #0]
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d902      	bls.n	8007e3e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	61fb      	str	r3, [r7, #28]
 8007e3c:	e002      	b.n	8007e44 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007e3e:	69bb      	ldr	r3, [r7, #24]
 8007e40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e42:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007e44:	69bb      	ldr	r3, [r7, #24]
 8007e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e48:	69fa      	ldr	r2, [r7, #28]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d04b      	beq.n	8007ee6 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007e4e:	69bb      	ldr	r3, [r7, #24]
 8007e50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e52:	697a      	ldr	r2, [r7, #20]
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d146      	bne.n	8007ee6 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007e58:	4b25      	ldr	r3, [pc, #148]	; (8007ef0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	69ba      	ldr	r2, [r7, #24]
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d10a      	bne.n	8007e78 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e66:	f383 8811 	msr	BASEPRI, r3
 8007e6a:	f3bf 8f6f 	isb	sy
 8007e6e:	f3bf 8f4f 	dsb	sy
 8007e72:	60bb      	str	r3, [r7, #8]
}
 8007e74:	bf00      	nop
 8007e76:	e7fe      	b.n	8007e76 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007e78:	69bb      	ldr	r3, [r7, #24]
 8007e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e7c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007e7e:	69bb      	ldr	r3, [r7, #24]
 8007e80:	69fa      	ldr	r2, [r7, #28]
 8007e82:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007e84:	69bb      	ldr	r3, [r7, #24]
 8007e86:	699b      	ldr	r3, [r3, #24]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	db04      	blt.n	8007e96 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e8c:	69fb      	ldr	r3, [r7, #28]
 8007e8e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007e92:	69bb      	ldr	r3, [r7, #24]
 8007e94:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007e96:	69bb      	ldr	r3, [r7, #24]
 8007e98:	6959      	ldr	r1, [r3, #20]
 8007e9a:	693a      	ldr	r2, [r7, #16]
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	4413      	add	r3, r2
 8007ea2:	009b      	lsls	r3, r3, #2
 8007ea4:	4a13      	ldr	r2, [pc, #76]	; (8007ef4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007ea6:	4413      	add	r3, r2
 8007ea8:	4299      	cmp	r1, r3
 8007eaa:	d11c      	bne.n	8007ee6 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007eac:	69bb      	ldr	r3, [r7, #24]
 8007eae:	3304      	adds	r3, #4
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f7fd ffbb 	bl	8005e2c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007eb6:	69bb      	ldr	r3, [r7, #24]
 8007eb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eba:	4b0f      	ldr	r3, [pc, #60]	; (8007ef8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d903      	bls.n	8007eca <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8007ec2:	69bb      	ldr	r3, [r7, #24]
 8007ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ec6:	4a0c      	ldr	r2, [pc, #48]	; (8007ef8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007ec8:	6013      	str	r3, [r2, #0]
 8007eca:	69bb      	ldr	r3, [r7, #24]
 8007ecc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ece:	4613      	mov	r3, r2
 8007ed0:	009b      	lsls	r3, r3, #2
 8007ed2:	4413      	add	r3, r2
 8007ed4:	009b      	lsls	r3, r3, #2
 8007ed6:	4a07      	ldr	r2, [pc, #28]	; (8007ef4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007ed8:	441a      	add	r2, r3
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	3304      	adds	r3, #4
 8007ede:	4619      	mov	r1, r3
 8007ee0:	4610      	mov	r0, r2
 8007ee2:	f7fd ff46 	bl	8005d72 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007ee6:	bf00      	nop
 8007ee8:	3720      	adds	r7, #32
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	bf00      	nop
 8007ef0:	20003104 	.word	0x20003104
 8007ef4:	20003108 	.word	0x20003108
 8007ef8:	200035e0 	.word	0x200035e0

08007efc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007efc:	b480      	push	{r7}
 8007efe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007f00:	4b07      	ldr	r3, [pc, #28]	; (8007f20 <pvTaskIncrementMutexHeldCount+0x24>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d004      	beq.n	8007f12 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007f08:	4b05      	ldr	r3, [pc, #20]	; (8007f20 <pvTaskIncrementMutexHeldCount+0x24>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f0e:	3201      	adds	r2, #1
 8007f10:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8007f12:	4b03      	ldr	r3, [pc, #12]	; (8007f20 <pvTaskIncrementMutexHeldCount+0x24>)
 8007f14:	681b      	ldr	r3, [r3, #0]
	}
 8007f16:	4618      	mov	r0, r3
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr
 8007f20:	20003104 	.word	0x20003104

08007f24 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b086      	sub	sp, #24
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	60f8      	str	r0, [r7, #12]
 8007f2c:	60b9      	str	r1, [r7, #8]
 8007f2e:	607a      	str	r2, [r7, #4]
 8007f30:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8007f32:	f000 fe07 	bl	8008b44 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007f36:	4b29      	ldr	r3, [pc, #164]	; (8007fdc <xTaskNotifyWait+0xb8>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8007f3e:	b2db      	uxtb	r3, r3
 8007f40:	2b02      	cmp	r3, #2
 8007f42:	d01c      	beq.n	8007f7e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007f44:	4b25      	ldr	r3, [pc, #148]	; (8007fdc <xTaskNotifyWait+0xb8>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 8007f4c:	68fa      	ldr	r2, [r7, #12]
 8007f4e:	43d2      	mvns	r2, r2
 8007f50:	400a      	ands	r2, r1
 8007f52:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007f56:	4b21      	ldr	r3, [pc, #132]	; (8007fdc <xTaskNotifyWait+0xb8>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00b      	beq.n	8007f7e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f66:	2101      	movs	r1, #1
 8007f68:	6838      	ldr	r0, [r7, #0]
 8007f6a:	f000 f91f 	bl	80081ac <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007f6e:	4b1c      	ldr	r3, [pc, #112]	; (8007fe0 <xTaskNotifyWait+0xbc>)
 8007f70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f74:	601a      	str	r2, [r3, #0]
 8007f76:	f3bf 8f4f 	dsb	sy
 8007f7a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007f7e:	f000 fe11 	bl	8008ba4 <vPortExitCritical>

		taskENTER_CRITICAL();
 8007f82:	f000 fddf 	bl	8008b44 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d005      	beq.n	8007f98 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8007f8c:	4b13      	ldr	r3, [pc, #76]	; (8007fdc <xTaskNotifyWait+0xb8>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007f98:	4b10      	ldr	r3, [pc, #64]	; (8007fdc <xTaskNotifyWait+0xb8>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	2b02      	cmp	r3, #2
 8007fa4:	d002      	beq.n	8007fac <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	617b      	str	r3, [r7, #20]
 8007faa:	e00a      	b.n	8007fc2 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8007fac:	4b0b      	ldr	r3, [pc, #44]	; (8007fdc <xTaskNotifyWait+0xb8>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 8007fb4:	68ba      	ldr	r2, [r7, #8]
 8007fb6:	43d2      	mvns	r2, r2
 8007fb8:	400a      	ands	r2, r1
 8007fba:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007fc2:	4b06      	ldr	r3, [pc, #24]	; (8007fdc <xTaskNotifyWait+0xb8>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 8007fcc:	f000 fdea 	bl	8008ba4 <vPortExitCritical>

		return xReturn;
 8007fd0:	697b      	ldr	r3, [r7, #20]
	}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3718      	adds	r7, #24
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	bf00      	nop
 8007fdc:	20003104 	.word	0x20003104
 8007fe0:	e000ed04 	.word	0xe000ed04

08007fe4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b08e      	sub	sp, #56	; 0x38
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	60f8      	str	r0, [r7, #12]
 8007fec:	60b9      	str	r1, [r7, #8]
 8007fee:	603b      	str	r3, [r7, #0]
 8007ff0:	4613      	mov	r3, r2
 8007ff2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d10a      	bne.n	8008014 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8007ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008002:	f383 8811 	msr	BASEPRI, r3
 8008006:	f3bf 8f6f 	isb	sy
 800800a:	f3bf 8f4f 	dsb	sy
 800800e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008010:	bf00      	nop
 8008012:	e7fe      	b.n	8008012 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008014:	f000 fe78 	bl	8008d08 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800801c:	f3ef 8211 	mrs	r2, BASEPRI
 8008020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008024:	f383 8811 	msr	BASEPRI, r3
 8008028:	f3bf 8f6f 	isb	sy
 800802c:	f3bf 8f4f 	dsb	sy
 8008030:	623a      	str	r2, [r7, #32]
 8008032:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8008034:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008036:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d004      	beq.n	8008048 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800803e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008040:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800804a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800804e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008054:	2202      	movs	r2, #2
 8008056:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800805a:	79fb      	ldrb	r3, [r7, #7]
 800805c:	2b04      	cmp	r3, #4
 800805e:	d82f      	bhi.n	80080c0 <xTaskGenericNotifyFromISR+0xdc>
 8008060:	a201      	add	r2, pc, #4	; (adr r2, 8008068 <xTaskGenericNotifyFromISR+0x84>)
 8008062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008066:	bf00      	nop
 8008068:	080080e3 	.word	0x080080e3
 800806c:	0800807d 	.word	0x0800807d
 8008070:	0800808f 	.word	0x0800808f
 8008074:	0800809f 	.word	0x0800809f
 8008078:	080080a9 	.word	0x080080a9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800807c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800807e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	431a      	orrs	r2, r3
 8008086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008088:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800808c:	e02c      	b.n	80080e8 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800808e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008090:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008094:	1c5a      	adds	r2, r3, #1
 8008096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008098:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800809c:	e024      	b.n	80080e8 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800809e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080a0:	68ba      	ldr	r2, [r7, #8]
 80080a2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 80080a6:	e01f      	b.n	80080e8 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80080a8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80080ac:	2b02      	cmp	r3, #2
 80080ae:	d004      	beq.n	80080ba <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80080b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b2:	68ba      	ldr	r2, [r7, #8]
 80080b4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80080b8:	e016      	b.n	80080e8 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 80080ba:	2300      	movs	r3, #0
 80080bc:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 80080be:	e013      	b.n	80080e8 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80080c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80080c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080ca:	d00c      	beq.n	80080e6 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 80080cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080d0:	f383 8811 	msr	BASEPRI, r3
 80080d4:	f3bf 8f6f 	isb	sy
 80080d8:	f3bf 8f4f 	dsb	sy
 80080dc:	61bb      	str	r3, [r7, #24]
}
 80080de:	bf00      	nop
 80080e0:	e7fe      	b.n	80080e0 <xTaskGenericNotifyFromISR+0xfc>
					break;
 80080e2:	bf00      	nop
 80080e4:	e000      	b.n	80080e8 <xTaskGenericNotifyFromISR+0x104>
					break;
 80080e6:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80080e8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80080ec:	2b01      	cmp	r3, #1
 80080ee:	d146      	bne.n	800817e <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80080f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d00a      	beq.n	800810e <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 80080f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080fc:	f383 8811 	msr	BASEPRI, r3
 8008100:	f3bf 8f6f 	isb	sy
 8008104:	f3bf 8f4f 	dsb	sy
 8008108:	617b      	str	r3, [r7, #20]
}
 800810a:	bf00      	nop
 800810c:	e7fe      	b.n	800810c <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800810e:	4b21      	ldr	r3, [pc, #132]	; (8008194 <xTaskGenericNotifyFromISR+0x1b0>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d11d      	bne.n	8008152 <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008118:	3304      	adds	r3, #4
 800811a:	4618      	mov	r0, r3
 800811c:	f7fd fe86 	bl	8005e2c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008124:	4b1c      	ldr	r3, [pc, #112]	; (8008198 <xTaskGenericNotifyFromISR+0x1b4>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	429a      	cmp	r2, r3
 800812a:	d903      	bls.n	8008134 <xTaskGenericNotifyFromISR+0x150>
 800812c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800812e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008130:	4a19      	ldr	r2, [pc, #100]	; (8008198 <xTaskGenericNotifyFromISR+0x1b4>)
 8008132:	6013      	str	r3, [r2, #0]
 8008134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008138:	4613      	mov	r3, r2
 800813a:	009b      	lsls	r3, r3, #2
 800813c:	4413      	add	r3, r2
 800813e:	009b      	lsls	r3, r3, #2
 8008140:	4a16      	ldr	r2, [pc, #88]	; (800819c <xTaskGenericNotifyFromISR+0x1b8>)
 8008142:	441a      	add	r2, r3
 8008144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008146:	3304      	adds	r3, #4
 8008148:	4619      	mov	r1, r3
 800814a:	4610      	mov	r0, r2
 800814c:	f7fd fe11 	bl	8005d72 <vListInsertEnd>
 8008150:	e005      	b.n	800815e <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008154:	3318      	adds	r3, #24
 8008156:	4619      	mov	r1, r3
 8008158:	4811      	ldr	r0, [pc, #68]	; (80081a0 <xTaskGenericNotifyFromISR+0x1bc>)
 800815a:	f7fd fe0a 	bl	8005d72 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800815e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008162:	4b10      	ldr	r3, [pc, #64]	; (80081a4 <xTaskGenericNotifyFromISR+0x1c0>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008168:	429a      	cmp	r2, r3
 800816a:	d908      	bls.n	800817e <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800816c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800816e:	2b00      	cmp	r3, #0
 8008170:	d002      	beq.n	8008178 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008172:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008174:	2201      	movs	r2, #1
 8008176:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8008178:	4b0b      	ldr	r3, [pc, #44]	; (80081a8 <xTaskGenericNotifyFromISR+0x1c4>)
 800817a:	2201      	movs	r2, #1
 800817c:	601a      	str	r2, [r3, #0]
 800817e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008180:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008182:	693b      	ldr	r3, [r7, #16]
 8008184:	f383 8811 	msr	BASEPRI, r3
}
 8008188:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800818a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800818c:	4618      	mov	r0, r3
 800818e:	3738      	adds	r7, #56	; 0x38
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}
 8008194:	20003600 	.word	0x20003600
 8008198:	200035e0 	.word	0x200035e0
 800819c:	20003108 	.word	0x20003108
 80081a0:	20003598 	.word	0x20003598
 80081a4:	20003104 	.word	0x20003104
 80081a8:	200035ec 	.word	0x200035ec

080081ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b084      	sub	sp, #16
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80081b6:	4b21      	ldr	r3, [pc, #132]	; (800823c <prvAddCurrentTaskToDelayedList+0x90>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081bc:	4b20      	ldr	r3, [pc, #128]	; (8008240 <prvAddCurrentTaskToDelayedList+0x94>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	3304      	adds	r3, #4
 80081c2:	4618      	mov	r0, r3
 80081c4:	f7fd fe32 	bl	8005e2c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80081ce:	d10a      	bne.n	80081e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d007      	beq.n	80081e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80081d6:	4b1a      	ldr	r3, [pc, #104]	; (8008240 <prvAddCurrentTaskToDelayedList+0x94>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	3304      	adds	r3, #4
 80081dc:	4619      	mov	r1, r3
 80081de:	4819      	ldr	r0, [pc, #100]	; (8008244 <prvAddCurrentTaskToDelayedList+0x98>)
 80081e0:	f7fd fdc7 	bl	8005d72 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80081e4:	e026      	b.n	8008234 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80081e6:	68fa      	ldr	r2, [r7, #12]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	4413      	add	r3, r2
 80081ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80081ee:	4b14      	ldr	r3, [pc, #80]	; (8008240 <prvAddCurrentTaskToDelayedList+0x94>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	68ba      	ldr	r2, [r7, #8]
 80081f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80081f6:	68ba      	ldr	r2, [r7, #8]
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	429a      	cmp	r2, r3
 80081fc:	d209      	bcs.n	8008212 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80081fe:	4b12      	ldr	r3, [pc, #72]	; (8008248 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008200:	681a      	ldr	r2, [r3, #0]
 8008202:	4b0f      	ldr	r3, [pc, #60]	; (8008240 <prvAddCurrentTaskToDelayedList+0x94>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	3304      	adds	r3, #4
 8008208:	4619      	mov	r1, r3
 800820a:	4610      	mov	r0, r2
 800820c:	f7fd fdd5 	bl	8005dba <vListInsert>
}
 8008210:	e010      	b.n	8008234 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008212:	4b0e      	ldr	r3, [pc, #56]	; (800824c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	4b0a      	ldr	r3, [pc, #40]	; (8008240 <prvAddCurrentTaskToDelayedList+0x94>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	3304      	adds	r3, #4
 800821c:	4619      	mov	r1, r3
 800821e:	4610      	mov	r0, r2
 8008220:	f7fd fdcb 	bl	8005dba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008224:	4b0a      	ldr	r3, [pc, #40]	; (8008250 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	68ba      	ldr	r2, [r7, #8]
 800822a:	429a      	cmp	r2, r3
 800822c:	d202      	bcs.n	8008234 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800822e:	4a08      	ldr	r2, [pc, #32]	; (8008250 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	6013      	str	r3, [r2, #0]
}
 8008234:	bf00      	nop
 8008236:	3710      	adds	r7, #16
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}
 800823c:	200035dc 	.word	0x200035dc
 8008240:	20003104 	.word	0x20003104
 8008244:	200035c4 	.word	0x200035c4
 8008248:	20003594 	.word	0x20003594
 800824c:	20003590 	.word	0x20003590
 8008250:	200035f8 	.word	0x200035f8

08008254 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b08a      	sub	sp, #40	; 0x28
 8008258:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800825a:	2300      	movs	r3, #0
 800825c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800825e:	f000 fb07 	bl	8008870 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008262:	4b1c      	ldr	r3, [pc, #112]	; (80082d4 <xTimerCreateTimerTask+0x80>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d021      	beq.n	80082ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800826a:	2300      	movs	r3, #0
 800826c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800826e:	2300      	movs	r3, #0
 8008270:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008272:	1d3a      	adds	r2, r7, #4
 8008274:	f107 0108 	add.w	r1, r7, #8
 8008278:	f107 030c 	add.w	r3, r7, #12
 800827c:	4618      	mov	r0, r3
 800827e:	f7fd fd31 	bl	8005ce4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008282:	6879      	ldr	r1, [r7, #4]
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	68fa      	ldr	r2, [r7, #12]
 8008288:	9202      	str	r2, [sp, #8]
 800828a:	9301      	str	r3, [sp, #4]
 800828c:	2302      	movs	r3, #2
 800828e:	9300      	str	r3, [sp, #0]
 8008290:	2300      	movs	r3, #0
 8008292:	460a      	mov	r2, r1
 8008294:	4910      	ldr	r1, [pc, #64]	; (80082d8 <xTimerCreateTimerTask+0x84>)
 8008296:	4811      	ldr	r0, [pc, #68]	; (80082dc <xTimerCreateTimerTask+0x88>)
 8008298:	f7fe fe00 	bl	8006e9c <xTaskCreateStatic>
 800829c:	4603      	mov	r3, r0
 800829e:	4a10      	ldr	r2, [pc, #64]	; (80082e0 <xTimerCreateTimerTask+0x8c>)
 80082a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80082a2:	4b0f      	ldr	r3, [pc, #60]	; (80082e0 <xTimerCreateTimerTask+0x8c>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d001      	beq.n	80082ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80082aa:	2301      	movs	r3, #1
 80082ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d10a      	bne.n	80082ca <xTimerCreateTimerTask+0x76>
	__asm volatile
 80082b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082b8:	f383 8811 	msr	BASEPRI, r3
 80082bc:	f3bf 8f6f 	isb	sy
 80082c0:	f3bf 8f4f 	dsb	sy
 80082c4:	613b      	str	r3, [r7, #16]
}
 80082c6:	bf00      	nop
 80082c8:	e7fe      	b.n	80082c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80082ca:	697b      	ldr	r3, [r7, #20]
}
 80082cc:	4618      	mov	r0, r3
 80082ce:	3718      	adds	r7, #24
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}
 80082d4:	20003634 	.word	0x20003634
 80082d8:	0800a794 	.word	0x0800a794
 80082dc:	08008419 	.word	0x08008419
 80082e0:	20003638 	.word	0x20003638

080082e4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b08a      	sub	sp, #40	; 0x28
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	60f8      	str	r0, [r7, #12]
 80082ec:	60b9      	str	r1, [r7, #8]
 80082ee:	607a      	str	r2, [r7, #4]
 80082f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80082f2:	2300      	movs	r3, #0
 80082f4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d10a      	bne.n	8008312 <xTimerGenericCommand+0x2e>
	__asm volatile
 80082fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008300:	f383 8811 	msr	BASEPRI, r3
 8008304:	f3bf 8f6f 	isb	sy
 8008308:	f3bf 8f4f 	dsb	sy
 800830c:	623b      	str	r3, [r7, #32]
}
 800830e:	bf00      	nop
 8008310:	e7fe      	b.n	8008310 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008312:	4b1a      	ldr	r3, [pc, #104]	; (800837c <xTimerGenericCommand+0x98>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d02a      	beq.n	8008370 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	2b05      	cmp	r3, #5
 800832a:	dc18      	bgt.n	800835e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800832c:	f7ff fc70 	bl	8007c10 <xTaskGetSchedulerState>
 8008330:	4603      	mov	r3, r0
 8008332:	2b02      	cmp	r3, #2
 8008334:	d109      	bne.n	800834a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008336:	4b11      	ldr	r3, [pc, #68]	; (800837c <xTimerGenericCommand+0x98>)
 8008338:	6818      	ldr	r0, [r3, #0]
 800833a:	f107 0110 	add.w	r1, r7, #16
 800833e:	2300      	movs	r3, #0
 8008340:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008342:	f7fd ff45 	bl	80061d0 <xQueueGenericSend>
 8008346:	6278      	str	r0, [r7, #36]	; 0x24
 8008348:	e012      	b.n	8008370 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800834a:	4b0c      	ldr	r3, [pc, #48]	; (800837c <xTimerGenericCommand+0x98>)
 800834c:	6818      	ldr	r0, [r3, #0]
 800834e:	f107 0110 	add.w	r1, r7, #16
 8008352:	2300      	movs	r3, #0
 8008354:	2200      	movs	r2, #0
 8008356:	f7fd ff3b 	bl	80061d0 <xQueueGenericSend>
 800835a:	6278      	str	r0, [r7, #36]	; 0x24
 800835c:	e008      	b.n	8008370 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800835e:	4b07      	ldr	r3, [pc, #28]	; (800837c <xTimerGenericCommand+0x98>)
 8008360:	6818      	ldr	r0, [r3, #0]
 8008362:	f107 0110 	add.w	r1, r7, #16
 8008366:	2300      	movs	r3, #0
 8008368:	683a      	ldr	r2, [r7, #0]
 800836a:	f7fe f82f 	bl	80063cc <xQueueGenericSendFromISR>
 800836e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008372:	4618      	mov	r0, r3
 8008374:	3728      	adds	r7, #40	; 0x28
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	20003634 	.word	0x20003634

08008380 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b088      	sub	sp, #32
 8008384:	af02      	add	r7, sp, #8
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800838a:	4b22      	ldr	r3, [pc, #136]	; (8008414 <prvProcessExpiredTimer+0x94>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	68db      	ldr	r3, [r3, #12]
 8008392:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	3304      	adds	r3, #4
 8008398:	4618      	mov	r0, r3
 800839a:	f7fd fd47 	bl	8005e2c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80083a4:	f003 0304 	and.w	r3, r3, #4
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d022      	beq.n	80083f2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	699a      	ldr	r2, [r3, #24]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	18d1      	adds	r1, r2, r3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	683a      	ldr	r2, [r7, #0]
 80083b8:	6978      	ldr	r0, [r7, #20]
 80083ba:	f000 f8d1 	bl	8008560 <prvInsertTimerInActiveList>
 80083be:	4603      	mov	r3, r0
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d01f      	beq.n	8008404 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80083c4:	2300      	movs	r3, #0
 80083c6:	9300      	str	r3, [sp, #0]
 80083c8:	2300      	movs	r3, #0
 80083ca:	687a      	ldr	r2, [r7, #4]
 80083cc:	2100      	movs	r1, #0
 80083ce:	6978      	ldr	r0, [r7, #20]
 80083d0:	f7ff ff88 	bl	80082e4 <xTimerGenericCommand>
 80083d4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d113      	bne.n	8008404 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80083dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083e0:	f383 8811 	msr	BASEPRI, r3
 80083e4:	f3bf 8f6f 	isb	sy
 80083e8:	f3bf 8f4f 	dsb	sy
 80083ec:	60fb      	str	r3, [r7, #12]
}
 80083ee:	bf00      	nop
 80083f0:	e7fe      	b.n	80083f0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80083f8:	f023 0301 	bic.w	r3, r3, #1
 80083fc:	b2da      	uxtb	r2, r3
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	6a1b      	ldr	r3, [r3, #32]
 8008408:	6978      	ldr	r0, [r7, #20]
 800840a:	4798      	blx	r3
}
 800840c:	bf00      	nop
 800840e:	3718      	adds	r7, #24
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}
 8008414:	2000362c 	.word	0x2000362c

08008418 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b084      	sub	sp, #16
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008420:	f107 0308 	add.w	r3, r7, #8
 8008424:	4618      	mov	r0, r3
 8008426:	f000 f857 	bl	80084d8 <prvGetNextExpireTime>
 800842a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	4619      	mov	r1, r3
 8008430:	68f8      	ldr	r0, [r7, #12]
 8008432:	f000 f803 	bl	800843c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008436:	f000 f8d5 	bl	80085e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800843a:	e7f1      	b.n	8008420 <prvTimerTask+0x8>

0800843c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b084      	sub	sp, #16
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
 8008444:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008446:	f7fe fff7 	bl	8007438 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800844a:	f107 0308 	add.w	r3, r7, #8
 800844e:	4618      	mov	r0, r3
 8008450:	f000 f866 	bl	8008520 <prvSampleTimeNow>
 8008454:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d130      	bne.n	80084be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d10a      	bne.n	8008478 <prvProcessTimerOrBlockTask+0x3c>
 8008462:	687a      	ldr	r2, [r7, #4]
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	429a      	cmp	r2, r3
 8008468:	d806      	bhi.n	8008478 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800846a:	f7fe fff3 	bl	8007454 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800846e:	68f9      	ldr	r1, [r7, #12]
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f7ff ff85 	bl	8008380 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008476:	e024      	b.n	80084c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d008      	beq.n	8008490 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800847e:	4b13      	ldr	r3, [pc, #76]	; (80084cc <prvProcessTimerOrBlockTask+0x90>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d101      	bne.n	800848c <prvProcessTimerOrBlockTask+0x50>
 8008488:	2301      	movs	r3, #1
 800848a:	e000      	b.n	800848e <prvProcessTimerOrBlockTask+0x52>
 800848c:	2300      	movs	r3, #0
 800848e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008490:	4b0f      	ldr	r3, [pc, #60]	; (80084d0 <prvProcessTimerOrBlockTask+0x94>)
 8008492:	6818      	ldr	r0, [r3, #0]
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	683a      	ldr	r2, [r7, #0]
 800849c:	4619      	mov	r1, r3
 800849e:	f7fe fcc9 	bl	8006e34 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80084a2:	f7fe ffd7 	bl	8007454 <xTaskResumeAll>
 80084a6:	4603      	mov	r3, r0
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d10a      	bne.n	80084c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80084ac:	4b09      	ldr	r3, [pc, #36]	; (80084d4 <prvProcessTimerOrBlockTask+0x98>)
 80084ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084b2:	601a      	str	r2, [r3, #0]
 80084b4:	f3bf 8f4f 	dsb	sy
 80084b8:	f3bf 8f6f 	isb	sy
}
 80084bc:	e001      	b.n	80084c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80084be:	f7fe ffc9 	bl	8007454 <xTaskResumeAll>
}
 80084c2:	bf00      	nop
 80084c4:	3710      	adds	r7, #16
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
 80084ca:	bf00      	nop
 80084cc:	20003630 	.word	0x20003630
 80084d0:	20003634 	.word	0x20003634
 80084d4:	e000ed04 	.word	0xe000ed04

080084d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80084d8:	b480      	push	{r7}
 80084da:	b085      	sub	sp, #20
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80084e0:	4b0e      	ldr	r3, [pc, #56]	; (800851c <prvGetNextExpireTime+0x44>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d101      	bne.n	80084ee <prvGetNextExpireTime+0x16>
 80084ea:	2201      	movs	r2, #1
 80084ec:	e000      	b.n	80084f0 <prvGetNextExpireTime+0x18>
 80084ee:	2200      	movs	r2, #0
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d105      	bne.n	8008508 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80084fc:	4b07      	ldr	r3, [pc, #28]	; (800851c <prvGetNextExpireTime+0x44>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	68db      	ldr	r3, [r3, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	60fb      	str	r3, [r7, #12]
 8008506:	e001      	b.n	800850c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008508:	2300      	movs	r3, #0
 800850a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800850c:	68fb      	ldr	r3, [r7, #12]
}
 800850e:	4618      	mov	r0, r3
 8008510:	3714      	adds	r7, #20
 8008512:	46bd      	mov	sp, r7
 8008514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008518:	4770      	bx	lr
 800851a:	bf00      	nop
 800851c:	2000362c 	.word	0x2000362c

08008520 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b084      	sub	sp, #16
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008528:	f7ff f832 	bl	8007590 <xTaskGetTickCount>
 800852c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800852e:	4b0b      	ldr	r3, [pc, #44]	; (800855c <prvSampleTimeNow+0x3c>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	68fa      	ldr	r2, [r7, #12]
 8008534:	429a      	cmp	r2, r3
 8008536:	d205      	bcs.n	8008544 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008538:	f000 f936 	bl	80087a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2201      	movs	r2, #1
 8008540:	601a      	str	r2, [r3, #0]
 8008542:	e002      	b.n	800854a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2200      	movs	r2, #0
 8008548:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800854a:	4a04      	ldr	r2, [pc, #16]	; (800855c <prvSampleTimeNow+0x3c>)
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008550:	68fb      	ldr	r3, [r7, #12]
}
 8008552:	4618      	mov	r0, r3
 8008554:	3710      	adds	r7, #16
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
 800855a:	bf00      	nop
 800855c:	2000363c 	.word	0x2000363c

08008560 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b086      	sub	sp, #24
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	607a      	str	r2, [r7, #4]
 800856c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800856e:	2300      	movs	r3, #0
 8008570:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	68ba      	ldr	r2, [r7, #8]
 8008576:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	68fa      	ldr	r2, [r7, #12]
 800857c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800857e:	68ba      	ldr	r2, [r7, #8]
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	429a      	cmp	r2, r3
 8008584:	d812      	bhi.n	80085ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	1ad2      	subs	r2, r2, r3
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	699b      	ldr	r3, [r3, #24]
 8008590:	429a      	cmp	r2, r3
 8008592:	d302      	bcc.n	800859a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008594:	2301      	movs	r3, #1
 8008596:	617b      	str	r3, [r7, #20]
 8008598:	e01b      	b.n	80085d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800859a:	4b10      	ldr	r3, [pc, #64]	; (80085dc <prvInsertTimerInActiveList+0x7c>)
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	3304      	adds	r3, #4
 80085a2:	4619      	mov	r1, r3
 80085a4:	4610      	mov	r0, r2
 80085a6:	f7fd fc08 	bl	8005dba <vListInsert>
 80085aa:	e012      	b.n	80085d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80085ac:	687a      	ldr	r2, [r7, #4]
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	429a      	cmp	r2, r3
 80085b2:	d206      	bcs.n	80085c2 <prvInsertTimerInActiveList+0x62>
 80085b4:	68ba      	ldr	r2, [r7, #8]
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	429a      	cmp	r2, r3
 80085ba:	d302      	bcc.n	80085c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80085bc:	2301      	movs	r3, #1
 80085be:	617b      	str	r3, [r7, #20]
 80085c0:	e007      	b.n	80085d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80085c2:	4b07      	ldr	r3, [pc, #28]	; (80085e0 <prvInsertTimerInActiveList+0x80>)
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	3304      	adds	r3, #4
 80085ca:	4619      	mov	r1, r3
 80085cc:	4610      	mov	r0, r2
 80085ce:	f7fd fbf4 	bl	8005dba <vListInsert>
		}
	}

	return xProcessTimerNow;
 80085d2:	697b      	ldr	r3, [r7, #20]
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3718      	adds	r7, #24
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}
 80085dc:	20003630 	.word	0x20003630
 80085e0:	2000362c 	.word	0x2000362c

080085e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b08e      	sub	sp, #56	; 0x38
 80085e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80085ea:	e0ca      	b.n	8008782 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	da18      	bge.n	8008624 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80085f2:	1d3b      	adds	r3, r7, #4
 80085f4:	3304      	adds	r3, #4
 80085f6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80085f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d10a      	bne.n	8008614 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80085fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008602:	f383 8811 	msr	BASEPRI, r3
 8008606:	f3bf 8f6f 	isb	sy
 800860a:	f3bf 8f4f 	dsb	sy
 800860e:	61fb      	str	r3, [r7, #28]
}
 8008610:	bf00      	nop
 8008612:	e7fe      	b.n	8008612 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800861a:	6850      	ldr	r0, [r2, #4]
 800861c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800861e:	6892      	ldr	r2, [r2, #8]
 8008620:	4611      	mov	r1, r2
 8008622:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2b00      	cmp	r3, #0
 8008628:	f2c0 80aa 	blt.w	8008780 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008632:	695b      	ldr	r3, [r3, #20]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d004      	beq.n	8008642 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800863a:	3304      	adds	r3, #4
 800863c:	4618      	mov	r0, r3
 800863e:	f7fd fbf5 	bl	8005e2c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008642:	463b      	mov	r3, r7
 8008644:	4618      	mov	r0, r3
 8008646:	f7ff ff6b 	bl	8008520 <prvSampleTimeNow>
 800864a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2b09      	cmp	r3, #9
 8008650:	f200 8097 	bhi.w	8008782 <prvProcessReceivedCommands+0x19e>
 8008654:	a201      	add	r2, pc, #4	; (adr r2, 800865c <prvProcessReceivedCommands+0x78>)
 8008656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800865a:	bf00      	nop
 800865c:	08008685 	.word	0x08008685
 8008660:	08008685 	.word	0x08008685
 8008664:	08008685 	.word	0x08008685
 8008668:	080086f9 	.word	0x080086f9
 800866c:	0800870d 	.word	0x0800870d
 8008670:	08008757 	.word	0x08008757
 8008674:	08008685 	.word	0x08008685
 8008678:	08008685 	.word	0x08008685
 800867c:	080086f9 	.word	0x080086f9
 8008680:	0800870d 	.word	0x0800870d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008686:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800868a:	f043 0301 	orr.w	r3, r3, #1
 800868e:	b2da      	uxtb	r2, r3
 8008690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008692:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008696:	68ba      	ldr	r2, [r7, #8]
 8008698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800869a:	699b      	ldr	r3, [r3, #24]
 800869c:	18d1      	adds	r1, r2, r3
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80086a4:	f7ff ff5c 	bl	8008560 <prvInsertTimerInActiveList>
 80086a8:	4603      	mov	r3, r0
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d069      	beq.n	8008782 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80086ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086b0:	6a1b      	ldr	r3, [r3, #32]
 80086b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80086b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80086b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80086bc:	f003 0304 	and.w	r3, r3, #4
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d05e      	beq.n	8008782 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80086c4:	68ba      	ldr	r2, [r7, #8]
 80086c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c8:	699b      	ldr	r3, [r3, #24]
 80086ca:	441a      	add	r2, r3
 80086cc:	2300      	movs	r3, #0
 80086ce:	9300      	str	r3, [sp, #0]
 80086d0:	2300      	movs	r3, #0
 80086d2:	2100      	movs	r1, #0
 80086d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80086d6:	f7ff fe05 	bl	80082e4 <xTimerGenericCommand>
 80086da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80086dc:	6a3b      	ldr	r3, [r7, #32]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d14f      	bne.n	8008782 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80086e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086e6:	f383 8811 	msr	BASEPRI, r3
 80086ea:	f3bf 8f6f 	isb	sy
 80086ee:	f3bf 8f4f 	dsb	sy
 80086f2:	61bb      	str	r3, [r7, #24]
}
 80086f4:	bf00      	nop
 80086f6:	e7fe      	b.n	80086f6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80086f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80086fe:	f023 0301 	bic.w	r3, r3, #1
 8008702:	b2da      	uxtb	r2, r3
 8008704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008706:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800870a:	e03a      	b.n	8008782 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800870c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800870e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008712:	f043 0301 	orr.w	r3, r3, #1
 8008716:	b2da      	uxtb	r2, r3
 8008718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800871a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800871e:	68ba      	ldr	r2, [r7, #8]
 8008720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008722:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008726:	699b      	ldr	r3, [r3, #24]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d10a      	bne.n	8008742 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800872c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008730:	f383 8811 	msr	BASEPRI, r3
 8008734:	f3bf 8f6f 	isb	sy
 8008738:	f3bf 8f4f 	dsb	sy
 800873c:	617b      	str	r3, [r7, #20]
}
 800873e:	bf00      	nop
 8008740:	e7fe      	b.n	8008740 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008744:	699a      	ldr	r2, [r3, #24]
 8008746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008748:	18d1      	adds	r1, r2, r3
 800874a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800874c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800874e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008750:	f7ff ff06 	bl	8008560 <prvInsertTimerInActiveList>
					break;
 8008754:	e015      	b.n	8008782 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008758:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800875c:	f003 0302 	and.w	r3, r3, #2
 8008760:	2b00      	cmp	r3, #0
 8008762:	d103      	bne.n	800876c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008764:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008766:	f000 fbdb 	bl	8008f20 <vPortFree>
 800876a:	e00a      	b.n	8008782 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800876c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800876e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008772:	f023 0301 	bic.w	r3, r3, #1
 8008776:	b2da      	uxtb	r2, r3
 8008778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800877a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800877e:	e000      	b.n	8008782 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008780:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008782:	4b08      	ldr	r3, [pc, #32]	; (80087a4 <prvProcessReceivedCommands+0x1c0>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	1d39      	adds	r1, r7, #4
 8008788:	2200      	movs	r2, #0
 800878a:	4618      	mov	r0, r3
 800878c:	f7fd ff46 	bl	800661c <xQueueReceive>
 8008790:	4603      	mov	r3, r0
 8008792:	2b00      	cmp	r3, #0
 8008794:	f47f af2a 	bne.w	80085ec <prvProcessReceivedCommands+0x8>
	}
}
 8008798:	bf00      	nop
 800879a:	bf00      	nop
 800879c:	3730      	adds	r7, #48	; 0x30
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}
 80087a2:	bf00      	nop
 80087a4:	20003634 	.word	0x20003634

080087a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b088      	sub	sp, #32
 80087ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80087ae:	e048      	b.n	8008842 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80087b0:	4b2d      	ldr	r3, [pc, #180]	; (8008868 <prvSwitchTimerLists+0xc0>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	68db      	ldr	r3, [r3, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087ba:	4b2b      	ldr	r3, [pc, #172]	; (8008868 <prvSwitchTimerLists+0xc0>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	3304      	adds	r3, #4
 80087c8:	4618      	mov	r0, r3
 80087ca:	f7fd fb2f 	bl	8005e2c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	6a1b      	ldr	r3, [r3, #32]
 80087d2:	68f8      	ldr	r0, [r7, #12]
 80087d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80087dc:	f003 0304 	and.w	r3, r3, #4
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d02e      	beq.n	8008842 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	699b      	ldr	r3, [r3, #24]
 80087e8:	693a      	ldr	r2, [r7, #16]
 80087ea:	4413      	add	r3, r2
 80087ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80087ee:	68ba      	ldr	r2, [r7, #8]
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	429a      	cmp	r2, r3
 80087f4:	d90e      	bls.n	8008814 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	68ba      	ldr	r2, [r7, #8]
 80087fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008802:	4b19      	ldr	r3, [pc, #100]	; (8008868 <prvSwitchTimerLists+0xc0>)
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	3304      	adds	r3, #4
 800880a:	4619      	mov	r1, r3
 800880c:	4610      	mov	r0, r2
 800880e:	f7fd fad4 	bl	8005dba <vListInsert>
 8008812:	e016      	b.n	8008842 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008814:	2300      	movs	r3, #0
 8008816:	9300      	str	r3, [sp, #0]
 8008818:	2300      	movs	r3, #0
 800881a:	693a      	ldr	r2, [r7, #16]
 800881c:	2100      	movs	r1, #0
 800881e:	68f8      	ldr	r0, [r7, #12]
 8008820:	f7ff fd60 	bl	80082e4 <xTimerGenericCommand>
 8008824:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d10a      	bne.n	8008842 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800882c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008830:	f383 8811 	msr	BASEPRI, r3
 8008834:	f3bf 8f6f 	isb	sy
 8008838:	f3bf 8f4f 	dsb	sy
 800883c:	603b      	str	r3, [r7, #0]
}
 800883e:	bf00      	nop
 8008840:	e7fe      	b.n	8008840 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008842:	4b09      	ldr	r3, [pc, #36]	; (8008868 <prvSwitchTimerLists+0xc0>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d1b1      	bne.n	80087b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800884c:	4b06      	ldr	r3, [pc, #24]	; (8008868 <prvSwitchTimerLists+0xc0>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008852:	4b06      	ldr	r3, [pc, #24]	; (800886c <prvSwitchTimerLists+0xc4>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a04      	ldr	r2, [pc, #16]	; (8008868 <prvSwitchTimerLists+0xc0>)
 8008858:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800885a:	4a04      	ldr	r2, [pc, #16]	; (800886c <prvSwitchTimerLists+0xc4>)
 800885c:	697b      	ldr	r3, [r7, #20]
 800885e:	6013      	str	r3, [r2, #0]
}
 8008860:	bf00      	nop
 8008862:	3718      	adds	r7, #24
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}
 8008868:	2000362c 	.word	0x2000362c
 800886c:	20003630 	.word	0x20003630

08008870 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b082      	sub	sp, #8
 8008874:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008876:	f000 f965 	bl	8008b44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800887a:	4b15      	ldr	r3, [pc, #84]	; (80088d0 <prvCheckForValidListAndQueue+0x60>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d120      	bne.n	80088c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008882:	4814      	ldr	r0, [pc, #80]	; (80088d4 <prvCheckForValidListAndQueue+0x64>)
 8008884:	f7fd fa48 	bl	8005d18 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008888:	4813      	ldr	r0, [pc, #76]	; (80088d8 <prvCheckForValidListAndQueue+0x68>)
 800888a:	f7fd fa45 	bl	8005d18 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800888e:	4b13      	ldr	r3, [pc, #76]	; (80088dc <prvCheckForValidListAndQueue+0x6c>)
 8008890:	4a10      	ldr	r2, [pc, #64]	; (80088d4 <prvCheckForValidListAndQueue+0x64>)
 8008892:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008894:	4b12      	ldr	r3, [pc, #72]	; (80088e0 <prvCheckForValidListAndQueue+0x70>)
 8008896:	4a10      	ldr	r2, [pc, #64]	; (80088d8 <prvCheckForValidListAndQueue+0x68>)
 8008898:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800889a:	2300      	movs	r3, #0
 800889c:	9300      	str	r3, [sp, #0]
 800889e:	4b11      	ldr	r3, [pc, #68]	; (80088e4 <prvCheckForValidListAndQueue+0x74>)
 80088a0:	4a11      	ldr	r2, [pc, #68]	; (80088e8 <prvCheckForValidListAndQueue+0x78>)
 80088a2:	2110      	movs	r1, #16
 80088a4:	200a      	movs	r0, #10
 80088a6:	f7fd fb53 	bl	8005f50 <xQueueGenericCreateStatic>
 80088aa:	4603      	mov	r3, r0
 80088ac:	4a08      	ldr	r2, [pc, #32]	; (80088d0 <prvCheckForValidListAndQueue+0x60>)
 80088ae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80088b0:	4b07      	ldr	r3, [pc, #28]	; (80088d0 <prvCheckForValidListAndQueue+0x60>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d005      	beq.n	80088c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80088b8:	4b05      	ldr	r3, [pc, #20]	; (80088d0 <prvCheckForValidListAndQueue+0x60>)
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	490b      	ldr	r1, [pc, #44]	; (80088ec <prvCheckForValidListAndQueue+0x7c>)
 80088be:	4618      	mov	r0, r3
 80088c0:	f7fe fa64 	bl	8006d8c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80088c4:	f000 f96e 	bl	8008ba4 <vPortExitCritical>
}
 80088c8:	bf00      	nop
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bd80      	pop	{r7, pc}
 80088ce:	bf00      	nop
 80088d0:	20003634 	.word	0x20003634
 80088d4:	20003604 	.word	0x20003604
 80088d8:	20003618 	.word	0x20003618
 80088dc:	2000362c 	.word	0x2000362c
 80088e0:	20003630 	.word	0x20003630
 80088e4:	200036e0 	.word	0x200036e0
 80088e8:	20003640 	.word	0x20003640
 80088ec:	0800a79c 	.word	0x0800a79c

080088f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80088f0:	b480      	push	{r7}
 80088f2:	b085      	sub	sp, #20
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	60f8      	str	r0, [r7, #12]
 80088f8:	60b9      	str	r1, [r7, #8]
 80088fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	3b04      	subs	r3, #4
 8008900:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008908:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	3b04      	subs	r3, #4
 800890e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	f023 0201 	bic.w	r2, r3, #1
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	3b04      	subs	r3, #4
 800891e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008920:	4a0c      	ldr	r2, [pc, #48]	; (8008954 <pxPortInitialiseStack+0x64>)
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	3b14      	subs	r3, #20
 800892a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800892c:	687a      	ldr	r2, [r7, #4]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	3b04      	subs	r3, #4
 8008936:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f06f 0202 	mvn.w	r2, #2
 800893e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	3b20      	subs	r3, #32
 8008944:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008946:	68fb      	ldr	r3, [r7, #12]
}
 8008948:	4618      	mov	r0, r3
 800894a:	3714      	adds	r7, #20
 800894c:	46bd      	mov	sp, r7
 800894e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008952:	4770      	bx	lr
 8008954:	08008959 	.word	0x08008959

08008958 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008958:	b480      	push	{r7}
 800895a:	b085      	sub	sp, #20
 800895c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800895e:	2300      	movs	r3, #0
 8008960:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008962:	4b12      	ldr	r3, [pc, #72]	; (80089ac <prvTaskExitError+0x54>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800896a:	d00a      	beq.n	8008982 <prvTaskExitError+0x2a>
	__asm volatile
 800896c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008970:	f383 8811 	msr	BASEPRI, r3
 8008974:	f3bf 8f6f 	isb	sy
 8008978:	f3bf 8f4f 	dsb	sy
 800897c:	60fb      	str	r3, [r7, #12]
}
 800897e:	bf00      	nop
 8008980:	e7fe      	b.n	8008980 <prvTaskExitError+0x28>
	__asm volatile
 8008982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008986:	f383 8811 	msr	BASEPRI, r3
 800898a:	f3bf 8f6f 	isb	sy
 800898e:	f3bf 8f4f 	dsb	sy
 8008992:	60bb      	str	r3, [r7, #8]
}
 8008994:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008996:	bf00      	nop
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d0fc      	beq.n	8008998 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800899e:	bf00      	nop
 80089a0:	bf00      	nop
 80089a2:	3714      	adds	r7, #20
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr
 80089ac:	20000014 	.word	0x20000014

080089b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80089b0:	4b07      	ldr	r3, [pc, #28]	; (80089d0 <pxCurrentTCBConst2>)
 80089b2:	6819      	ldr	r1, [r3, #0]
 80089b4:	6808      	ldr	r0, [r1, #0]
 80089b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ba:	f380 8809 	msr	PSP, r0
 80089be:	f3bf 8f6f 	isb	sy
 80089c2:	f04f 0000 	mov.w	r0, #0
 80089c6:	f380 8811 	msr	BASEPRI, r0
 80089ca:	4770      	bx	lr
 80089cc:	f3af 8000 	nop.w

080089d0 <pxCurrentTCBConst2>:
 80089d0:	20003104 	.word	0x20003104
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80089d4:	bf00      	nop
 80089d6:	bf00      	nop

080089d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80089d8:	4808      	ldr	r0, [pc, #32]	; (80089fc <prvPortStartFirstTask+0x24>)
 80089da:	6800      	ldr	r0, [r0, #0]
 80089dc:	6800      	ldr	r0, [r0, #0]
 80089de:	f380 8808 	msr	MSP, r0
 80089e2:	f04f 0000 	mov.w	r0, #0
 80089e6:	f380 8814 	msr	CONTROL, r0
 80089ea:	b662      	cpsie	i
 80089ec:	b661      	cpsie	f
 80089ee:	f3bf 8f4f 	dsb	sy
 80089f2:	f3bf 8f6f 	isb	sy
 80089f6:	df00      	svc	0
 80089f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80089fa:	bf00      	nop
 80089fc:	e000ed08 	.word	0xe000ed08

08008a00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b086      	sub	sp, #24
 8008a04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008a06:	4b46      	ldr	r3, [pc, #280]	; (8008b20 <xPortStartScheduler+0x120>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4a46      	ldr	r2, [pc, #280]	; (8008b24 <xPortStartScheduler+0x124>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d10a      	bne.n	8008a26 <xPortStartScheduler+0x26>
	__asm volatile
 8008a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a14:	f383 8811 	msr	BASEPRI, r3
 8008a18:	f3bf 8f6f 	isb	sy
 8008a1c:	f3bf 8f4f 	dsb	sy
 8008a20:	613b      	str	r3, [r7, #16]
}
 8008a22:	bf00      	nop
 8008a24:	e7fe      	b.n	8008a24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008a26:	4b3e      	ldr	r3, [pc, #248]	; (8008b20 <xPortStartScheduler+0x120>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a3f      	ldr	r2, [pc, #252]	; (8008b28 <xPortStartScheduler+0x128>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d10a      	bne.n	8008a46 <xPortStartScheduler+0x46>
	__asm volatile
 8008a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a34:	f383 8811 	msr	BASEPRI, r3
 8008a38:	f3bf 8f6f 	isb	sy
 8008a3c:	f3bf 8f4f 	dsb	sy
 8008a40:	60fb      	str	r3, [r7, #12]
}
 8008a42:	bf00      	nop
 8008a44:	e7fe      	b.n	8008a44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008a46:	4b39      	ldr	r3, [pc, #228]	; (8008b2c <xPortStartScheduler+0x12c>)
 8008a48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	781b      	ldrb	r3, [r3, #0]
 8008a4e:	b2db      	uxtb	r3, r3
 8008a50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	22ff      	movs	r2, #255	; 0xff
 8008a56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	781b      	ldrb	r3, [r3, #0]
 8008a5c:	b2db      	uxtb	r3, r3
 8008a5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008a60:	78fb      	ldrb	r3, [r7, #3]
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008a68:	b2da      	uxtb	r2, r3
 8008a6a:	4b31      	ldr	r3, [pc, #196]	; (8008b30 <xPortStartScheduler+0x130>)
 8008a6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008a6e:	4b31      	ldr	r3, [pc, #196]	; (8008b34 <xPortStartScheduler+0x134>)
 8008a70:	2207      	movs	r2, #7
 8008a72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a74:	e009      	b.n	8008a8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008a76:	4b2f      	ldr	r3, [pc, #188]	; (8008b34 <xPortStartScheduler+0x134>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	3b01      	subs	r3, #1
 8008a7c:	4a2d      	ldr	r2, [pc, #180]	; (8008b34 <xPortStartScheduler+0x134>)
 8008a7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008a80:	78fb      	ldrb	r3, [r7, #3]
 8008a82:	b2db      	uxtb	r3, r3
 8008a84:	005b      	lsls	r3, r3, #1
 8008a86:	b2db      	uxtb	r3, r3
 8008a88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a8a:	78fb      	ldrb	r3, [r7, #3]
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a92:	2b80      	cmp	r3, #128	; 0x80
 8008a94:	d0ef      	beq.n	8008a76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008a96:	4b27      	ldr	r3, [pc, #156]	; (8008b34 <xPortStartScheduler+0x134>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f1c3 0307 	rsb	r3, r3, #7
 8008a9e:	2b04      	cmp	r3, #4
 8008aa0:	d00a      	beq.n	8008ab8 <xPortStartScheduler+0xb8>
	__asm volatile
 8008aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aa6:	f383 8811 	msr	BASEPRI, r3
 8008aaa:	f3bf 8f6f 	isb	sy
 8008aae:	f3bf 8f4f 	dsb	sy
 8008ab2:	60bb      	str	r3, [r7, #8]
}
 8008ab4:	bf00      	nop
 8008ab6:	e7fe      	b.n	8008ab6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008ab8:	4b1e      	ldr	r3, [pc, #120]	; (8008b34 <xPortStartScheduler+0x134>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	021b      	lsls	r3, r3, #8
 8008abe:	4a1d      	ldr	r2, [pc, #116]	; (8008b34 <xPortStartScheduler+0x134>)
 8008ac0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008ac2:	4b1c      	ldr	r3, [pc, #112]	; (8008b34 <xPortStartScheduler+0x134>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008aca:	4a1a      	ldr	r2, [pc, #104]	; (8008b34 <xPortStartScheduler+0x134>)
 8008acc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	b2da      	uxtb	r2, r3
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008ad6:	4b18      	ldr	r3, [pc, #96]	; (8008b38 <xPortStartScheduler+0x138>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4a17      	ldr	r2, [pc, #92]	; (8008b38 <xPortStartScheduler+0x138>)
 8008adc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008ae0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008ae2:	4b15      	ldr	r3, [pc, #84]	; (8008b38 <xPortStartScheduler+0x138>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a14      	ldr	r2, [pc, #80]	; (8008b38 <xPortStartScheduler+0x138>)
 8008ae8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008aec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008aee:	f000 f8dd 	bl	8008cac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008af2:	4b12      	ldr	r3, [pc, #72]	; (8008b3c <xPortStartScheduler+0x13c>)
 8008af4:	2200      	movs	r2, #0
 8008af6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008af8:	f000 f8fc 	bl	8008cf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008afc:	4b10      	ldr	r3, [pc, #64]	; (8008b40 <xPortStartScheduler+0x140>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a0f      	ldr	r2, [pc, #60]	; (8008b40 <xPortStartScheduler+0x140>)
 8008b02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008b06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008b08:	f7ff ff66 	bl	80089d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008b0c:	f7fe fe0a 	bl	8007724 <vTaskSwitchContext>
	prvTaskExitError();
 8008b10:	f7ff ff22 	bl	8008958 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008b14:	2300      	movs	r3, #0
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3718      	adds	r7, #24
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}
 8008b1e:	bf00      	nop
 8008b20:	e000ed00 	.word	0xe000ed00
 8008b24:	410fc271 	.word	0x410fc271
 8008b28:	410fc270 	.word	0x410fc270
 8008b2c:	e000e400 	.word	0xe000e400
 8008b30:	20003730 	.word	0x20003730
 8008b34:	20003734 	.word	0x20003734
 8008b38:	e000ed20 	.word	0xe000ed20
 8008b3c:	20000014 	.word	0x20000014
 8008b40:	e000ef34 	.word	0xe000ef34

08008b44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008b44:	b480      	push	{r7}
 8008b46:	b083      	sub	sp, #12
 8008b48:	af00      	add	r7, sp, #0
	__asm volatile
 8008b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b4e:	f383 8811 	msr	BASEPRI, r3
 8008b52:	f3bf 8f6f 	isb	sy
 8008b56:	f3bf 8f4f 	dsb	sy
 8008b5a:	607b      	str	r3, [r7, #4]
}
 8008b5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008b5e:	4b0f      	ldr	r3, [pc, #60]	; (8008b9c <vPortEnterCritical+0x58>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	3301      	adds	r3, #1
 8008b64:	4a0d      	ldr	r2, [pc, #52]	; (8008b9c <vPortEnterCritical+0x58>)
 8008b66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008b68:	4b0c      	ldr	r3, [pc, #48]	; (8008b9c <vPortEnterCritical+0x58>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d10f      	bne.n	8008b90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008b70:	4b0b      	ldr	r3, [pc, #44]	; (8008ba0 <vPortEnterCritical+0x5c>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	b2db      	uxtb	r3, r3
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d00a      	beq.n	8008b90 <vPortEnterCritical+0x4c>
	__asm volatile
 8008b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b7e:	f383 8811 	msr	BASEPRI, r3
 8008b82:	f3bf 8f6f 	isb	sy
 8008b86:	f3bf 8f4f 	dsb	sy
 8008b8a:	603b      	str	r3, [r7, #0]
}
 8008b8c:	bf00      	nop
 8008b8e:	e7fe      	b.n	8008b8e <vPortEnterCritical+0x4a>
	}
}
 8008b90:	bf00      	nop
 8008b92:	370c      	adds	r7, #12
 8008b94:	46bd      	mov	sp, r7
 8008b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9a:	4770      	bx	lr
 8008b9c:	20000014 	.word	0x20000014
 8008ba0:	e000ed04 	.word	0xe000ed04

08008ba4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b083      	sub	sp, #12
 8008ba8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008baa:	4b12      	ldr	r3, [pc, #72]	; (8008bf4 <vPortExitCritical+0x50>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d10a      	bne.n	8008bc8 <vPortExitCritical+0x24>
	__asm volatile
 8008bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb6:	f383 8811 	msr	BASEPRI, r3
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	f3bf 8f4f 	dsb	sy
 8008bc2:	607b      	str	r3, [r7, #4]
}
 8008bc4:	bf00      	nop
 8008bc6:	e7fe      	b.n	8008bc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008bc8:	4b0a      	ldr	r3, [pc, #40]	; (8008bf4 <vPortExitCritical+0x50>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	3b01      	subs	r3, #1
 8008bce:	4a09      	ldr	r2, [pc, #36]	; (8008bf4 <vPortExitCritical+0x50>)
 8008bd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008bd2:	4b08      	ldr	r3, [pc, #32]	; (8008bf4 <vPortExitCritical+0x50>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d105      	bne.n	8008be6 <vPortExitCritical+0x42>
 8008bda:	2300      	movs	r3, #0
 8008bdc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	f383 8811 	msr	BASEPRI, r3
}
 8008be4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008be6:	bf00      	nop
 8008be8:	370c      	adds	r7, #12
 8008bea:	46bd      	mov	sp, r7
 8008bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf0:	4770      	bx	lr
 8008bf2:	bf00      	nop
 8008bf4:	20000014 	.word	0x20000014
	...

08008c00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008c00:	f3ef 8009 	mrs	r0, PSP
 8008c04:	f3bf 8f6f 	isb	sy
 8008c08:	4b15      	ldr	r3, [pc, #84]	; (8008c60 <pxCurrentTCBConst>)
 8008c0a:	681a      	ldr	r2, [r3, #0]
 8008c0c:	f01e 0f10 	tst.w	lr, #16
 8008c10:	bf08      	it	eq
 8008c12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008c16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c1a:	6010      	str	r0, [r2, #0]
 8008c1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008c20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008c24:	f380 8811 	msr	BASEPRI, r0
 8008c28:	f3bf 8f4f 	dsb	sy
 8008c2c:	f3bf 8f6f 	isb	sy
 8008c30:	f7fe fd78 	bl	8007724 <vTaskSwitchContext>
 8008c34:	f04f 0000 	mov.w	r0, #0
 8008c38:	f380 8811 	msr	BASEPRI, r0
 8008c3c:	bc09      	pop	{r0, r3}
 8008c3e:	6819      	ldr	r1, [r3, #0]
 8008c40:	6808      	ldr	r0, [r1, #0]
 8008c42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c46:	f01e 0f10 	tst.w	lr, #16
 8008c4a:	bf08      	it	eq
 8008c4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008c50:	f380 8809 	msr	PSP, r0
 8008c54:	f3bf 8f6f 	isb	sy
 8008c58:	4770      	bx	lr
 8008c5a:	bf00      	nop
 8008c5c:	f3af 8000 	nop.w

08008c60 <pxCurrentTCBConst>:
 8008c60:	20003104 	.word	0x20003104
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008c64:	bf00      	nop
 8008c66:	bf00      	nop

08008c68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b082      	sub	sp, #8
 8008c6c:	af00      	add	r7, sp, #0
	__asm volatile
 8008c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c72:	f383 8811 	msr	BASEPRI, r3
 8008c76:	f3bf 8f6f 	isb	sy
 8008c7a:	f3bf 8f4f 	dsb	sy
 8008c7e:	607b      	str	r3, [r7, #4]
}
 8008c80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008c82:	f7fe fc95 	bl	80075b0 <xTaskIncrementTick>
 8008c86:	4603      	mov	r3, r0
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d003      	beq.n	8008c94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008c8c:	4b06      	ldr	r3, [pc, #24]	; (8008ca8 <xPortSysTickHandler+0x40>)
 8008c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c92:	601a      	str	r2, [r3, #0]
 8008c94:	2300      	movs	r3, #0
 8008c96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	f383 8811 	msr	BASEPRI, r3
}
 8008c9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008ca0:	bf00      	nop
 8008ca2:	3708      	adds	r7, #8
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}
 8008ca8:	e000ed04 	.word	0xe000ed04

08008cac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008cac:	b480      	push	{r7}
 8008cae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008cb0:	4b0b      	ldr	r3, [pc, #44]	; (8008ce0 <vPortSetupTimerInterrupt+0x34>)
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008cb6:	4b0b      	ldr	r3, [pc, #44]	; (8008ce4 <vPortSetupTimerInterrupt+0x38>)
 8008cb8:	2200      	movs	r2, #0
 8008cba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008cbc:	4b0a      	ldr	r3, [pc, #40]	; (8008ce8 <vPortSetupTimerInterrupt+0x3c>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a0a      	ldr	r2, [pc, #40]	; (8008cec <vPortSetupTimerInterrupt+0x40>)
 8008cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8008cc6:	099b      	lsrs	r3, r3, #6
 8008cc8:	4a09      	ldr	r2, [pc, #36]	; (8008cf0 <vPortSetupTimerInterrupt+0x44>)
 8008cca:	3b01      	subs	r3, #1
 8008ccc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008cce:	4b04      	ldr	r3, [pc, #16]	; (8008ce0 <vPortSetupTimerInterrupt+0x34>)
 8008cd0:	2207      	movs	r2, #7
 8008cd2:	601a      	str	r2, [r3, #0]
}
 8008cd4:	bf00      	nop
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cdc:	4770      	bx	lr
 8008cde:	bf00      	nop
 8008ce0:	e000e010 	.word	0xe000e010
 8008ce4:	e000e018 	.word	0xe000e018
 8008ce8:	20000008 	.word	0x20000008
 8008cec:	10624dd3 	.word	0x10624dd3
 8008cf0:	e000e014 	.word	0xe000e014

08008cf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008cf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008d04 <vPortEnableVFP+0x10>
 8008cf8:	6801      	ldr	r1, [r0, #0]
 8008cfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008cfe:	6001      	str	r1, [r0, #0]
 8008d00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008d02:	bf00      	nop
 8008d04:	e000ed88 	.word	0xe000ed88

08008d08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008d08:	b480      	push	{r7}
 8008d0a:	b085      	sub	sp, #20
 8008d0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008d0e:	f3ef 8305 	mrs	r3, IPSR
 8008d12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	2b0f      	cmp	r3, #15
 8008d18:	d914      	bls.n	8008d44 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008d1a:	4a17      	ldr	r2, [pc, #92]	; (8008d78 <vPortValidateInterruptPriority+0x70>)
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	4413      	add	r3, r2
 8008d20:	781b      	ldrb	r3, [r3, #0]
 8008d22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008d24:	4b15      	ldr	r3, [pc, #84]	; (8008d7c <vPortValidateInterruptPriority+0x74>)
 8008d26:	781b      	ldrb	r3, [r3, #0]
 8008d28:	7afa      	ldrb	r2, [r7, #11]
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d20a      	bcs.n	8008d44 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d32:	f383 8811 	msr	BASEPRI, r3
 8008d36:	f3bf 8f6f 	isb	sy
 8008d3a:	f3bf 8f4f 	dsb	sy
 8008d3e:	607b      	str	r3, [r7, #4]
}
 8008d40:	bf00      	nop
 8008d42:	e7fe      	b.n	8008d42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008d44:	4b0e      	ldr	r3, [pc, #56]	; (8008d80 <vPortValidateInterruptPriority+0x78>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008d4c:	4b0d      	ldr	r3, [pc, #52]	; (8008d84 <vPortValidateInterruptPriority+0x7c>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	429a      	cmp	r2, r3
 8008d52:	d90a      	bls.n	8008d6a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d58:	f383 8811 	msr	BASEPRI, r3
 8008d5c:	f3bf 8f6f 	isb	sy
 8008d60:	f3bf 8f4f 	dsb	sy
 8008d64:	603b      	str	r3, [r7, #0]
}
 8008d66:	bf00      	nop
 8008d68:	e7fe      	b.n	8008d68 <vPortValidateInterruptPriority+0x60>
	}
 8008d6a:	bf00      	nop
 8008d6c:	3714      	adds	r7, #20
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr
 8008d76:	bf00      	nop
 8008d78:	e000e3f0 	.word	0xe000e3f0
 8008d7c:	20003730 	.word	0x20003730
 8008d80:	e000ed0c 	.word	0xe000ed0c
 8008d84:	20003734 	.word	0x20003734

08008d88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b08a      	sub	sp, #40	; 0x28
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008d90:	2300      	movs	r3, #0
 8008d92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008d94:	f7fe fb50 	bl	8007438 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008d98:	4b5b      	ldr	r3, [pc, #364]	; (8008f08 <pvPortMalloc+0x180>)
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d101      	bne.n	8008da4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008da0:	f000 f920 	bl	8008fe4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008da4:	4b59      	ldr	r3, [pc, #356]	; (8008f0c <pvPortMalloc+0x184>)
 8008da6:	681a      	ldr	r2, [r3, #0]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	4013      	ands	r3, r2
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	f040 8093 	bne.w	8008ed8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d01d      	beq.n	8008df4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008db8:	2208      	movs	r2, #8
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f003 0307 	and.w	r3, r3, #7
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d014      	beq.n	8008df4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	f023 0307 	bic.w	r3, r3, #7
 8008dd0:	3308      	adds	r3, #8
 8008dd2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f003 0307 	and.w	r3, r3, #7
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d00a      	beq.n	8008df4 <pvPortMalloc+0x6c>
	__asm volatile
 8008dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008de2:	f383 8811 	msr	BASEPRI, r3
 8008de6:	f3bf 8f6f 	isb	sy
 8008dea:	f3bf 8f4f 	dsb	sy
 8008dee:	617b      	str	r3, [r7, #20]
}
 8008df0:	bf00      	nop
 8008df2:	e7fe      	b.n	8008df2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d06e      	beq.n	8008ed8 <pvPortMalloc+0x150>
 8008dfa:	4b45      	ldr	r3, [pc, #276]	; (8008f10 <pvPortMalloc+0x188>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	687a      	ldr	r2, [r7, #4]
 8008e00:	429a      	cmp	r2, r3
 8008e02:	d869      	bhi.n	8008ed8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008e04:	4b43      	ldr	r3, [pc, #268]	; (8008f14 <pvPortMalloc+0x18c>)
 8008e06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008e08:	4b42      	ldr	r3, [pc, #264]	; (8008f14 <pvPortMalloc+0x18c>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e0e:	e004      	b.n	8008e1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	687a      	ldr	r2, [r7, #4]
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d903      	bls.n	8008e2c <pvPortMalloc+0xa4>
 8008e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d1f1      	bne.n	8008e10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008e2c:	4b36      	ldr	r3, [pc, #216]	; (8008f08 <pvPortMalloc+0x180>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e32:	429a      	cmp	r2, r3
 8008e34:	d050      	beq.n	8008ed8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008e36:	6a3b      	ldr	r3, [r7, #32]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	2208      	movs	r2, #8
 8008e3c:	4413      	add	r3, r2
 8008e3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e42:	681a      	ldr	r2, [r3, #0]
 8008e44:	6a3b      	ldr	r3, [r7, #32]
 8008e46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e4a:	685a      	ldr	r2, [r3, #4]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	1ad2      	subs	r2, r2, r3
 8008e50:	2308      	movs	r3, #8
 8008e52:	005b      	lsls	r3, r3, #1
 8008e54:	429a      	cmp	r2, r3
 8008e56:	d91f      	bls.n	8008e98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008e58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	4413      	add	r3, r2
 8008e5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e60:	69bb      	ldr	r3, [r7, #24]
 8008e62:	f003 0307 	and.w	r3, r3, #7
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d00a      	beq.n	8008e80 <pvPortMalloc+0xf8>
	__asm volatile
 8008e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e6e:	f383 8811 	msr	BASEPRI, r3
 8008e72:	f3bf 8f6f 	isb	sy
 8008e76:	f3bf 8f4f 	dsb	sy
 8008e7a:	613b      	str	r3, [r7, #16]
}
 8008e7c:	bf00      	nop
 8008e7e:	e7fe      	b.n	8008e7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e82:	685a      	ldr	r2, [r3, #4]
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	1ad2      	subs	r2, r2, r3
 8008e88:	69bb      	ldr	r3, [r7, #24]
 8008e8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e8e:	687a      	ldr	r2, [r7, #4]
 8008e90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008e92:	69b8      	ldr	r0, [r7, #24]
 8008e94:	f000 f908 	bl	80090a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008e98:	4b1d      	ldr	r3, [pc, #116]	; (8008f10 <pvPortMalloc+0x188>)
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	1ad3      	subs	r3, r2, r3
 8008ea2:	4a1b      	ldr	r2, [pc, #108]	; (8008f10 <pvPortMalloc+0x188>)
 8008ea4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ea6:	4b1a      	ldr	r3, [pc, #104]	; (8008f10 <pvPortMalloc+0x188>)
 8008ea8:	681a      	ldr	r2, [r3, #0]
 8008eaa:	4b1b      	ldr	r3, [pc, #108]	; (8008f18 <pvPortMalloc+0x190>)
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	429a      	cmp	r2, r3
 8008eb0:	d203      	bcs.n	8008eba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008eb2:	4b17      	ldr	r3, [pc, #92]	; (8008f10 <pvPortMalloc+0x188>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4a18      	ldr	r2, [pc, #96]	; (8008f18 <pvPortMalloc+0x190>)
 8008eb8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ebc:	685a      	ldr	r2, [r3, #4]
 8008ebe:	4b13      	ldr	r3, [pc, #76]	; (8008f0c <pvPortMalloc+0x184>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	431a      	orrs	r2, r3
 8008ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eca:	2200      	movs	r2, #0
 8008ecc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008ece:	4b13      	ldr	r3, [pc, #76]	; (8008f1c <pvPortMalloc+0x194>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	4a11      	ldr	r2, [pc, #68]	; (8008f1c <pvPortMalloc+0x194>)
 8008ed6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008ed8:	f7fe fabc 	bl	8007454 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008edc:	69fb      	ldr	r3, [r7, #28]
 8008ede:	f003 0307 	and.w	r3, r3, #7
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d00a      	beq.n	8008efc <pvPortMalloc+0x174>
	__asm volatile
 8008ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eea:	f383 8811 	msr	BASEPRI, r3
 8008eee:	f3bf 8f6f 	isb	sy
 8008ef2:	f3bf 8f4f 	dsb	sy
 8008ef6:	60fb      	str	r3, [r7, #12]
}
 8008ef8:	bf00      	nop
 8008efa:	e7fe      	b.n	8008efa <pvPortMalloc+0x172>
	return pvReturn;
 8008efc:	69fb      	ldr	r3, [r7, #28]
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3728      	adds	r7, #40	; 0x28
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}
 8008f06:	bf00      	nop
 8008f08:	200042f8 	.word	0x200042f8
 8008f0c:	2000430c 	.word	0x2000430c
 8008f10:	200042fc 	.word	0x200042fc
 8008f14:	200042f0 	.word	0x200042f0
 8008f18:	20004300 	.word	0x20004300
 8008f1c:	20004304 	.word	0x20004304

08008f20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b086      	sub	sp, #24
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d04d      	beq.n	8008fce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008f32:	2308      	movs	r3, #8
 8008f34:	425b      	negs	r3, r3
 8008f36:	697a      	ldr	r2, [r7, #20]
 8008f38:	4413      	add	r3, r2
 8008f3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	685a      	ldr	r2, [r3, #4]
 8008f44:	4b24      	ldr	r3, [pc, #144]	; (8008fd8 <vPortFree+0xb8>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4013      	ands	r3, r2
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d10a      	bne.n	8008f64 <vPortFree+0x44>
	__asm volatile
 8008f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f52:	f383 8811 	msr	BASEPRI, r3
 8008f56:	f3bf 8f6f 	isb	sy
 8008f5a:	f3bf 8f4f 	dsb	sy
 8008f5e:	60fb      	str	r3, [r7, #12]
}
 8008f60:	bf00      	nop
 8008f62:	e7fe      	b.n	8008f62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d00a      	beq.n	8008f82 <vPortFree+0x62>
	__asm volatile
 8008f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f70:	f383 8811 	msr	BASEPRI, r3
 8008f74:	f3bf 8f6f 	isb	sy
 8008f78:	f3bf 8f4f 	dsb	sy
 8008f7c:	60bb      	str	r3, [r7, #8]
}
 8008f7e:	bf00      	nop
 8008f80:	e7fe      	b.n	8008f80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	685a      	ldr	r2, [r3, #4]
 8008f86:	4b14      	ldr	r3, [pc, #80]	; (8008fd8 <vPortFree+0xb8>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	4013      	ands	r3, r2
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d01e      	beq.n	8008fce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d11a      	bne.n	8008fce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	685a      	ldr	r2, [r3, #4]
 8008f9c:	4b0e      	ldr	r3, [pc, #56]	; (8008fd8 <vPortFree+0xb8>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	43db      	mvns	r3, r3
 8008fa2:	401a      	ands	r2, r3
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008fa8:	f7fe fa46 	bl	8007438 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	685a      	ldr	r2, [r3, #4]
 8008fb0:	4b0a      	ldr	r3, [pc, #40]	; (8008fdc <vPortFree+0xbc>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4413      	add	r3, r2
 8008fb6:	4a09      	ldr	r2, [pc, #36]	; (8008fdc <vPortFree+0xbc>)
 8008fb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008fba:	6938      	ldr	r0, [r7, #16]
 8008fbc:	f000 f874 	bl	80090a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008fc0:	4b07      	ldr	r3, [pc, #28]	; (8008fe0 <vPortFree+0xc0>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	3301      	adds	r3, #1
 8008fc6:	4a06      	ldr	r2, [pc, #24]	; (8008fe0 <vPortFree+0xc0>)
 8008fc8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008fca:	f7fe fa43 	bl	8007454 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008fce:	bf00      	nop
 8008fd0:	3718      	adds	r7, #24
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}
 8008fd6:	bf00      	nop
 8008fd8:	2000430c 	.word	0x2000430c
 8008fdc:	200042fc 	.word	0x200042fc
 8008fe0:	20004308 	.word	0x20004308

08008fe4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b085      	sub	sp, #20
 8008fe8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008fea:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8008fee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008ff0:	4b27      	ldr	r3, [pc, #156]	; (8009090 <prvHeapInit+0xac>)
 8008ff2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f003 0307 	and.w	r3, r3, #7
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d00c      	beq.n	8009018 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	3307      	adds	r3, #7
 8009002:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f023 0307 	bic.w	r3, r3, #7
 800900a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800900c:	68ba      	ldr	r2, [r7, #8]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	1ad3      	subs	r3, r2, r3
 8009012:	4a1f      	ldr	r2, [pc, #124]	; (8009090 <prvHeapInit+0xac>)
 8009014:	4413      	add	r3, r2
 8009016:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800901c:	4a1d      	ldr	r2, [pc, #116]	; (8009094 <prvHeapInit+0xb0>)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009022:	4b1c      	ldr	r3, [pc, #112]	; (8009094 <prvHeapInit+0xb0>)
 8009024:	2200      	movs	r2, #0
 8009026:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	68ba      	ldr	r2, [r7, #8]
 800902c:	4413      	add	r3, r2
 800902e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009030:	2208      	movs	r2, #8
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	1a9b      	subs	r3, r3, r2
 8009036:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f023 0307 	bic.w	r3, r3, #7
 800903e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	4a15      	ldr	r2, [pc, #84]	; (8009098 <prvHeapInit+0xb4>)
 8009044:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009046:	4b14      	ldr	r3, [pc, #80]	; (8009098 <prvHeapInit+0xb4>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	2200      	movs	r2, #0
 800904c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800904e:	4b12      	ldr	r3, [pc, #72]	; (8009098 <prvHeapInit+0xb4>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	2200      	movs	r2, #0
 8009054:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	68fa      	ldr	r2, [r7, #12]
 800905e:	1ad2      	subs	r2, r2, r3
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009064:	4b0c      	ldr	r3, [pc, #48]	; (8009098 <prvHeapInit+0xb4>)
 8009066:	681a      	ldr	r2, [r3, #0]
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	4a0a      	ldr	r2, [pc, #40]	; (800909c <prvHeapInit+0xb8>)
 8009072:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	4a09      	ldr	r2, [pc, #36]	; (80090a0 <prvHeapInit+0xbc>)
 800907a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800907c:	4b09      	ldr	r3, [pc, #36]	; (80090a4 <prvHeapInit+0xc0>)
 800907e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009082:	601a      	str	r2, [r3, #0]
}
 8009084:	bf00      	nop
 8009086:	3714      	adds	r7, #20
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr
 8009090:	20003738 	.word	0x20003738
 8009094:	200042f0 	.word	0x200042f0
 8009098:	200042f8 	.word	0x200042f8
 800909c:	20004300 	.word	0x20004300
 80090a0:	200042fc 	.word	0x200042fc
 80090a4:	2000430c 	.word	0x2000430c

080090a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80090a8:	b480      	push	{r7}
 80090aa:	b085      	sub	sp, #20
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80090b0:	4b28      	ldr	r3, [pc, #160]	; (8009154 <prvInsertBlockIntoFreeList+0xac>)
 80090b2:	60fb      	str	r3, [r7, #12]
 80090b4:	e002      	b.n	80090bc <prvInsertBlockIntoFreeList+0x14>
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	60fb      	str	r3, [r7, #12]
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	687a      	ldr	r2, [r7, #4]
 80090c2:	429a      	cmp	r2, r3
 80090c4:	d8f7      	bhi.n	80090b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	685b      	ldr	r3, [r3, #4]
 80090ce:	68ba      	ldr	r2, [r7, #8]
 80090d0:	4413      	add	r3, r2
 80090d2:	687a      	ldr	r2, [r7, #4]
 80090d4:	429a      	cmp	r2, r3
 80090d6:	d108      	bne.n	80090ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	685a      	ldr	r2, [r3, #4]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	441a      	add	r2, r3
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	68ba      	ldr	r2, [r7, #8]
 80090f4:	441a      	add	r2, r3
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d118      	bne.n	8009130 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681a      	ldr	r2, [r3, #0]
 8009102:	4b15      	ldr	r3, [pc, #84]	; (8009158 <prvInsertBlockIntoFreeList+0xb0>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	429a      	cmp	r2, r3
 8009108:	d00d      	beq.n	8009126 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	685a      	ldr	r2, [r3, #4]
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	685b      	ldr	r3, [r3, #4]
 8009114:	441a      	add	r2, r3
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	681a      	ldr	r2, [r3, #0]
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	601a      	str	r2, [r3, #0]
 8009124:	e008      	b.n	8009138 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009126:	4b0c      	ldr	r3, [pc, #48]	; (8009158 <prvInsertBlockIntoFreeList+0xb0>)
 8009128:	681a      	ldr	r2, [r3, #0]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	601a      	str	r2, [r3, #0]
 800912e:	e003      	b.n	8009138 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009138:	68fa      	ldr	r2, [r7, #12]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	429a      	cmp	r2, r3
 800913e:	d002      	beq.n	8009146 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	687a      	ldr	r2, [r7, #4]
 8009144:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009146:	bf00      	nop
 8009148:	3714      	adds	r7, #20
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr
 8009152:	bf00      	nop
 8009154:	200042f0 	.word	0x200042f0
 8009158:	200042f8 	.word	0x200042f8

0800915c <__errno>:
 800915c:	4b01      	ldr	r3, [pc, #4]	; (8009164 <__errno+0x8>)
 800915e:	6818      	ldr	r0, [r3, #0]
 8009160:	4770      	bx	lr
 8009162:	bf00      	nop
 8009164:	20000018 	.word	0x20000018

08009168 <std>:
 8009168:	2300      	movs	r3, #0
 800916a:	b510      	push	{r4, lr}
 800916c:	4604      	mov	r4, r0
 800916e:	e9c0 3300 	strd	r3, r3, [r0]
 8009172:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009176:	6083      	str	r3, [r0, #8]
 8009178:	8181      	strh	r1, [r0, #12]
 800917a:	6643      	str	r3, [r0, #100]	; 0x64
 800917c:	81c2      	strh	r2, [r0, #14]
 800917e:	6183      	str	r3, [r0, #24]
 8009180:	4619      	mov	r1, r3
 8009182:	2208      	movs	r2, #8
 8009184:	305c      	adds	r0, #92	; 0x5c
 8009186:	f000 f92a 	bl	80093de <memset>
 800918a:	4b05      	ldr	r3, [pc, #20]	; (80091a0 <std+0x38>)
 800918c:	6263      	str	r3, [r4, #36]	; 0x24
 800918e:	4b05      	ldr	r3, [pc, #20]	; (80091a4 <std+0x3c>)
 8009190:	62a3      	str	r3, [r4, #40]	; 0x28
 8009192:	4b05      	ldr	r3, [pc, #20]	; (80091a8 <std+0x40>)
 8009194:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009196:	4b05      	ldr	r3, [pc, #20]	; (80091ac <std+0x44>)
 8009198:	6224      	str	r4, [r4, #32]
 800919a:	6323      	str	r3, [r4, #48]	; 0x30
 800919c:	bd10      	pop	{r4, pc}
 800919e:	bf00      	nop
 80091a0:	080096a5 	.word	0x080096a5
 80091a4:	080096c7 	.word	0x080096c7
 80091a8:	080096ff 	.word	0x080096ff
 80091ac:	08009723 	.word	0x08009723

080091b0 <_cleanup_r>:
 80091b0:	4901      	ldr	r1, [pc, #4]	; (80091b8 <_cleanup_r+0x8>)
 80091b2:	f000 b8af 	b.w	8009314 <_fwalk_reent>
 80091b6:	bf00      	nop
 80091b8:	080098a1 	.word	0x080098a1

080091bc <__sfmoreglue>:
 80091bc:	b570      	push	{r4, r5, r6, lr}
 80091be:	2268      	movs	r2, #104	; 0x68
 80091c0:	1e4d      	subs	r5, r1, #1
 80091c2:	4355      	muls	r5, r2
 80091c4:	460e      	mov	r6, r1
 80091c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80091ca:	f000 f931 	bl	8009430 <_malloc_r>
 80091ce:	4604      	mov	r4, r0
 80091d0:	b140      	cbz	r0, 80091e4 <__sfmoreglue+0x28>
 80091d2:	2100      	movs	r1, #0
 80091d4:	e9c0 1600 	strd	r1, r6, [r0]
 80091d8:	300c      	adds	r0, #12
 80091da:	60a0      	str	r0, [r4, #8]
 80091dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80091e0:	f000 f8fd 	bl	80093de <memset>
 80091e4:	4620      	mov	r0, r4
 80091e6:	bd70      	pop	{r4, r5, r6, pc}

080091e8 <__sfp_lock_acquire>:
 80091e8:	4801      	ldr	r0, [pc, #4]	; (80091f0 <__sfp_lock_acquire+0x8>)
 80091ea:	f000 b8d8 	b.w	800939e <__retarget_lock_acquire_recursive>
 80091ee:	bf00      	nop
 80091f0:	20004311 	.word	0x20004311

080091f4 <__sfp_lock_release>:
 80091f4:	4801      	ldr	r0, [pc, #4]	; (80091fc <__sfp_lock_release+0x8>)
 80091f6:	f000 b8d3 	b.w	80093a0 <__retarget_lock_release_recursive>
 80091fa:	bf00      	nop
 80091fc:	20004311 	.word	0x20004311

08009200 <__sinit_lock_acquire>:
 8009200:	4801      	ldr	r0, [pc, #4]	; (8009208 <__sinit_lock_acquire+0x8>)
 8009202:	f000 b8cc 	b.w	800939e <__retarget_lock_acquire_recursive>
 8009206:	bf00      	nop
 8009208:	20004312 	.word	0x20004312

0800920c <__sinit_lock_release>:
 800920c:	4801      	ldr	r0, [pc, #4]	; (8009214 <__sinit_lock_release+0x8>)
 800920e:	f000 b8c7 	b.w	80093a0 <__retarget_lock_release_recursive>
 8009212:	bf00      	nop
 8009214:	20004312 	.word	0x20004312

08009218 <__sinit>:
 8009218:	b510      	push	{r4, lr}
 800921a:	4604      	mov	r4, r0
 800921c:	f7ff fff0 	bl	8009200 <__sinit_lock_acquire>
 8009220:	69a3      	ldr	r3, [r4, #24]
 8009222:	b11b      	cbz	r3, 800922c <__sinit+0x14>
 8009224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009228:	f7ff bff0 	b.w	800920c <__sinit_lock_release>
 800922c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009230:	6523      	str	r3, [r4, #80]	; 0x50
 8009232:	4b13      	ldr	r3, [pc, #76]	; (8009280 <__sinit+0x68>)
 8009234:	4a13      	ldr	r2, [pc, #76]	; (8009284 <__sinit+0x6c>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	62a2      	str	r2, [r4, #40]	; 0x28
 800923a:	42a3      	cmp	r3, r4
 800923c:	bf04      	itt	eq
 800923e:	2301      	moveq	r3, #1
 8009240:	61a3      	streq	r3, [r4, #24]
 8009242:	4620      	mov	r0, r4
 8009244:	f000 f820 	bl	8009288 <__sfp>
 8009248:	6060      	str	r0, [r4, #4]
 800924a:	4620      	mov	r0, r4
 800924c:	f000 f81c 	bl	8009288 <__sfp>
 8009250:	60a0      	str	r0, [r4, #8]
 8009252:	4620      	mov	r0, r4
 8009254:	f000 f818 	bl	8009288 <__sfp>
 8009258:	2200      	movs	r2, #0
 800925a:	60e0      	str	r0, [r4, #12]
 800925c:	2104      	movs	r1, #4
 800925e:	6860      	ldr	r0, [r4, #4]
 8009260:	f7ff ff82 	bl	8009168 <std>
 8009264:	68a0      	ldr	r0, [r4, #8]
 8009266:	2201      	movs	r2, #1
 8009268:	2109      	movs	r1, #9
 800926a:	f7ff ff7d 	bl	8009168 <std>
 800926e:	68e0      	ldr	r0, [r4, #12]
 8009270:	2202      	movs	r2, #2
 8009272:	2112      	movs	r1, #18
 8009274:	f7ff ff78 	bl	8009168 <std>
 8009278:	2301      	movs	r3, #1
 800927a:	61a3      	str	r3, [r4, #24]
 800927c:	e7d2      	b.n	8009224 <__sinit+0xc>
 800927e:	bf00      	nop
 8009280:	0800a8f0 	.word	0x0800a8f0
 8009284:	080091b1 	.word	0x080091b1

08009288 <__sfp>:
 8009288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800928a:	4607      	mov	r7, r0
 800928c:	f7ff ffac 	bl	80091e8 <__sfp_lock_acquire>
 8009290:	4b1e      	ldr	r3, [pc, #120]	; (800930c <__sfp+0x84>)
 8009292:	681e      	ldr	r6, [r3, #0]
 8009294:	69b3      	ldr	r3, [r6, #24]
 8009296:	b913      	cbnz	r3, 800929e <__sfp+0x16>
 8009298:	4630      	mov	r0, r6
 800929a:	f7ff ffbd 	bl	8009218 <__sinit>
 800929e:	3648      	adds	r6, #72	; 0x48
 80092a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80092a4:	3b01      	subs	r3, #1
 80092a6:	d503      	bpl.n	80092b0 <__sfp+0x28>
 80092a8:	6833      	ldr	r3, [r6, #0]
 80092aa:	b30b      	cbz	r3, 80092f0 <__sfp+0x68>
 80092ac:	6836      	ldr	r6, [r6, #0]
 80092ae:	e7f7      	b.n	80092a0 <__sfp+0x18>
 80092b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80092b4:	b9d5      	cbnz	r5, 80092ec <__sfp+0x64>
 80092b6:	4b16      	ldr	r3, [pc, #88]	; (8009310 <__sfp+0x88>)
 80092b8:	60e3      	str	r3, [r4, #12]
 80092ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80092be:	6665      	str	r5, [r4, #100]	; 0x64
 80092c0:	f000 f86c 	bl	800939c <__retarget_lock_init_recursive>
 80092c4:	f7ff ff96 	bl	80091f4 <__sfp_lock_release>
 80092c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80092cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80092d0:	6025      	str	r5, [r4, #0]
 80092d2:	61a5      	str	r5, [r4, #24]
 80092d4:	2208      	movs	r2, #8
 80092d6:	4629      	mov	r1, r5
 80092d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80092dc:	f000 f87f 	bl	80093de <memset>
 80092e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80092e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80092e8:	4620      	mov	r0, r4
 80092ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092ec:	3468      	adds	r4, #104	; 0x68
 80092ee:	e7d9      	b.n	80092a4 <__sfp+0x1c>
 80092f0:	2104      	movs	r1, #4
 80092f2:	4638      	mov	r0, r7
 80092f4:	f7ff ff62 	bl	80091bc <__sfmoreglue>
 80092f8:	4604      	mov	r4, r0
 80092fa:	6030      	str	r0, [r6, #0]
 80092fc:	2800      	cmp	r0, #0
 80092fe:	d1d5      	bne.n	80092ac <__sfp+0x24>
 8009300:	f7ff ff78 	bl	80091f4 <__sfp_lock_release>
 8009304:	230c      	movs	r3, #12
 8009306:	603b      	str	r3, [r7, #0]
 8009308:	e7ee      	b.n	80092e8 <__sfp+0x60>
 800930a:	bf00      	nop
 800930c:	0800a8f0 	.word	0x0800a8f0
 8009310:	ffff0001 	.word	0xffff0001

08009314 <_fwalk_reent>:
 8009314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009318:	4606      	mov	r6, r0
 800931a:	4688      	mov	r8, r1
 800931c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009320:	2700      	movs	r7, #0
 8009322:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009326:	f1b9 0901 	subs.w	r9, r9, #1
 800932a:	d505      	bpl.n	8009338 <_fwalk_reent+0x24>
 800932c:	6824      	ldr	r4, [r4, #0]
 800932e:	2c00      	cmp	r4, #0
 8009330:	d1f7      	bne.n	8009322 <_fwalk_reent+0xe>
 8009332:	4638      	mov	r0, r7
 8009334:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009338:	89ab      	ldrh	r3, [r5, #12]
 800933a:	2b01      	cmp	r3, #1
 800933c:	d907      	bls.n	800934e <_fwalk_reent+0x3a>
 800933e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009342:	3301      	adds	r3, #1
 8009344:	d003      	beq.n	800934e <_fwalk_reent+0x3a>
 8009346:	4629      	mov	r1, r5
 8009348:	4630      	mov	r0, r6
 800934a:	47c0      	blx	r8
 800934c:	4307      	orrs	r7, r0
 800934e:	3568      	adds	r5, #104	; 0x68
 8009350:	e7e9      	b.n	8009326 <_fwalk_reent+0x12>
	...

08009354 <__libc_init_array>:
 8009354:	b570      	push	{r4, r5, r6, lr}
 8009356:	4d0d      	ldr	r5, [pc, #52]	; (800938c <__libc_init_array+0x38>)
 8009358:	4c0d      	ldr	r4, [pc, #52]	; (8009390 <__libc_init_array+0x3c>)
 800935a:	1b64      	subs	r4, r4, r5
 800935c:	10a4      	asrs	r4, r4, #2
 800935e:	2600      	movs	r6, #0
 8009360:	42a6      	cmp	r6, r4
 8009362:	d109      	bne.n	8009378 <__libc_init_array+0x24>
 8009364:	4d0b      	ldr	r5, [pc, #44]	; (8009394 <__libc_init_array+0x40>)
 8009366:	4c0c      	ldr	r4, [pc, #48]	; (8009398 <__libc_init_array+0x44>)
 8009368:	f001 f936 	bl	800a5d8 <_init>
 800936c:	1b64      	subs	r4, r4, r5
 800936e:	10a4      	asrs	r4, r4, #2
 8009370:	2600      	movs	r6, #0
 8009372:	42a6      	cmp	r6, r4
 8009374:	d105      	bne.n	8009382 <__libc_init_array+0x2e>
 8009376:	bd70      	pop	{r4, r5, r6, pc}
 8009378:	f855 3b04 	ldr.w	r3, [r5], #4
 800937c:	4798      	blx	r3
 800937e:	3601      	adds	r6, #1
 8009380:	e7ee      	b.n	8009360 <__libc_init_array+0xc>
 8009382:	f855 3b04 	ldr.w	r3, [r5], #4
 8009386:	4798      	blx	r3
 8009388:	3601      	adds	r6, #1
 800938a:	e7f2      	b.n	8009372 <__libc_init_array+0x1e>
 800938c:	0800a930 	.word	0x0800a930
 8009390:	0800a930 	.word	0x0800a930
 8009394:	0800a930 	.word	0x0800a930
 8009398:	0800a934 	.word	0x0800a934

0800939c <__retarget_lock_init_recursive>:
 800939c:	4770      	bx	lr

0800939e <__retarget_lock_acquire_recursive>:
 800939e:	4770      	bx	lr

080093a0 <__retarget_lock_release_recursive>:
 80093a0:	4770      	bx	lr

080093a2 <memcmp>:
 80093a2:	b510      	push	{r4, lr}
 80093a4:	3901      	subs	r1, #1
 80093a6:	4402      	add	r2, r0
 80093a8:	4290      	cmp	r0, r2
 80093aa:	d101      	bne.n	80093b0 <memcmp+0xe>
 80093ac:	2000      	movs	r0, #0
 80093ae:	e005      	b.n	80093bc <memcmp+0x1a>
 80093b0:	7803      	ldrb	r3, [r0, #0]
 80093b2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80093b6:	42a3      	cmp	r3, r4
 80093b8:	d001      	beq.n	80093be <memcmp+0x1c>
 80093ba:	1b18      	subs	r0, r3, r4
 80093bc:	bd10      	pop	{r4, pc}
 80093be:	3001      	adds	r0, #1
 80093c0:	e7f2      	b.n	80093a8 <memcmp+0x6>

080093c2 <memcpy>:
 80093c2:	440a      	add	r2, r1
 80093c4:	4291      	cmp	r1, r2
 80093c6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80093ca:	d100      	bne.n	80093ce <memcpy+0xc>
 80093cc:	4770      	bx	lr
 80093ce:	b510      	push	{r4, lr}
 80093d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093d8:	4291      	cmp	r1, r2
 80093da:	d1f9      	bne.n	80093d0 <memcpy+0xe>
 80093dc:	bd10      	pop	{r4, pc}

080093de <memset>:
 80093de:	4402      	add	r2, r0
 80093e0:	4603      	mov	r3, r0
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d100      	bne.n	80093e8 <memset+0xa>
 80093e6:	4770      	bx	lr
 80093e8:	f803 1b01 	strb.w	r1, [r3], #1
 80093ec:	e7f9      	b.n	80093e2 <memset+0x4>
	...

080093f0 <sbrk_aligned>:
 80093f0:	b570      	push	{r4, r5, r6, lr}
 80093f2:	4e0e      	ldr	r6, [pc, #56]	; (800942c <sbrk_aligned+0x3c>)
 80093f4:	460c      	mov	r4, r1
 80093f6:	6831      	ldr	r1, [r6, #0]
 80093f8:	4605      	mov	r5, r0
 80093fa:	b911      	cbnz	r1, 8009402 <sbrk_aligned+0x12>
 80093fc:	f000 f90e 	bl	800961c <_sbrk_r>
 8009400:	6030      	str	r0, [r6, #0]
 8009402:	4621      	mov	r1, r4
 8009404:	4628      	mov	r0, r5
 8009406:	f000 f909 	bl	800961c <_sbrk_r>
 800940a:	1c43      	adds	r3, r0, #1
 800940c:	d00a      	beq.n	8009424 <sbrk_aligned+0x34>
 800940e:	1cc4      	adds	r4, r0, #3
 8009410:	f024 0403 	bic.w	r4, r4, #3
 8009414:	42a0      	cmp	r0, r4
 8009416:	d007      	beq.n	8009428 <sbrk_aligned+0x38>
 8009418:	1a21      	subs	r1, r4, r0
 800941a:	4628      	mov	r0, r5
 800941c:	f000 f8fe 	bl	800961c <_sbrk_r>
 8009420:	3001      	adds	r0, #1
 8009422:	d101      	bne.n	8009428 <sbrk_aligned+0x38>
 8009424:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009428:	4620      	mov	r0, r4
 800942a:	bd70      	pop	{r4, r5, r6, pc}
 800942c:	20004318 	.word	0x20004318

08009430 <_malloc_r>:
 8009430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009434:	1ccd      	adds	r5, r1, #3
 8009436:	f025 0503 	bic.w	r5, r5, #3
 800943a:	3508      	adds	r5, #8
 800943c:	2d0c      	cmp	r5, #12
 800943e:	bf38      	it	cc
 8009440:	250c      	movcc	r5, #12
 8009442:	2d00      	cmp	r5, #0
 8009444:	4607      	mov	r7, r0
 8009446:	db01      	blt.n	800944c <_malloc_r+0x1c>
 8009448:	42a9      	cmp	r1, r5
 800944a:	d905      	bls.n	8009458 <_malloc_r+0x28>
 800944c:	230c      	movs	r3, #12
 800944e:	603b      	str	r3, [r7, #0]
 8009450:	2600      	movs	r6, #0
 8009452:	4630      	mov	r0, r6
 8009454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009458:	4e2e      	ldr	r6, [pc, #184]	; (8009514 <_malloc_r+0xe4>)
 800945a:	f000 fa6f 	bl	800993c <__malloc_lock>
 800945e:	6833      	ldr	r3, [r6, #0]
 8009460:	461c      	mov	r4, r3
 8009462:	bb34      	cbnz	r4, 80094b2 <_malloc_r+0x82>
 8009464:	4629      	mov	r1, r5
 8009466:	4638      	mov	r0, r7
 8009468:	f7ff ffc2 	bl	80093f0 <sbrk_aligned>
 800946c:	1c43      	adds	r3, r0, #1
 800946e:	4604      	mov	r4, r0
 8009470:	d14d      	bne.n	800950e <_malloc_r+0xde>
 8009472:	6834      	ldr	r4, [r6, #0]
 8009474:	4626      	mov	r6, r4
 8009476:	2e00      	cmp	r6, #0
 8009478:	d140      	bne.n	80094fc <_malloc_r+0xcc>
 800947a:	6823      	ldr	r3, [r4, #0]
 800947c:	4631      	mov	r1, r6
 800947e:	4638      	mov	r0, r7
 8009480:	eb04 0803 	add.w	r8, r4, r3
 8009484:	f000 f8ca 	bl	800961c <_sbrk_r>
 8009488:	4580      	cmp	r8, r0
 800948a:	d13a      	bne.n	8009502 <_malloc_r+0xd2>
 800948c:	6821      	ldr	r1, [r4, #0]
 800948e:	3503      	adds	r5, #3
 8009490:	1a6d      	subs	r5, r5, r1
 8009492:	f025 0503 	bic.w	r5, r5, #3
 8009496:	3508      	adds	r5, #8
 8009498:	2d0c      	cmp	r5, #12
 800949a:	bf38      	it	cc
 800949c:	250c      	movcc	r5, #12
 800949e:	4629      	mov	r1, r5
 80094a0:	4638      	mov	r0, r7
 80094a2:	f7ff ffa5 	bl	80093f0 <sbrk_aligned>
 80094a6:	3001      	adds	r0, #1
 80094a8:	d02b      	beq.n	8009502 <_malloc_r+0xd2>
 80094aa:	6823      	ldr	r3, [r4, #0]
 80094ac:	442b      	add	r3, r5
 80094ae:	6023      	str	r3, [r4, #0]
 80094b0:	e00e      	b.n	80094d0 <_malloc_r+0xa0>
 80094b2:	6822      	ldr	r2, [r4, #0]
 80094b4:	1b52      	subs	r2, r2, r5
 80094b6:	d41e      	bmi.n	80094f6 <_malloc_r+0xc6>
 80094b8:	2a0b      	cmp	r2, #11
 80094ba:	d916      	bls.n	80094ea <_malloc_r+0xba>
 80094bc:	1961      	adds	r1, r4, r5
 80094be:	42a3      	cmp	r3, r4
 80094c0:	6025      	str	r5, [r4, #0]
 80094c2:	bf18      	it	ne
 80094c4:	6059      	strne	r1, [r3, #4]
 80094c6:	6863      	ldr	r3, [r4, #4]
 80094c8:	bf08      	it	eq
 80094ca:	6031      	streq	r1, [r6, #0]
 80094cc:	5162      	str	r2, [r4, r5]
 80094ce:	604b      	str	r3, [r1, #4]
 80094d0:	4638      	mov	r0, r7
 80094d2:	f104 060b 	add.w	r6, r4, #11
 80094d6:	f000 fa37 	bl	8009948 <__malloc_unlock>
 80094da:	f026 0607 	bic.w	r6, r6, #7
 80094de:	1d23      	adds	r3, r4, #4
 80094e0:	1af2      	subs	r2, r6, r3
 80094e2:	d0b6      	beq.n	8009452 <_malloc_r+0x22>
 80094e4:	1b9b      	subs	r3, r3, r6
 80094e6:	50a3      	str	r3, [r4, r2]
 80094e8:	e7b3      	b.n	8009452 <_malloc_r+0x22>
 80094ea:	6862      	ldr	r2, [r4, #4]
 80094ec:	42a3      	cmp	r3, r4
 80094ee:	bf0c      	ite	eq
 80094f0:	6032      	streq	r2, [r6, #0]
 80094f2:	605a      	strne	r2, [r3, #4]
 80094f4:	e7ec      	b.n	80094d0 <_malloc_r+0xa0>
 80094f6:	4623      	mov	r3, r4
 80094f8:	6864      	ldr	r4, [r4, #4]
 80094fa:	e7b2      	b.n	8009462 <_malloc_r+0x32>
 80094fc:	4634      	mov	r4, r6
 80094fe:	6876      	ldr	r6, [r6, #4]
 8009500:	e7b9      	b.n	8009476 <_malloc_r+0x46>
 8009502:	230c      	movs	r3, #12
 8009504:	603b      	str	r3, [r7, #0]
 8009506:	4638      	mov	r0, r7
 8009508:	f000 fa1e 	bl	8009948 <__malloc_unlock>
 800950c:	e7a1      	b.n	8009452 <_malloc_r+0x22>
 800950e:	6025      	str	r5, [r4, #0]
 8009510:	e7de      	b.n	80094d0 <_malloc_r+0xa0>
 8009512:	bf00      	nop
 8009514:	20004314 	.word	0x20004314

08009518 <iprintf>:
 8009518:	b40f      	push	{r0, r1, r2, r3}
 800951a:	4b0a      	ldr	r3, [pc, #40]	; (8009544 <iprintf+0x2c>)
 800951c:	b513      	push	{r0, r1, r4, lr}
 800951e:	681c      	ldr	r4, [r3, #0]
 8009520:	b124      	cbz	r4, 800952c <iprintf+0x14>
 8009522:	69a3      	ldr	r3, [r4, #24]
 8009524:	b913      	cbnz	r3, 800952c <iprintf+0x14>
 8009526:	4620      	mov	r0, r4
 8009528:	f7ff fe76 	bl	8009218 <__sinit>
 800952c:	ab05      	add	r3, sp, #20
 800952e:	9a04      	ldr	r2, [sp, #16]
 8009530:	68a1      	ldr	r1, [r4, #8]
 8009532:	9301      	str	r3, [sp, #4]
 8009534:	4620      	mov	r0, r4
 8009536:	f000 fbdf 	bl	8009cf8 <_vfiprintf_r>
 800953a:	b002      	add	sp, #8
 800953c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009540:	b004      	add	sp, #16
 8009542:	4770      	bx	lr
 8009544:	20000018 	.word	0x20000018

08009548 <cleanup_glue>:
 8009548:	b538      	push	{r3, r4, r5, lr}
 800954a:	460c      	mov	r4, r1
 800954c:	6809      	ldr	r1, [r1, #0]
 800954e:	4605      	mov	r5, r0
 8009550:	b109      	cbz	r1, 8009556 <cleanup_glue+0xe>
 8009552:	f7ff fff9 	bl	8009548 <cleanup_glue>
 8009556:	4621      	mov	r1, r4
 8009558:	4628      	mov	r0, r5
 800955a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800955e:	f000 b9f9 	b.w	8009954 <_free_r>
	...

08009564 <_reclaim_reent>:
 8009564:	4b2c      	ldr	r3, [pc, #176]	; (8009618 <_reclaim_reent+0xb4>)
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4283      	cmp	r3, r0
 800956a:	b570      	push	{r4, r5, r6, lr}
 800956c:	4604      	mov	r4, r0
 800956e:	d051      	beq.n	8009614 <_reclaim_reent+0xb0>
 8009570:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009572:	b143      	cbz	r3, 8009586 <_reclaim_reent+0x22>
 8009574:	68db      	ldr	r3, [r3, #12]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d14a      	bne.n	8009610 <_reclaim_reent+0xac>
 800957a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800957c:	6819      	ldr	r1, [r3, #0]
 800957e:	b111      	cbz	r1, 8009586 <_reclaim_reent+0x22>
 8009580:	4620      	mov	r0, r4
 8009582:	f000 f9e7 	bl	8009954 <_free_r>
 8009586:	6961      	ldr	r1, [r4, #20]
 8009588:	b111      	cbz	r1, 8009590 <_reclaim_reent+0x2c>
 800958a:	4620      	mov	r0, r4
 800958c:	f000 f9e2 	bl	8009954 <_free_r>
 8009590:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009592:	b111      	cbz	r1, 800959a <_reclaim_reent+0x36>
 8009594:	4620      	mov	r0, r4
 8009596:	f000 f9dd 	bl	8009954 <_free_r>
 800959a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800959c:	b111      	cbz	r1, 80095a4 <_reclaim_reent+0x40>
 800959e:	4620      	mov	r0, r4
 80095a0:	f000 f9d8 	bl	8009954 <_free_r>
 80095a4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80095a6:	b111      	cbz	r1, 80095ae <_reclaim_reent+0x4a>
 80095a8:	4620      	mov	r0, r4
 80095aa:	f000 f9d3 	bl	8009954 <_free_r>
 80095ae:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80095b0:	b111      	cbz	r1, 80095b8 <_reclaim_reent+0x54>
 80095b2:	4620      	mov	r0, r4
 80095b4:	f000 f9ce 	bl	8009954 <_free_r>
 80095b8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80095ba:	b111      	cbz	r1, 80095c2 <_reclaim_reent+0x5e>
 80095bc:	4620      	mov	r0, r4
 80095be:	f000 f9c9 	bl	8009954 <_free_r>
 80095c2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80095c4:	b111      	cbz	r1, 80095cc <_reclaim_reent+0x68>
 80095c6:	4620      	mov	r0, r4
 80095c8:	f000 f9c4 	bl	8009954 <_free_r>
 80095cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095ce:	b111      	cbz	r1, 80095d6 <_reclaim_reent+0x72>
 80095d0:	4620      	mov	r0, r4
 80095d2:	f000 f9bf 	bl	8009954 <_free_r>
 80095d6:	69a3      	ldr	r3, [r4, #24]
 80095d8:	b1e3      	cbz	r3, 8009614 <_reclaim_reent+0xb0>
 80095da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80095dc:	4620      	mov	r0, r4
 80095de:	4798      	blx	r3
 80095e0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80095e2:	b1b9      	cbz	r1, 8009614 <_reclaim_reent+0xb0>
 80095e4:	4620      	mov	r0, r4
 80095e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80095ea:	f7ff bfad 	b.w	8009548 <cleanup_glue>
 80095ee:	5949      	ldr	r1, [r1, r5]
 80095f0:	b941      	cbnz	r1, 8009604 <_reclaim_reent+0xa0>
 80095f2:	3504      	adds	r5, #4
 80095f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095f6:	2d80      	cmp	r5, #128	; 0x80
 80095f8:	68d9      	ldr	r1, [r3, #12]
 80095fa:	d1f8      	bne.n	80095ee <_reclaim_reent+0x8a>
 80095fc:	4620      	mov	r0, r4
 80095fe:	f000 f9a9 	bl	8009954 <_free_r>
 8009602:	e7ba      	b.n	800957a <_reclaim_reent+0x16>
 8009604:	680e      	ldr	r6, [r1, #0]
 8009606:	4620      	mov	r0, r4
 8009608:	f000 f9a4 	bl	8009954 <_free_r>
 800960c:	4631      	mov	r1, r6
 800960e:	e7ef      	b.n	80095f0 <_reclaim_reent+0x8c>
 8009610:	2500      	movs	r5, #0
 8009612:	e7ef      	b.n	80095f4 <_reclaim_reent+0x90>
 8009614:	bd70      	pop	{r4, r5, r6, pc}
 8009616:	bf00      	nop
 8009618:	20000018 	.word	0x20000018

0800961c <_sbrk_r>:
 800961c:	b538      	push	{r3, r4, r5, lr}
 800961e:	4d06      	ldr	r5, [pc, #24]	; (8009638 <_sbrk_r+0x1c>)
 8009620:	2300      	movs	r3, #0
 8009622:	4604      	mov	r4, r0
 8009624:	4608      	mov	r0, r1
 8009626:	602b      	str	r3, [r5, #0]
 8009628:	f7f7 ff8e 	bl	8001548 <_sbrk>
 800962c:	1c43      	adds	r3, r0, #1
 800962e:	d102      	bne.n	8009636 <_sbrk_r+0x1a>
 8009630:	682b      	ldr	r3, [r5, #0]
 8009632:	b103      	cbz	r3, 8009636 <_sbrk_r+0x1a>
 8009634:	6023      	str	r3, [r4, #0]
 8009636:	bd38      	pop	{r3, r4, r5, pc}
 8009638:	2000431c 	.word	0x2000431c

0800963c <sniprintf>:
 800963c:	b40c      	push	{r2, r3}
 800963e:	b530      	push	{r4, r5, lr}
 8009640:	4b17      	ldr	r3, [pc, #92]	; (80096a0 <sniprintf+0x64>)
 8009642:	1e0c      	subs	r4, r1, #0
 8009644:	681d      	ldr	r5, [r3, #0]
 8009646:	b09d      	sub	sp, #116	; 0x74
 8009648:	da08      	bge.n	800965c <sniprintf+0x20>
 800964a:	238b      	movs	r3, #139	; 0x8b
 800964c:	602b      	str	r3, [r5, #0]
 800964e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009652:	b01d      	add	sp, #116	; 0x74
 8009654:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009658:	b002      	add	sp, #8
 800965a:	4770      	bx	lr
 800965c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009660:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009664:	bf14      	ite	ne
 8009666:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800966a:	4623      	moveq	r3, r4
 800966c:	9304      	str	r3, [sp, #16]
 800966e:	9307      	str	r3, [sp, #28]
 8009670:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009674:	9002      	str	r0, [sp, #8]
 8009676:	9006      	str	r0, [sp, #24]
 8009678:	f8ad 3016 	strh.w	r3, [sp, #22]
 800967c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800967e:	ab21      	add	r3, sp, #132	; 0x84
 8009680:	a902      	add	r1, sp, #8
 8009682:	4628      	mov	r0, r5
 8009684:	9301      	str	r3, [sp, #4]
 8009686:	f000 fa0d 	bl	8009aa4 <_svfiprintf_r>
 800968a:	1c43      	adds	r3, r0, #1
 800968c:	bfbc      	itt	lt
 800968e:	238b      	movlt	r3, #139	; 0x8b
 8009690:	602b      	strlt	r3, [r5, #0]
 8009692:	2c00      	cmp	r4, #0
 8009694:	d0dd      	beq.n	8009652 <sniprintf+0x16>
 8009696:	9b02      	ldr	r3, [sp, #8]
 8009698:	2200      	movs	r2, #0
 800969a:	701a      	strb	r2, [r3, #0]
 800969c:	e7d9      	b.n	8009652 <sniprintf+0x16>
 800969e:	bf00      	nop
 80096a0:	20000018 	.word	0x20000018

080096a4 <__sread>:
 80096a4:	b510      	push	{r4, lr}
 80096a6:	460c      	mov	r4, r1
 80096a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ac:	f000 fde8 	bl	800a280 <_read_r>
 80096b0:	2800      	cmp	r0, #0
 80096b2:	bfab      	itete	ge
 80096b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80096b6:	89a3      	ldrhlt	r3, [r4, #12]
 80096b8:	181b      	addge	r3, r3, r0
 80096ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80096be:	bfac      	ite	ge
 80096c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80096c2:	81a3      	strhlt	r3, [r4, #12]
 80096c4:	bd10      	pop	{r4, pc}

080096c6 <__swrite>:
 80096c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096ca:	461f      	mov	r7, r3
 80096cc:	898b      	ldrh	r3, [r1, #12]
 80096ce:	05db      	lsls	r3, r3, #23
 80096d0:	4605      	mov	r5, r0
 80096d2:	460c      	mov	r4, r1
 80096d4:	4616      	mov	r6, r2
 80096d6:	d505      	bpl.n	80096e4 <__swrite+0x1e>
 80096d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096dc:	2302      	movs	r3, #2
 80096de:	2200      	movs	r2, #0
 80096e0:	f000 f91a 	bl	8009918 <_lseek_r>
 80096e4:	89a3      	ldrh	r3, [r4, #12]
 80096e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80096ee:	81a3      	strh	r3, [r4, #12]
 80096f0:	4632      	mov	r2, r6
 80096f2:	463b      	mov	r3, r7
 80096f4:	4628      	mov	r0, r5
 80096f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096fa:	f000 b829 	b.w	8009750 <_write_r>

080096fe <__sseek>:
 80096fe:	b510      	push	{r4, lr}
 8009700:	460c      	mov	r4, r1
 8009702:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009706:	f000 f907 	bl	8009918 <_lseek_r>
 800970a:	1c43      	adds	r3, r0, #1
 800970c:	89a3      	ldrh	r3, [r4, #12]
 800970e:	bf15      	itete	ne
 8009710:	6560      	strne	r0, [r4, #84]	; 0x54
 8009712:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009716:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800971a:	81a3      	strheq	r3, [r4, #12]
 800971c:	bf18      	it	ne
 800971e:	81a3      	strhne	r3, [r4, #12]
 8009720:	bd10      	pop	{r4, pc}

08009722 <__sclose>:
 8009722:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009726:	f000 b825 	b.w	8009774 <_close_r>

0800972a <strncpy>:
 800972a:	b510      	push	{r4, lr}
 800972c:	3901      	subs	r1, #1
 800972e:	4603      	mov	r3, r0
 8009730:	b132      	cbz	r2, 8009740 <strncpy+0x16>
 8009732:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009736:	f803 4b01 	strb.w	r4, [r3], #1
 800973a:	3a01      	subs	r2, #1
 800973c:	2c00      	cmp	r4, #0
 800973e:	d1f7      	bne.n	8009730 <strncpy+0x6>
 8009740:	441a      	add	r2, r3
 8009742:	2100      	movs	r1, #0
 8009744:	4293      	cmp	r3, r2
 8009746:	d100      	bne.n	800974a <strncpy+0x20>
 8009748:	bd10      	pop	{r4, pc}
 800974a:	f803 1b01 	strb.w	r1, [r3], #1
 800974e:	e7f9      	b.n	8009744 <strncpy+0x1a>

08009750 <_write_r>:
 8009750:	b538      	push	{r3, r4, r5, lr}
 8009752:	4d07      	ldr	r5, [pc, #28]	; (8009770 <_write_r+0x20>)
 8009754:	4604      	mov	r4, r0
 8009756:	4608      	mov	r0, r1
 8009758:	4611      	mov	r1, r2
 800975a:	2200      	movs	r2, #0
 800975c:	602a      	str	r2, [r5, #0]
 800975e:	461a      	mov	r2, r3
 8009760:	f7f7 fea1 	bl	80014a6 <_write>
 8009764:	1c43      	adds	r3, r0, #1
 8009766:	d102      	bne.n	800976e <_write_r+0x1e>
 8009768:	682b      	ldr	r3, [r5, #0]
 800976a:	b103      	cbz	r3, 800976e <_write_r+0x1e>
 800976c:	6023      	str	r3, [r4, #0]
 800976e:	bd38      	pop	{r3, r4, r5, pc}
 8009770:	2000431c 	.word	0x2000431c

08009774 <_close_r>:
 8009774:	b538      	push	{r3, r4, r5, lr}
 8009776:	4d06      	ldr	r5, [pc, #24]	; (8009790 <_close_r+0x1c>)
 8009778:	2300      	movs	r3, #0
 800977a:	4604      	mov	r4, r0
 800977c:	4608      	mov	r0, r1
 800977e:	602b      	str	r3, [r5, #0]
 8009780:	f7f7 fead 	bl	80014de <_close>
 8009784:	1c43      	adds	r3, r0, #1
 8009786:	d102      	bne.n	800978e <_close_r+0x1a>
 8009788:	682b      	ldr	r3, [r5, #0]
 800978a:	b103      	cbz	r3, 800978e <_close_r+0x1a>
 800978c:	6023      	str	r3, [r4, #0]
 800978e:	bd38      	pop	{r3, r4, r5, pc}
 8009790:	2000431c 	.word	0x2000431c

08009794 <__sflush_r>:
 8009794:	898a      	ldrh	r2, [r1, #12]
 8009796:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800979a:	4605      	mov	r5, r0
 800979c:	0710      	lsls	r0, r2, #28
 800979e:	460c      	mov	r4, r1
 80097a0:	d458      	bmi.n	8009854 <__sflush_r+0xc0>
 80097a2:	684b      	ldr	r3, [r1, #4]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	dc05      	bgt.n	80097b4 <__sflush_r+0x20>
 80097a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	dc02      	bgt.n	80097b4 <__sflush_r+0x20>
 80097ae:	2000      	movs	r0, #0
 80097b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097b6:	2e00      	cmp	r6, #0
 80097b8:	d0f9      	beq.n	80097ae <__sflush_r+0x1a>
 80097ba:	2300      	movs	r3, #0
 80097bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80097c0:	682f      	ldr	r7, [r5, #0]
 80097c2:	602b      	str	r3, [r5, #0]
 80097c4:	d032      	beq.n	800982c <__sflush_r+0x98>
 80097c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80097c8:	89a3      	ldrh	r3, [r4, #12]
 80097ca:	075a      	lsls	r2, r3, #29
 80097cc:	d505      	bpl.n	80097da <__sflush_r+0x46>
 80097ce:	6863      	ldr	r3, [r4, #4]
 80097d0:	1ac0      	subs	r0, r0, r3
 80097d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80097d4:	b10b      	cbz	r3, 80097da <__sflush_r+0x46>
 80097d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80097d8:	1ac0      	subs	r0, r0, r3
 80097da:	2300      	movs	r3, #0
 80097dc:	4602      	mov	r2, r0
 80097de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097e0:	6a21      	ldr	r1, [r4, #32]
 80097e2:	4628      	mov	r0, r5
 80097e4:	47b0      	blx	r6
 80097e6:	1c43      	adds	r3, r0, #1
 80097e8:	89a3      	ldrh	r3, [r4, #12]
 80097ea:	d106      	bne.n	80097fa <__sflush_r+0x66>
 80097ec:	6829      	ldr	r1, [r5, #0]
 80097ee:	291d      	cmp	r1, #29
 80097f0:	d82c      	bhi.n	800984c <__sflush_r+0xb8>
 80097f2:	4a2a      	ldr	r2, [pc, #168]	; (800989c <__sflush_r+0x108>)
 80097f4:	40ca      	lsrs	r2, r1
 80097f6:	07d6      	lsls	r6, r2, #31
 80097f8:	d528      	bpl.n	800984c <__sflush_r+0xb8>
 80097fa:	2200      	movs	r2, #0
 80097fc:	6062      	str	r2, [r4, #4]
 80097fe:	04d9      	lsls	r1, r3, #19
 8009800:	6922      	ldr	r2, [r4, #16]
 8009802:	6022      	str	r2, [r4, #0]
 8009804:	d504      	bpl.n	8009810 <__sflush_r+0x7c>
 8009806:	1c42      	adds	r2, r0, #1
 8009808:	d101      	bne.n	800980e <__sflush_r+0x7a>
 800980a:	682b      	ldr	r3, [r5, #0]
 800980c:	b903      	cbnz	r3, 8009810 <__sflush_r+0x7c>
 800980e:	6560      	str	r0, [r4, #84]	; 0x54
 8009810:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009812:	602f      	str	r7, [r5, #0]
 8009814:	2900      	cmp	r1, #0
 8009816:	d0ca      	beq.n	80097ae <__sflush_r+0x1a>
 8009818:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800981c:	4299      	cmp	r1, r3
 800981e:	d002      	beq.n	8009826 <__sflush_r+0x92>
 8009820:	4628      	mov	r0, r5
 8009822:	f000 f897 	bl	8009954 <_free_r>
 8009826:	2000      	movs	r0, #0
 8009828:	6360      	str	r0, [r4, #52]	; 0x34
 800982a:	e7c1      	b.n	80097b0 <__sflush_r+0x1c>
 800982c:	6a21      	ldr	r1, [r4, #32]
 800982e:	2301      	movs	r3, #1
 8009830:	4628      	mov	r0, r5
 8009832:	47b0      	blx	r6
 8009834:	1c41      	adds	r1, r0, #1
 8009836:	d1c7      	bne.n	80097c8 <__sflush_r+0x34>
 8009838:	682b      	ldr	r3, [r5, #0]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d0c4      	beq.n	80097c8 <__sflush_r+0x34>
 800983e:	2b1d      	cmp	r3, #29
 8009840:	d001      	beq.n	8009846 <__sflush_r+0xb2>
 8009842:	2b16      	cmp	r3, #22
 8009844:	d101      	bne.n	800984a <__sflush_r+0xb6>
 8009846:	602f      	str	r7, [r5, #0]
 8009848:	e7b1      	b.n	80097ae <__sflush_r+0x1a>
 800984a:	89a3      	ldrh	r3, [r4, #12]
 800984c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009850:	81a3      	strh	r3, [r4, #12]
 8009852:	e7ad      	b.n	80097b0 <__sflush_r+0x1c>
 8009854:	690f      	ldr	r7, [r1, #16]
 8009856:	2f00      	cmp	r7, #0
 8009858:	d0a9      	beq.n	80097ae <__sflush_r+0x1a>
 800985a:	0793      	lsls	r3, r2, #30
 800985c:	680e      	ldr	r6, [r1, #0]
 800985e:	bf08      	it	eq
 8009860:	694b      	ldreq	r3, [r1, #20]
 8009862:	600f      	str	r7, [r1, #0]
 8009864:	bf18      	it	ne
 8009866:	2300      	movne	r3, #0
 8009868:	eba6 0807 	sub.w	r8, r6, r7
 800986c:	608b      	str	r3, [r1, #8]
 800986e:	f1b8 0f00 	cmp.w	r8, #0
 8009872:	dd9c      	ble.n	80097ae <__sflush_r+0x1a>
 8009874:	6a21      	ldr	r1, [r4, #32]
 8009876:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009878:	4643      	mov	r3, r8
 800987a:	463a      	mov	r2, r7
 800987c:	4628      	mov	r0, r5
 800987e:	47b0      	blx	r6
 8009880:	2800      	cmp	r0, #0
 8009882:	dc06      	bgt.n	8009892 <__sflush_r+0xfe>
 8009884:	89a3      	ldrh	r3, [r4, #12]
 8009886:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800988a:	81a3      	strh	r3, [r4, #12]
 800988c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009890:	e78e      	b.n	80097b0 <__sflush_r+0x1c>
 8009892:	4407      	add	r7, r0
 8009894:	eba8 0800 	sub.w	r8, r8, r0
 8009898:	e7e9      	b.n	800986e <__sflush_r+0xda>
 800989a:	bf00      	nop
 800989c:	20400001 	.word	0x20400001

080098a0 <_fflush_r>:
 80098a0:	b538      	push	{r3, r4, r5, lr}
 80098a2:	690b      	ldr	r3, [r1, #16]
 80098a4:	4605      	mov	r5, r0
 80098a6:	460c      	mov	r4, r1
 80098a8:	b913      	cbnz	r3, 80098b0 <_fflush_r+0x10>
 80098aa:	2500      	movs	r5, #0
 80098ac:	4628      	mov	r0, r5
 80098ae:	bd38      	pop	{r3, r4, r5, pc}
 80098b0:	b118      	cbz	r0, 80098ba <_fflush_r+0x1a>
 80098b2:	6983      	ldr	r3, [r0, #24]
 80098b4:	b90b      	cbnz	r3, 80098ba <_fflush_r+0x1a>
 80098b6:	f7ff fcaf 	bl	8009218 <__sinit>
 80098ba:	4b14      	ldr	r3, [pc, #80]	; (800990c <_fflush_r+0x6c>)
 80098bc:	429c      	cmp	r4, r3
 80098be:	d11b      	bne.n	80098f8 <_fflush_r+0x58>
 80098c0:	686c      	ldr	r4, [r5, #4]
 80098c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d0ef      	beq.n	80098aa <_fflush_r+0xa>
 80098ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80098cc:	07d0      	lsls	r0, r2, #31
 80098ce:	d404      	bmi.n	80098da <_fflush_r+0x3a>
 80098d0:	0599      	lsls	r1, r3, #22
 80098d2:	d402      	bmi.n	80098da <_fflush_r+0x3a>
 80098d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098d6:	f7ff fd62 	bl	800939e <__retarget_lock_acquire_recursive>
 80098da:	4628      	mov	r0, r5
 80098dc:	4621      	mov	r1, r4
 80098de:	f7ff ff59 	bl	8009794 <__sflush_r>
 80098e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098e4:	07da      	lsls	r2, r3, #31
 80098e6:	4605      	mov	r5, r0
 80098e8:	d4e0      	bmi.n	80098ac <_fflush_r+0xc>
 80098ea:	89a3      	ldrh	r3, [r4, #12]
 80098ec:	059b      	lsls	r3, r3, #22
 80098ee:	d4dd      	bmi.n	80098ac <_fflush_r+0xc>
 80098f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098f2:	f7ff fd55 	bl	80093a0 <__retarget_lock_release_recursive>
 80098f6:	e7d9      	b.n	80098ac <_fflush_r+0xc>
 80098f8:	4b05      	ldr	r3, [pc, #20]	; (8009910 <_fflush_r+0x70>)
 80098fa:	429c      	cmp	r4, r3
 80098fc:	d101      	bne.n	8009902 <_fflush_r+0x62>
 80098fe:	68ac      	ldr	r4, [r5, #8]
 8009900:	e7df      	b.n	80098c2 <_fflush_r+0x22>
 8009902:	4b04      	ldr	r3, [pc, #16]	; (8009914 <_fflush_r+0x74>)
 8009904:	429c      	cmp	r4, r3
 8009906:	bf08      	it	eq
 8009908:	68ec      	ldreq	r4, [r5, #12]
 800990a:	e7da      	b.n	80098c2 <_fflush_r+0x22>
 800990c:	0800a8b0 	.word	0x0800a8b0
 8009910:	0800a8d0 	.word	0x0800a8d0
 8009914:	0800a890 	.word	0x0800a890

08009918 <_lseek_r>:
 8009918:	b538      	push	{r3, r4, r5, lr}
 800991a:	4d07      	ldr	r5, [pc, #28]	; (8009938 <_lseek_r+0x20>)
 800991c:	4604      	mov	r4, r0
 800991e:	4608      	mov	r0, r1
 8009920:	4611      	mov	r1, r2
 8009922:	2200      	movs	r2, #0
 8009924:	602a      	str	r2, [r5, #0]
 8009926:	461a      	mov	r2, r3
 8009928:	f7f7 fe00 	bl	800152c <_lseek>
 800992c:	1c43      	adds	r3, r0, #1
 800992e:	d102      	bne.n	8009936 <_lseek_r+0x1e>
 8009930:	682b      	ldr	r3, [r5, #0]
 8009932:	b103      	cbz	r3, 8009936 <_lseek_r+0x1e>
 8009934:	6023      	str	r3, [r4, #0]
 8009936:	bd38      	pop	{r3, r4, r5, pc}
 8009938:	2000431c 	.word	0x2000431c

0800993c <__malloc_lock>:
 800993c:	4801      	ldr	r0, [pc, #4]	; (8009944 <__malloc_lock+0x8>)
 800993e:	f7ff bd2e 	b.w	800939e <__retarget_lock_acquire_recursive>
 8009942:	bf00      	nop
 8009944:	20004310 	.word	0x20004310

08009948 <__malloc_unlock>:
 8009948:	4801      	ldr	r0, [pc, #4]	; (8009950 <__malloc_unlock+0x8>)
 800994a:	f7ff bd29 	b.w	80093a0 <__retarget_lock_release_recursive>
 800994e:	bf00      	nop
 8009950:	20004310 	.word	0x20004310

08009954 <_free_r>:
 8009954:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009956:	2900      	cmp	r1, #0
 8009958:	d044      	beq.n	80099e4 <_free_r+0x90>
 800995a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800995e:	9001      	str	r0, [sp, #4]
 8009960:	2b00      	cmp	r3, #0
 8009962:	f1a1 0404 	sub.w	r4, r1, #4
 8009966:	bfb8      	it	lt
 8009968:	18e4      	addlt	r4, r4, r3
 800996a:	f7ff ffe7 	bl	800993c <__malloc_lock>
 800996e:	4a1e      	ldr	r2, [pc, #120]	; (80099e8 <_free_r+0x94>)
 8009970:	9801      	ldr	r0, [sp, #4]
 8009972:	6813      	ldr	r3, [r2, #0]
 8009974:	b933      	cbnz	r3, 8009984 <_free_r+0x30>
 8009976:	6063      	str	r3, [r4, #4]
 8009978:	6014      	str	r4, [r2, #0]
 800997a:	b003      	add	sp, #12
 800997c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009980:	f7ff bfe2 	b.w	8009948 <__malloc_unlock>
 8009984:	42a3      	cmp	r3, r4
 8009986:	d908      	bls.n	800999a <_free_r+0x46>
 8009988:	6825      	ldr	r5, [r4, #0]
 800998a:	1961      	adds	r1, r4, r5
 800998c:	428b      	cmp	r3, r1
 800998e:	bf01      	itttt	eq
 8009990:	6819      	ldreq	r1, [r3, #0]
 8009992:	685b      	ldreq	r3, [r3, #4]
 8009994:	1949      	addeq	r1, r1, r5
 8009996:	6021      	streq	r1, [r4, #0]
 8009998:	e7ed      	b.n	8009976 <_free_r+0x22>
 800999a:	461a      	mov	r2, r3
 800999c:	685b      	ldr	r3, [r3, #4]
 800999e:	b10b      	cbz	r3, 80099a4 <_free_r+0x50>
 80099a0:	42a3      	cmp	r3, r4
 80099a2:	d9fa      	bls.n	800999a <_free_r+0x46>
 80099a4:	6811      	ldr	r1, [r2, #0]
 80099a6:	1855      	adds	r5, r2, r1
 80099a8:	42a5      	cmp	r5, r4
 80099aa:	d10b      	bne.n	80099c4 <_free_r+0x70>
 80099ac:	6824      	ldr	r4, [r4, #0]
 80099ae:	4421      	add	r1, r4
 80099b0:	1854      	adds	r4, r2, r1
 80099b2:	42a3      	cmp	r3, r4
 80099b4:	6011      	str	r1, [r2, #0]
 80099b6:	d1e0      	bne.n	800997a <_free_r+0x26>
 80099b8:	681c      	ldr	r4, [r3, #0]
 80099ba:	685b      	ldr	r3, [r3, #4]
 80099bc:	6053      	str	r3, [r2, #4]
 80099be:	4421      	add	r1, r4
 80099c0:	6011      	str	r1, [r2, #0]
 80099c2:	e7da      	b.n	800997a <_free_r+0x26>
 80099c4:	d902      	bls.n	80099cc <_free_r+0x78>
 80099c6:	230c      	movs	r3, #12
 80099c8:	6003      	str	r3, [r0, #0]
 80099ca:	e7d6      	b.n	800997a <_free_r+0x26>
 80099cc:	6825      	ldr	r5, [r4, #0]
 80099ce:	1961      	adds	r1, r4, r5
 80099d0:	428b      	cmp	r3, r1
 80099d2:	bf04      	itt	eq
 80099d4:	6819      	ldreq	r1, [r3, #0]
 80099d6:	685b      	ldreq	r3, [r3, #4]
 80099d8:	6063      	str	r3, [r4, #4]
 80099da:	bf04      	itt	eq
 80099dc:	1949      	addeq	r1, r1, r5
 80099de:	6021      	streq	r1, [r4, #0]
 80099e0:	6054      	str	r4, [r2, #4]
 80099e2:	e7ca      	b.n	800997a <_free_r+0x26>
 80099e4:	b003      	add	sp, #12
 80099e6:	bd30      	pop	{r4, r5, pc}
 80099e8:	20004314 	.word	0x20004314

080099ec <__ssputs_r>:
 80099ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099f0:	688e      	ldr	r6, [r1, #8]
 80099f2:	429e      	cmp	r6, r3
 80099f4:	4682      	mov	sl, r0
 80099f6:	460c      	mov	r4, r1
 80099f8:	4690      	mov	r8, r2
 80099fa:	461f      	mov	r7, r3
 80099fc:	d838      	bhi.n	8009a70 <__ssputs_r+0x84>
 80099fe:	898a      	ldrh	r2, [r1, #12]
 8009a00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009a04:	d032      	beq.n	8009a6c <__ssputs_r+0x80>
 8009a06:	6825      	ldr	r5, [r4, #0]
 8009a08:	6909      	ldr	r1, [r1, #16]
 8009a0a:	eba5 0901 	sub.w	r9, r5, r1
 8009a0e:	6965      	ldr	r5, [r4, #20]
 8009a10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a18:	3301      	adds	r3, #1
 8009a1a:	444b      	add	r3, r9
 8009a1c:	106d      	asrs	r5, r5, #1
 8009a1e:	429d      	cmp	r5, r3
 8009a20:	bf38      	it	cc
 8009a22:	461d      	movcc	r5, r3
 8009a24:	0553      	lsls	r3, r2, #21
 8009a26:	d531      	bpl.n	8009a8c <__ssputs_r+0xa0>
 8009a28:	4629      	mov	r1, r5
 8009a2a:	f7ff fd01 	bl	8009430 <_malloc_r>
 8009a2e:	4606      	mov	r6, r0
 8009a30:	b950      	cbnz	r0, 8009a48 <__ssputs_r+0x5c>
 8009a32:	230c      	movs	r3, #12
 8009a34:	f8ca 3000 	str.w	r3, [sl]
 8009a38:	89a3      	ldrh	r3, [r4, #12]
 8009a3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a3e:	81a3      	strh	r3, [r4, #12]
 8009a40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a48:	6921      	ldr	r1, [r4, #16]
 8009a4a:	464a      	mov	r2, r9
 8009a4c:	f7ff fcb9 	bl	80093c2 <memcpy>
 8009a50:	89a3      	ldrh	r3, [r4, #12]
 8009a52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009a56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a5a:	81a3      	strh	r3, [r4, #12]
 8009a5c:	6126      	str	r6, [r4, #16]
 8009a5e:	6165      	str	r5, [r4, #20]
 8009a60:	444e      	add	r6, r9
 8009a62:	eba5 0509 	sub.w	r5, r5, r9
 8009a66:	6026      	str	r6, [r4, #0]
 8009a68:	60a5      	str	r5, [r4, #8]
 8009a6a:	463e      	mov	r6, r7
 8009a6c:	42be      	cmp	r6, r7
 8009a6e:	d900      	bls.n	8009a72 <__ssputs_r+0x86>
 8009a70:	463e      	mov	r6, r7
 8009a72:	6820      	ldr	r0, [r4, #0]
 8009a74:	4632      	mov	r2, r6
 8009a76:	4641      	mov	r1, r8
 8009a78:	f000 fd3a 	bl	800a4f0 <memmove>
 8009a7c:	68a3      	ldr	r3, [r4, #8]
 8009a7e:	1b9b      	subs	r3, r3, r6
 8009a80:	60a3      	str	r3, [r4, #8]
 8009a82:	6823      	ldr	r3, [r4, #0]
 8009a84:	4433      	add	r3, r6
 8009a86:	6023      	str	r3, [r4, #0]
 8009a88:	2000      	movs	r0, #0
 8009a8a:	e7db      	b.n	8009a44 <__ssputs_r+0x58>
 8009a8c:	462a      	mov	r2, r5
 8009a8e:	f000 fd49 	bl	800a524 <_realloc_r>
 8009a92:	4606      	mov	r6, r0
 8009a94:	2800      	cmp	r0, #0
 8009a96:	d1e1      	bne.n	8009a5c <__ssputs_r+0x70>
 8009a98:	6921      	ldr	r1, [r4, #16]
 8009a9a:	4650      	mov	r0, sl
 8009a9c:	f7ff ff5a 	bl	8009954 <_free_r>
 8009aa0:	e7c7      	b.n	8009a32 <__ssputs_r+0x46>
	...

08009aa4 <_svfiprintf_r>:
 8009aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aa8:	4698      	mov	r8, r3
 8009aaa:	898b      	ldrh	r3, [r1, #12]
 8009aac:	061b      	lsls	r3, r3, #24
 8009aae:	b09d      	sub	sp, #116	; 0x74
 8009ab0:	4607      	mov	r7, r0
 8009ab2:	460d      	mov	r5, r1
 8009ab4:	4614      	mov	r4, r2
 8009ab6:	d50e      	bpl.n	8009ad6 <_svfiprintf_r+0x32>
 8009ab8:	690b      	ldr	r3, [r1, #16]
 8009aba:	b963      	cbnz	r3, 8009ad6 <_svfiprintf_r+0x32>
 8009abc:	2140      	movs	r1, #64	; 0x40
 8009abe:	f7ff fcb7 	bl	8009430 <_malloc_r>
 8009ac2:	6028      	str	r0, [r5, #0]
 8009ac4:	6128      	str	r0, [r5, #16]
 8009ac6:	b920      	cbnz	r0, 8009ad2 <_svfiprintf_r+0x2e>
 8009ac8:	230c      	movs	r3, #12
 8009aca:	603b      	str	r3, [r7, #0]
 8009acc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ad0:	e0d1      	b.n	8009c76 <_svfiprintf_r+0x1d2>
 8009ad2:	2340      	movs	r3, #64	; 0x40
 8009ad4:	616b      	str	r3, [r5, #20]
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	9309      	str	r3, [sp, #36]	; 0x24
 8009ada:	2320      	movs	r3, #32
 8009adc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ae0:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ae4:	2330      	movs	r3, #48	; 0x30
 8009ae6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009c90 <_svfiprintf_r+0x1ec>
 8009aea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009aee:	f04f 0901 	mov.w	r9, #1
 8009af2:	4623      	mov	r3, r4
 8009af4:	469a      	mov	sl, r3
 8009af6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009afa:	b10a      	cbz	r2, 8009b00 <_svfiprintf_r+0x5c>
 8009afc:	2a25      	cmp	r2, #37	; 0x25
 8009afe:	d1f9      	bne.n	8009af4 <_svfiprintf_r+0x50>
 8009b00:	ebba 0b04 	subs.w	fp, sl, r4
 8009b04:	d00b      	beq.n	8009b1e <_svfiprintf_r+0x7a>
 8009b06:	465b      	mov	r3, fp
 8009b08:	4622      	mov	r2, r4
 8009b0a:	4629      	mov	r1, r5
 8009b0c:	4638      	mov	r0, r7
 8009b0e:	f7ff ff6d 	bl	80099ec <__ssputs_r>
 8009b12:	3001      	adds	r0, #1
 8009b14:	f000 80aa 	beq.w	8009c6c <_svfiprintf_r+0x1c8>
 8009b18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b1a:	445a      	add	r2, fp
 8009b1c:	9209      	str	r2, [sp, #36]	; 0x24
 8009b1e:	f89a 3000 	ldrb.w	r3, [sl]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	f000 80a2 	beq.w	8009c6c <_svfiprintf_r+0x1c8>
 8009b28:	2300      	movs	r3, #0
 8009b2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009b2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b32:	f10a 0a01 	add.w	sl, sl, #1
 8009b36:	9304      	str	r3, [sp, #16]
 8009b38:	9307      	str	r3, [sp, #28]
 8009b3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009b3e:	931a      	str	r3, [sp, #104]	; 0x68
 8009b40:	4654      	mov	r4, sl
 8009b42:	2205      	movs	r2, #5
 8009b44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b48:	4851      	ldr	r0, [pc, #324]	; (8009c90 <_svfiprintf_r+0x1ec>)
 8009b4a:	f7f6 fb49 	bl	80001e0 <memchr>
 8009b4e:	9a04      	ldr	r2, [sp, #16]
 8009b50:	b9d8      	cbnz	r0, 8009b8a <_svfiprintf_r+0xe6>
 8009b52:	06d0      	lsls	r0, r2, #27
 8009b54:	bf44      	itt	mi
 8009b56:	2320      	movmi	r3, #32
 8009b58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b5c:	0711      	lsls	r1, r2, #28
 8009b5e:	bf44      	itt	mi
 8009b60:	232b      	movmi	r3, #43	; 0x2b
 8009b62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b66:	f89a 3000 	ldrb.w	r3, [sl]
 8009b6a:	2b2a      	cmp	r3, #42	; 0x2a
 8009b6c:	d015      	beq.n	8009b9a <_svfiprintf_r+0xf6>
 8009b6e:	9a07      	ldr	r2, [sp, #28]
 8009b70:	4654      	mov	r4, sl
 8009b72:	2000      	movs	r0, #0
 8009b74:	f04f 0c0a 	mov.w	ip, #10
 8009b78:	4621      	mov	r1, r4
 8009b7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b7e:	3b30      	subs	r3, #48	; 0x30
 8009b80:	2b09      	cmp	r3, #9
 8009b82:	d94e      	bls.n	8009c22 <_svfiprintf_r+0x17e>
 8009b84:	b1b0      	cbz	r0, 8009bb4 <_svfiprintf_r+0x110>
 8009b86:	9207      	str	r2, [sp, #28]
 8009b88:	e014      	b.n	8009bb4 <_svfiprintf_r+0x110>
 8009b8a:	eba0 0308 	sub.w	r3, r0, r8
 8009b8e:	fa09 f303 	lsl.w	r3, r9, r3
 8009b92:	4313      	orrs	r3, r2
 8009b94:	9304      	str	r3, [sp, #16]
 8009b96:	46a2      	mov	sl, r4
 8009b98:	e7d2      	b.n	8009b40 <_svfiprintf_r+0x9c>
 8009b9a:	9b03      	ldr	r3, [sp, #12]
 8009b9c:	1d19      	adds	r1, r3, #4
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	9103      	str	r1, [sp, #12]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	bfbb      	ittet	lt
 8009ba6:	425b      	neglt	r3, r3
 8009ba8:	f042 0202 	orrlt.w	r2, r2, #2
 8009bac:	9307      	strge	r3, [sp, #28]
 8009bae:	9307      	strlt	r3, [sp, #28]
 8009bb0:	bfb8      	it	lt
 8009bb2:	9204      	strlt	r2, [sp, #16]
 8009bb4:	7823      	ldrb	r3, [r4, #0]
 8009bb6:	2b2e      	cmp	r3, #46	; 0x2e
 8009bb8:	d10c      	bne.n	8009bd4 <_svfiprintf_r+0x130>
 8009bba:	7863      	ldrb	r3, [r4, #1]
 8009bbc:	2b2a      	cmp	r3, #42	; 0x2a
 8009bbe:	d135      	bne.n	8009c2c <_svfiprintf_r+0x188>
 8009bc0:	9b03      	ldr	r3, [sp, #12]
 8009bc2:	1d1a      	adds	r2, r3, #4
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	9203      	str	r2, [sp, #12]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	bfb8      	it	lt
 8009bcc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009bd0:	3402      	adds	r4, #2
 8009bd2:	9305      	str	r3, [sp, #20]
 8009bd4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009ca0 <_svfiprintf_r+0x1fc>
 8009bd8:	7821      	ldrb	r1, [r4, #0]
 8009bda:	2203      	movs	r2, #3
 8009bdc:	4650      	mov	r0, sl
 8009bde:	f7f6 faff 	bl	80001e0 <memchr>
 8009be2:	b140      	cbz	r0, 8009bf6 <_svfiprintf_r+0x152>
 8009be4:	2340      	movs	r3, #64	; 0x40
 8009be6:	eba0 000a 	sub.w	r0, r0, sl
 8009bea:	fa03 f000 	lsl.w	r0, r3, r0
 8009bee:	9b04      	ldr	r3, [sp, #16]
 8009bf0:	4303      	orrs	r3, r0
 8009bf2:	3401      	adds	r4, #1
 8009bf4:	9304      	str	r3, [sp, #16]
 8009bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bfa:	4826      	ldr	r0, [pc, #152]	; (8009c94 <_svfiprintf_r+0x1f0>)
 8009bfc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c00:	2206      	movs	r2, #6
 8009c02:	f7f6 faed 	bl	80001e0 <memchr>
 8009c06:	2800      	cmp	r0, #0
 8009c08:	d038      	beq.n	8009c7c <_svfiprintf_r+0x1d8>
 8009c0a:	4b23      	ldr	r3, [pc, #140]	; (8009c98 <_svfiprintf_r+0x1f4>)
 8009c0c:	bb1b      	cbnz	r3, 8009c56 <_svfiprintf_r+0x1b2>
 8009c0e:	9b03      	ldr	r3, [sp, #12]
 8009c10:	3307      	adds	r3, #7
 8009c12:	f023 0307 	bic.w	r3, r3, #7
 8009c16:	3308      	adds	r3, #8
 8009c18:	9303      	str	r3, [sp, #12]
 8009c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c1c:	4433      	add	r3, r6
 8009c1e:	9309      	str	r3, [sp, #36]	; 0x24
 8009c20:	e767      	b.n	8009af2 <_svfiprintf_r+0x4e>
 8009c22:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c26:	460c      	mov	r4, r1
 8009c28:	2001      	movs	r0, #1
 8009c2a:	e7a5      	b.n	8009b78 <_svfiprintf_r+0xd4>
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	3401      	adds	r4, #1
 8009c30:	9305      	str	r3, [sp, #20]
 8009c32:	4619      	mov	r1, r3
 8009c34:	f04f 0c0a 	mov.w	ip, #10
 8009c38:	4620      	mov	r0, r4
 8009c3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c3e:	3a30      	subs	r2, #48	; 0x30
 8009c40:	2a09      	cmp	r2, #9
 8009c42:	d903      	bls.n	8009c4c <_svfiprintf_r+0x1a8>
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d0c5      	beq.n	8009bd4 <_svfiprintf_r+0x130>
 8009c48:	9105      	str	r1, [sp, #20]
 8009c4a:	e7c3      	b.n	8009bd4 <_svfiprintf_r+0x130>
 8009c4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c50:	4604      	mov	r4, r0
 8009c52:	2301      	movs	r3, #1
 8009c54:	e7f0      	b.n	8009c38 <_svfiprintf_r+0x194>
 8009c56:	ab03      	add	r3, sp, #12
 8009c58:	9300      	str	r3, [sp, #0]
 8009c5a:	462a      	mov	r2, r5
 8009c5c:	4b0f      	ldr	r3, [pc, #60]	; (8009c9c <_svfiprintf_r+0x1f8>)
 8009c5e:	a904      	add	r1, sp, #16
 8009c60:	4638      	mov	r0, r7
 8009c62:	f3af 8000 	nop.w
 8009c66:	1c42      	adds	r2, r0, #1
 8009c68:	4606      	mov	r6, r0
 8009c6a:	d1d6      	bne.n	8009c1a <_svfiprintf_r+0x176>
 8009c6c:	89ab      	ldrh	r3, [r5, #12]
 8009c6e:	065b      	lsls	r3, r3, #25
 8009c70:	f53f af2c 	bmi.w	8009acc <_svfiprintf_r+0x28>
 8009c74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c76:	b01d      	add	sp, #116	; 0x74
 8009c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c7c:	ab03      	add	r3, sp, #12
 8009c7e:	9300      	str	r3, [sp, #0]
 8009c80:	462a      	mov	r2, r5
 8009c82:	4b06      	ldr	r3, [pc, #24]	; (8009c9c <_svfiprintf_r+0x1f8>)
 8009c84:	a904      	add	r1, sp, #16
 8009c86:	4638      	mov	r0, r7
 8009c88:	f000 f9d4 	bl	800a034 <_printf_i>
 8009c8c:	e7eb      	b.n	8009c66 <_svfiprintf_r+0x1c2>
 8009c8e:	bf00      	nop
 8009c90:	0800a8f4 	.word	0x0800a8f4
 8009c94:	0800a8fe 	.word	0x0800a8fe
 8009c98:	00000000 	.word	0x00000000
 8009c9c:	080099ed 	.word	0x080099ed
 8009ca0:	0800a8fa 	.word	0x0800a8fa

08009ca4 <__sfputc_r>:
 8009ca4:	6893      	ldr	r3, [r2, #8]
 8009ca6:	3b01      	subs	r3, #1
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	b410      	push	{r4}
 8009cac:	6093      	str	r3, [r2, #8]
 8009cae:	da08      	bge.n	8009cc2 <__sfputc_r+0x1e>
 8009cb0:	6994      	ldr	r4, [r2, #24]
 8009cb2:	42a3      	cmp	r3, r4
 8009cb4:	db01      	blt.n	8009cba <__sfputc_r+0x16>
 8009cb6:	290a      	cmp	r1, #10
 8009cb8:	d103      	bne.n	8009cc2 <__sfputc_r+0x1e>
 8009cba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cbe:	f000 baf1 	b.w	800a2a4 <__swbuf_r>
 8009cc2:	6813      	ldr	r3, [r2, #0]
 8009cc4:	1c58      	adds	r0, r3, #1
 8009cc6:	6010      	str	r0, [r2, #0]
 8009cc8:	7019      	strb	r1, [r3, #0]
 8009cca:	4608      	mov	r0, r1
 8009ccc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cd0:	4770      	bx	lr

08009cd2 <__sfputs_r>:
 8009cd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cd4:	4606      	mov	r6, r0
 8009cd6:	460f      	mov	r7, r1
 8009cd8:	4614      	mov	r4, r2
 8009cda:	18d5      	adds	r5, r2, r3
 8009cdc:	42ac      	cmp	r4, r5
 8009cde:	d101      	bne.n	8009ce4 <__sfputs_r+0x12>
 8009ce0:	2000      	movs	r0, #0
 8009ce2:	e007      	b.n	8009cf4 <__sfputs_r+0x22>
 8009ce4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ce8:	463a      	mov	r2, r7
 8009cea:	4630      	mov	r0, r6
 8009cec:	f7ff ffda 	bl	8009ca4 <__sfputc_r>
 8009cf0:	1c43      	adds	r3, r0, #1
 8009cf2:	d1f3      	bne.n	8009cdc <__sfputs_r+0xa>
 8009cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009cf8 <_vfiprintf_r>:
 8009cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cfc:	460d      	mov	r5, r1
 8009cfe:	b09d      	sub	sp, #116	; 0x74
 8009d00:	4614      	mov	r4, r2
 8009d02:	4698      	mov	r8, r3
 8009d04:	4606      	mov	r6, r0
 8009d06:	b118      	cbz	r0, 8009d10 <_vfiprintf_r+0x18>
 8009d08:	6983      	ldr	r3, [r0, #24]
 8009d0a:	b90b      	cbnz	r3, 8009d10 <_vfiprintf_r+0x18>
 8009d0c:	f7ff fa84 	bl	8009218 <__sinit>
 8009d10:	4b89      	ldr	r3, [pc, #548]	; (8009f38 <_vfiprintf_r+0x240>)
 8009d12:	429d      	cmp	r5, r3
 8009d14:	d11b      	bne.n	8009d4e <_vfiprintf_r+0x56>
 8009d16:	6875      	ldr	r5, [r6, #4]
 8009d18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d1a:	07d9      	lsls	r1, r3, #31
 8009d1c:	d405      	bmi.n	8009d2a <_vfiprintf_r+0x32>
 8009d1e:	89ab      	ldrh	r3, [r5, #12]
 8009d20:	059a      	lsls	r2, r3, #22
 8009d22:	d402      	bmi.n	8009d2a <_vfiprintf_r+0x32>
 8009d24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d26:	f7ff fb3a 	bl	800939e <__retarget_lock_acquire_recursive>
 8009d2a:	89ab      	ldrh	r3, [r5, #12]
 8009d2c:	071b      	lsls	r3, r3, #28
 8009d2e:	d501      	bpl.n	8009d34 <_vfiprintf_r+0x3c>
 8009d30:	692b      	ldr	r3, [r5, #16]
 8009d32:	b9eb      	cbnz	r3, 8009d70 <_vfiprintf_r+0x78>
 8009d34:	4629      	mov	r1, r5
 8009d36:	4630      	mov	r0, r6
 8009d38:	f000 fb06 	bl	800a348 <__swsetup_r>
 8009d3c:	b1c0      	cbz	r0, 8009d70 <_vfiprintf_r+0x78>
 8009d3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d40:	07dc      	lsls	r4, r3, #31
 8009d42:	d50e      	bpl.n	8009d62 <_vfiprintf_r+0x6a>
 8009d44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d48:	b01d      	add	sp, #116	; 0x74
 8009d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d4e:	4b7b      	ldr	r3, [pc, #492]	; (8009f3c <_vfiprintf_r+0x244>)
 8009d50:	429d      	cmp	r5, r3
 8009d52:	d101      	bne.n	8009d58 <_vfiprintf_r+0x60>
 8009d54:	68b5      	ldr	r5, [r6, #8]
 8009d56:	e7df      	b.n	8009d18 <_vfiprintf_r+0x20>
 8009d58:	4b79      	ldr	r3, [pc, #484]	; (8009f40 <_vfiprintf_r+0x248>)
 8009d5a:	429d      	cmp	r5, r3
 8009d5c:	bf08      	it	eq
 8009d5e:	68f5      	ldreq	r5, [r6, #12]
 8009d60:	e7da      	b.n	8009d18 <_vfiprintf_r+0x20>
 8009d62:	89ab      	ldrh	r3, [r5, #12]
 8009d64:	0598      	lsls	r0, r3, #22
 8009d66:	d4ed      	bmi.n	8009d44 <_vfiprintf_r+0x4c>
 8009d68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d6a:	f7ff fb19 	bl	80093a0 <__retarget_lock_release_recursive>
 8009d6e:	e7e9      	b.n	8009d44 <_vfiprintf_r+0x4c>
 8009d70:	2300      	movs	r3, #0
 8009d72:	9309      	str	r3, [sp, #36]	; 0x24
 8009d74:	2320      	movs	r3, #32
 8009d76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d7e:	2330      	movs	r3, #48	; 0x30
 8009d80:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009f44 <_vfiprintf_r+0x24c>
 8009d84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d88:	f04f 0901 	mov.w	r9, #1
 8009d8c:	4623      	mov	r3, r4
 8009d8e:	469a      	mov	sl, r3
 8009d90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d94:	b10a      	cbz	r2, 8009d9a <_vfiprintf_r+0xa2>
 8009d96:	2a25      	cmp	r2, #37	; 0x25
 8009d98:	d1f9      	bne.n	8009d8e <_vfiprintf_r+0x96>
 8009d9a:	ebba 0b04 	subs.w	fp, sl, r4
 8009d9e:	d00b      	beq.n	8009db8 <_vfiprintf_r+0xc0>
 8009da0:	465b      	mov	r3, fp
 8009da2:	4622      	mov	r2, r4
 8009da4:	4629      	mov	r1, r5
 8009da6:	4630      	mov	r0, r6
 8009da8:	f7ff ff93 	bl	8009cd2 <__sfputs_r>
 8009dac:	3001      	adds	r0, #1
 8009dae:	f000 80aa 	beq.w	8009f06 <_vfiprintf_r+0x20e>
 8009db2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009db4:	445a      	add	r2, fp
 8009db6:	9209      	str	r2, [sp, #36]	; 0x24
 8009db8:	f89a 3000 	ldrb.w	r3, [sl]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	f000 80a2 	beq.w	8009f06 <_vfiprintf_r+0x20e>
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009dc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dcc:	f10a 0a01 	add.w	sl, sl, #1
 8009dd0:	9304      	str	r3, [sp, #16]
 8009dd2:	9307      	str	r3, [sp, #28]
 8009dd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009dd8:	931a      	str	r3, [sp, #104]	; 0x68
 8009dda:	4654      	mov	r4, sl
 8009ddc:	2205      	movs	r2, #5
 8009dde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009de2:	4858      	ldr	r0, [pc, #352]	; (8009f44 <_vfiprintf_r+0x24c>)
 8009de4:	f7f6 f9fc 	bl	80001e0 <memchr>
 8009de8:	9a04      	ldr	r2, [sp, #16]
 8009dea:	b9d8      	cbnz	r0, 8009e24 <_vfiprintf_r+0x12c>
 8009dec:	06d1      	lsls	r1, r2, #27
 8009dee:	bf44      	itt	mi
 8009df0:	2320      	movmi	r3, #32
 8009df2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009df6:	0713      	lsls	r3, r2, #28
 8009df8:	bf44      	itt	mi
 8009dfa:	232b      	movmi	r3, #43	; 0x2b
 8009dfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e00:	f89a 3000 	ldrb.w	r3, [sl]
 8009e04:	2b2a      	cmp	r3, #42	; 0x2a
 8009e06:	d015      	beq.n	8009e34 <_vfiprintf_r+0x13c>
 8009e08:	9a07      	ldr	r2, [sp, #28]
 8009e0a:	4654      	mov	r4, sl
 8009e0c:	2000      	movs	r0, #0
 8009e0e:	f04f 0c0a 	mov.w	ip, #10
 8009e12:	4621      	mov	r1, r4
 8009e14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e18:	3b30      	subs	r3, #48	; 0x30
 8009e1a:	2b09      	cmp	r3, #9
 8009e1c:	d94e      	bls.n	8009ebc <_vfiprintf_r+0x1c4>
 8009e1e:	b1b0      	cbz	r0, 8009e4e <_vfiprintf_r+0x156>
 8009e20:	9207      	str	r2, [sp, #28]
 8009e22:	e014      	b.n	8009e4e <_vfiprintf_r+0x156>
 8009e24:	eba0 0308 	sub.w	r3, r0, r8
 8009e28:	fa09 f303 	lsl.w	r3, r9, r3
 8009e2c:	4313      	orrs	r3, r2
 8009e2e:	9304      	str	r3, [sp, #16]
 8009e30:	46a2      	mov	sl, r4
 8009e32:	e7d2      	b.n	8009dda <_vfiprintf_r+0xe2>
 8009e34:	9b03      	ldr	r3, [sp, #12]
 8009e36:	1d19      	adds	r1, r3, #4
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	9103      	str	r1, [sp, #12]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	bfbb      	ittet	lt
 8009e40:	425b      	neglt	r3, r3
 8009e42:	f042 0202 	orrlt.w	r2, r2, #2
 8009e46:	9307      	strge	r3, [sp, #28]
 8009e48:	9307      	strlt	r3, [sp, #28]
 8009e4a:	bfb8      	it	lt
 8009e4c:	9204      	strlt	r2, [sp, #16]
 8009e4e:	7823      	ldrb	r3, [r4, #0]
 8009e50:	2b2e      	cmp	r3, #46	; 0x2e
 8009e52:	d10c      	bne.n	8009e6e <_vfiprintf_r+0x176>
 8009e54:	7863      	ldrb	r3, [r4, #1]
 8009e56:	2b2a      	cmp	r3, #42	; 0x2a
 8009e58:	d135      	bne.n	8009ec6 <_vfiprintf_r+0x1ce>
 8009e5a:	9b03      	ldr	r3, [sp, #12]
 8009e5c:	1d1a      	adds	r2, r3, #4
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	9203      	str	r2, [sp, #12]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	bfb8      	it	lt
 8009e66:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009e6a:	3402      	adds	r4, #2
 8009e6c:	9305      	str	r3, [sp, #20]
 8009e6e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009f54 <_vfiprintf_r+0x25c>
 8009e72:	7821      	ldrb	r1, [r4, #0]
 8009e74:	2203      	movs	r2, #3
 8009e76:	4650      	mov	r0, sl
 8009e78:	f7f6 f9b2 	bl	80001e0 <memchr>
 8009e7c:	b140      	cbz	r0, 8009e90 <_vfiprintf_r+0x198>
 8009e7e:	2340      	movs	r3, #64	; 0x40
 8009e80:	eba0 000a 	sub.w	r0, r0, sl
 8009e84:	fa03 f000 	lsl.w	r0, r3, r0
 8009e88:	9b04      	ldr	r3, [sp, #16]
 8009e8a:	4303      	orrs	r3, r0
 8009e8c:	3401      	adds	r4, #1
 8009e8e:	9304      	str	r3, [sp, #16]
 8009e90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e94:	482c      	ldr	r0, [pc, #176]	; (8009f48 <_vfiprintf_r+0x250>)
 8009e96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e9a:	2206      	movs	r2, #6
 8009e9c:	f7f6 f9a0 	bl	80001e0 <memchr>
 8009ea0:	2800      	cmp	r0, #0
 8009ea2:	d03f      	beq.n	8009f24 <_vfiprintf_r+0x22c>
 8009ea4:	4b29      	ldr	r3, [pc, #164]	; (8009f4c <_vfiprintf_r+0x254>)
 8009ea6:	bb1b      	cbnz	r3, 8009ef0 <_vfiprintf_r+0x1f8>
 8009ea8:	9b03      	ldr	r3, [sp, #12]
 8009eaa:	3307      	adds	r3, #7
 8009eac:	f023 0307 	bic.w	r3, r3, #7
 8009eb0:	3308      	adds	r3, #8
 8009eb2:	9303      	str	r3, [sp, #12]
 8009eb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009eb6:	443b      	add	r3, r7
 8009eb8:	9309      	str	r3, [sp, #36]	; 0x24
 8009eba:	e767      	b.n	8009d8c <_vfiprintf_r+0x94>
 8009ebc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ec0:	460c      	mov	r4, r1
 8009ec2:	2001      	movs	r0, #1
 8009ec4:	e7a5      	b.n	8009e12 <_vfiprintf_r+0x11a>
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	3401      	adds	r4, #1
 8009eca:	9305      	str	r3, [sp, #20]
 8009ecc:	4619      	mov	r1, r3
 8009ece:	f04f 0c0a 	mov.w	ip, #10
 8009ed2:	4620      	mov	r0, r4
 8009ed4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ed8:	3a30      	subs	r2, #48	; 0x30
 8009eda:	2a09      	cmp	r2, #9
 8009edc:	d903      	bls.n	8009ee6 <_vfiprintf_r+0x1ee>
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d0c5      	beq.n	8009e6e <_vfiprintf_r+0x176>
 8009ee2:	9105      	str	r1, [sp, #20]
 8009ee4:	e7c3      	b.n	8009e6e <_vfiprintf_r+0x176>
 8009ee6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009eea:	4604      	mov	r4, r0
 8009eec:	2301      	movs	r3, #1
 8009eee:	e7f0      	b.n	8009ed2 <_vfiprintf_r+0x1da>
 8009ef0:	ab03      	add	r3, sp, #12
 8009ef2:	9300      	str	r3, [sp, #0]
 8009ef4:	462a      	mov	r2, r5
 8009ef6:	4b16      	ldr	r3, [pc, #88]	; (8009f50 <_vfiprintf_r+0x258>)
 8009ef8:	a904      	add	r1, sp, #16
 8009efa:	4630      	mov	r0, r6
 8009efc:	f3af 8000 	nop.w
 8009f00:	4607      	mov	r7, r0
 8009f02:	1c78      	adds	r0, r7, #1
 8009f04:	d1d6      	bne.n	8009eb4 <_vfiprintf_r+0x1bc>
 8009f06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f08:	07d9      	lsls	r1, r3, #31
 8009f0a:	d405      	bmi.n	8009f18 <_vfiprintf_r+0x220>
 8009f0c:	89ab      	ldrh	r3, [r5, #12]
 8009f0e:	059a      	lsls	r2, r3, #22
 8009f10:	d402      	bmi.n	8009f18 <_vfiprintf_r+0x220>
 8009f12:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f14:	f7ff fa44 	bl	80093a0 <__retarget_lock_release_recursive>
 8009f18:	89ab      	ldrh	r3, [r5, #12]
 8009f1a:	065b      	lsls	r3, r3, #25
 8009f1c:	f53f af12 	bmi.w	8009d44 <_vfiprintf_r+0x4c>
 8009f20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f22:	e711      	b.n	8009d48 <_vfiprintf_r+0x50>
 8009f24:	ab03      	add	r3, sp, #12
 8009f26:	9300      	str	r3, [sp, #0]
 8009f28:	462a      	mov	r2, r5
 8009f2a:	4b09      	ldr	r3, [pc, #36]	; (8009f50 <_vfiprintf_r+0x258>)
 8009f2c:	a904      	add	r1, sp, #16
 8009f2e:	4630      	mov	r0, r6
 8009f30:	f000 f880 	bl	800a034 <_printf_i>
 8009f34:	e7e4      	b.n	8009f00 <_vfiprintf_r+0x208>
 8009f36:	bf00      	nop
 8009f38:	0800a8b0 	.word	0x0800a8b0
 8009f3c:	0800a8d0 	.word	0x0800a8d0
 8009f40:	0800a890 	.word	0x0800a890
 8009f44:	0800a8f4 	.word	0x0800a8f4
 8009f48:	0800a8fe 	.word	0x0800a8fe
 8009f4c:	00000000 	.word	0x00000000
 8009f50:	08009cd3 	.word	0x08009cd3
 8009f54:	0800a8fa 	.word	0x0800a8fa

08009f58 <_printf_common>:
 8009f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f5c:	4616      	mov	r6, r2
 8009f5e:	4699      	mov	r9, r3
 8009f60:	688a      	ldr	r2, [r1, #8]
 8009f62:	690b      	ldr	r3, [r1, #16]
 8009f64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	bfb8      	it	lt
 8009f6c:	4613      	movlt	r3, r2
 8009f6e:	6033      	str	r3, [r6, #0]
 8009f70:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009f74:	4607      	mov	r7, r0
 8009f76:	460c      	mov	r4, r1
 8009f78:	b10a      	cbz	r2, 8009f7e <_printf_common+0x26>
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	6033      	str	r3, [r6, #0]
 8009f7e:	6823      	ldr	r3, [r4, #0]
 8009f80:	0699      	lsls	r1, r3, #26
 8009f82:	bf42      	ittt	mi
 8009f84:	6833      	ldrmi	r3, [r6, #0]
 8009f86:	3302      	addmi	r3, #2
 8009f88:	6033      	strmi	r3, [r6, #0]
 8009f8a:	6825      	ldr	r5, [r4, #0]
 8009f8c:	f015 0506 	ands.w	r5, r5, #6
 8009f90:	d106      	bne.n	8009fa0 <_printf_common+0x48>
 8009f92:	f104 0a19 	add.w	sl, r4, #25
 8009f96:	68e3      	ldr	r3, [r4, #12]
 8009f98:	6832      	ldr	r2, [r6, #0]
 8009f9a:	1a9b      	subs	r3, r3, r2
 8009f9c:	42ab      	cmp	r3, r5
 8009f9e:	dc26      	bgt.n	8009fee <_printf_common+0x96>
 8009fa0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009fa4:	1e13      	subs	r3, r2, #0
 8009fa6:	6822      	ldr	r2, [r4, #0]
 8009fa8:	bf18      	it	ne
 8009faa:	2301      	movne	r3, #1
 8009fac:	0692      	lsls	r2, r2, #26
 8009fae:	d42b      	bmi.n	800a008 <_printf_common+0xb0>
 8009fb0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009fb4:	4649      	mov	r1, r9
 8009fb6:	4638      	mov	r0, r7
 8009fb8:	47c0      	blx	r8
 8009fba:	3001      	adds	r0, #1
 8009fbc:	d01e      	beq.n	8009ffc <_printf_common+0xa4>
 8009fbe:	6823      	ldr	r3, [r4, #0]
 8009fc0:	68e5      	ldr	r5, [r4, #12]
 8009fc2:	6832      	ldr	r2, [r6, #0]
 8009fc4:	f003 0306 	and.w	r3, r3, #6
 8009fc8:	2b04      	cmp	r3, #4
 8009fca:	bf08      	it	eq
 8009fcc:	1aad      	subeq	r5, r5, r2
 8009fce:	68a3      	ldr	r3, [r4, #8]
 8009fd0:	6922      	ldr	r2, [r4, #16]
 8009fd2:	bf0c      	ite	eq
 8009fd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009fd8:	2500      	movne	r5, #0
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	bfc4      	itt	gt
 8009fde:	1a9b      	subgt	r3, r3, r2
 8009fe0:	18ed      	addgt	r5, r5, r3
 8009fe2:	2600      	movs	r6, #0
 8009fe4:	341a      	adds	r4, #26
 8009fe6:	42b5      	cmp	r5, r6
 8009fe8:	d11a      	bne.n	800a020 <_printf_common+0xc8>
 8009fea:	2000      	movs	r0, #0
 8009fec:	e008      	b.n	800a000 <_printf_common+0xa8>
 8009fee:	2301      	movs	r3, #1
 8009ff0:	4652      	mov	r2, sl
 8009ff2:	4649      	mov	r1, r9
 8009ff4:	4638      	mov	r0, r7
 8009ff6:	47c0      	blx	r8
 8009ff8:	3001      	adds	r0, #1
 8009ffa:	d103      	bne.n	800a004 <_printf_common+0xac>
 8009ffc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a004:	3501      	adds	r5, #1
 800a006:	e7c6      	b.n	8009f96 <_printf_common+0x3e>
 800a008:	18e1      	adds	r1, r4, r3
 800a00a:	1c5a      	adds	r2, r3, #1
 800a00c:	2030      	movs	r0, #48	; 0x30
 800a00e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a012:	4422      	add	r2, r4
 800a014:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a018:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a01c:	3302      	adds	r3, #2
 800a01e:	e7c7      	b.n	8009fb0 <_printf_common+0x58>
 800a020:	2301      	movs	r3, #1
 800a022:	4622      	mov	r2, r4
 800a024:	4649      	mov	r1, r9
 800a026:	4638      	mov	r0, r7
 800a028:	47c0      	blx	r8
 800a02a:	3001      	adds	r0, #1
 800a02c:	d0e6      	beq.n	8009ffc <_printf_common+0xa4>
 800a02e:	3601      	adds	r6, #1
 800a030:	e7d9      	b.n	8009fe6 <_printf_common+0x8e>
	...

0800a034 <_printf_i>:
 800a034:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a038:	7e0f      	ldrb	r7, [r1, #24]
 800a03a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a03c:	2f78      	cmp	r7, #120	; 0x78
 800a03e:	4691      	mov	r9, r2
 800a040:	4680      	mov	r8, r0
 800a042:	460c      	mov	r4, r1
 800a044:	469a      	mov	sl, r3
 800a046:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a04a:	d807      	bhi.n	800a05c <_printf_i+0x28>
 800a04c:	2f62      	cmp	r7, #98	; 0x62
 800a04e:	d80a      	bhi.n	800a066 <_printf_i+0x32>
 800a050:	2f00      	cmp	r7, #0
 800a052:	f000 80d8 	beq.w	800a206 <_printf_i+0x1d2>
 800a056:	2f58      	cmp	r7, #88	; 0x58
 800a058:	f000 80a3 	beq.w	800a1a2 <_printf_i+0x16e>
 800a05c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a060:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a064:	e03a      	b.n	800a0dc <_printf_i+0xa8>
 800a066:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a06a:	2b15      	cmp	r3, #21
 800a06c:	d8f6      	bhi.n	800a05c <_printf_i+0x28>
 800a06e:	a101      	add	r1, pc, #4	; (adr r1, 800a074 <_printf_i+0x40>)
 800a070:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a074:	0800a0cd 	.word	0x0800a0cd
 800a078:	0800a0e1 	.word	0x0800a0e1
 800a07c:	0800a05d 	.word	0x0800a05d
 800a080:	0800a05d 	.word	0x0800a05d
 800a084:	0800a05d 	.word	0x0800a05d
 800a088:	0800a05d 	.word	0x0800a05d
 800a08c:	0800a0e1 	.word	0x0800a0e1
 800a090:	0800a05d 	.word	0x0800a05d
 800a094:	0800a05d 	.word	0x0800a05d
 800a098:	0800a05d 	.word	0x0800a05d
 800a09c:	0800a05d 	.word	0x0800a05d
 800a0a0:	0800a1ed 	.word	0x0800a1ed
 800a0a4:	0800a111 	.word	0x0800a111
 800a0a8:	0800a1cf 	.word	0x0800a1cf
 800a0ac:	0800a05d 	.word	0x0800a05d
 800a0b0:	0800a05d 	.word	0x0800a05d
 800a0b4:	0800a20f 	.word	0x0800a20f
 800a0b8:	0800a05d 	.word	0x0800a05d
 800a0bc:	0800a111 	.word	0x0800a111
 800a0c0:	0800a05d 	.word	0x0800a05d
 800a0c4:	0800a05d 	.word	0x0800a05d
 800a0c8:	0800a1d7 	.word	0x0800a1d7
 800a0cc:	682b      	ldr	r3, [r5, #0]
 800a0ce:	1d1a      	adds	r2, r3, #4
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	602a      	str	r2, [r5, #0]
 800a0d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a0d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a0dc:	2301      	movs	r3, #1
 800a0de:	e0a3      	b.n	800a228 <_printf_i+0x1f4>
 800a0e0:	6820      	ldr	r0, [r4, #0]
 800a0e2:	6829      	ldr	r1, [r5, #0]
 800a0e4:	0606      	lsls	r6, r0, #24
 800a0e6:	f101 0304 	add.w	r3, r1, #4
 800a0ea:	d50a      	bpl.n	800a102 <_printf_i+0xce>
 800a0ec:	680e      	ldr	r6, [r1, #0]
 800a0ee:	602b      	str	r3, [r5, #0]
 800a0f0:	2e00      	cmp	r6, #0
 800a0f2:	da03      	bge.n	800a0fc <_printf_i+0xc8>
 800a0f4:	232d      	movs	r3, #45	; 0x2d
 800a0f6:	4276      	negs	r6, r6
 800a0f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0fc:	485e      	ldr	r0, [pc, #376]	; (800a278 <_printf_i+0x244>)
 800a0fe:	230a      	movs	r3, #10
 800a100:	e019      	b.n	800a136 <_printf_i+0x102>
 800a102:	680e      	ldr	r6, [r1, #0]
 800a104:	602b      	str	r3, [r5, #0]
 800a106:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a10a:	bf18      	it	ne
 800a10c:	b236      	sxthne	r6, r6
 800a10e:	e7ef      	b.n	800a0f0 <_printf_i+0xbc>
 800a110:	682b      	ldr	r3, [r5, #0]
 800a112:	6820      	ldr	r0, [r4, #0]
 800a114:	1d19      	adds	r1, r3, #4
 800a116:	6029      	str	r1, [r5, #0]
 800a118:	0601      	lsls	r1, r0, #24
 800a11a:	d501      	bpl.n	800a120 <_printf_i+0xec>
 800a11c:	681e      	ldr	r6, [r3, #0]
 800a11e:	e002      	b.n	800a126 <_printf_i+0xf2>
 800a120:	0646      	lsls	r6, r0, #25
 800a122:	d5fb      	bpl.n	800a11c <_printf_i+0xe8>
 800a124:	881e      	ldrh	r6, [r3, #0]
 800a126:	4854      	ldr	r0, [pc, #336]	; (800a278 <_printf_i+0x244>)
 800a128:	2f6f      	cmp	r7, #111	; 0x6f
 800a12a:	bf0c      	ite	eq
 800a12c:	2308      	moveq	r3, #8
 800a12e:	230a      	movne	r3, #10
 800a130:	2100      	movs	r1, #0
 800a132:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a136:	6865      	ldr	r5, [r4, #4]
 800a138:	60a5      	str	r5, [r4, #8]
 800a13a:	2d00      	cmp	r5, #0
 800a13c:	bfa2      	ittt	ge
 800a13e:	6821      	ldrge	r1, [r4, #0]
 800a140:	f021 0104 	bicge.w	r1, r1, #4
 800a144:	6021      	strge	r1, [r4, #0]
 800a146:	b90e      	cbnz	r6, 800a14c <_printf_i+0x118>
 800a148:	2d00      	cmp	r5, #0
 800a14a:	d04d      	beq.n	800a1e8 <_printf_i+0x1b4>
 800a14c:	4615      	mov	r5, r2
 800a14e:	fbb6 f1f3 	udiv	r1, r6, r3
 800a152:	fb03 6711 	mls	r7, r3, r1, r6
 800a156:	5dc7      	ldrb	r7, [r0, r7]
 800a158:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a15c:	4637      	mov	r7, r6
 800a15e:	42bb      	cmp	r3, r7
 800a160:	460e      	mov	r6, r1
 800a162:	d9f4      	bls.n	800a14e <_printf_i+0x11a>
 800a164:	2b08      	cmp	r3, #8
 800a166:	d10b      	bne.n	800a180 <_printf_i+0x14c>
 800a168:	6823      	ldr	r3, [r4, #0]
 800a16a:	07de      	lsls	r6, r3, #31
 800a16c:	d508      	bpl.n	800a180 <_printf_i+0x14c>
 800a16e:	6923      	ldr	r3, [r4, #16]
 800a170:	6861      	ldr	r1, [r4, #4]
 800a172:	4299      	cmp	r1, r3
 800a174:	bfde      	ittt	le
 800a176:	2330      	movle	r3, #48	; 0x30
 800a178:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a17c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a180:	1b52      	subs	r2, r2, r5
 800a182:	6122      	str	r2, [r4, #16]
 800a184:	f8cd a000 	str.w	sl, [sp]
 800a188:	464b      	mov	r3, r9
 800a18a:	aa03      	add	r2, sp, #12
 800a18c:	4621      	mov	r1, r4
 800a18e:	4640      	mov	r0, r8
 800a190:	f7ff fee2 	bl	8009f58 <_printf_common>
 800a194:	3001      	adds	r0, #1
 800a196:	d14c      	bne.n	800a232 <_printf_i+0x1fe>
 800a198:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a19c:	b004      	add	sp, #16
 800a19e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1a2:	4835      	ldr	r0, [pc, #212]	; (800a278 <_printf_i+0x244>)
 800a1a4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a1a8:	6829      	ldr	r1, [r5, #0]
 800a1aa:	6823      	ldr	r3, [r4, #0]
 800a1ac:	f851 6b04 	ldr.w	r6, [r1], #4
 800a1b0:	6029      	str	r1, [r5, #0]
 800a1b2:	061d      	lsls	r5, r3, #24
 800a1b4:	d514      	bpl.n	800a1e0 <_printf_i+0x1ac>
 800a1b6:	07df      	lsls	r7, r3, #31
 800a1b8:	bf44      	itt	mi
 800a1ba:	f043 0320 	orrmi.w	r3, r3, #32
 800a1be:	6023      	strmi	r3, [r4, #0]
 800a1c0:	b91e      	cbnz	r6, 800a1ca <_printf_i+0x196>
 800a1c2:	6823      	ldr	r3, [r4, #0]
 800a1c4:	f023 0320 	bic.w	r3, r3, #32
 800a1c8:	6023      	str	r3, [r4, #0]
 800a1ca:	2310      	movs	r3, #16
 800a1cc:	e7b0      	b.n	800a130 <_printf_i+0xfc>
 800a1ce:	6823      	ldr	r3, [r4, #0]
 800a1d0:	f043 0320 	orr.w	r3, r3, #32
 800a1d4:	6023      	str	r3, [r4, #0]
 800a1d6:	2378      	movs	r3, #120	; 0x78
 800a1d8:	4828      	ldr	r0, [pc, #160]	; (800a27c <_printf_i+0x248>)
 800a1da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a1de:	e7e3      	b.n	800a1a8 <_printf_i+0x174>
 800a1e0:	0659      	lsls	r1, r3, #25
 800a1e2:	bf48      	it	mi
 800a1e4:	b2b6      	uxthmi	r6, r6
 800a1e6:	e7e6      	b.n	800a1b6 <_printf_i+0x182>
 800a1e8:	4615      	mov	r5, r2
 800a1ea:	e7bb      	b.n	800a164 <_printf_i+0x130>
 800a1ec:	682b      	ldr	r3, [r5, #0]
 800a1ee:	6826      	ldr	r6, [r4, #0]
 800a1f0:	6961      	ldr	r1, [r4, #20]
 800a1f2:	1d18      	adds	r0, r3, #4
 800a1f4:	6028      	str	r0, [r5, #0]
 800a1f6:	0635      	lsls	r5, r6, #24
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	d501      	bpl.n	800a200 <_printf_i+0x1cc>
 800a1fc:	6019      	str	r1, [r3, #0]
 800a1fe:	e002      	b.n	800a206 <_printf_i+0x1d2>
 800a200:	0670      	lsls	r0, r6, #25
 800a202:	d5fb      	bpl.n	800a1fc <_printf_i+0x1c8>
 800a204:	8019      	strh	r1, [r3, #0]
 800a206:	2300      	movs	r3, #0
 800a208:	6123      	str	r3, [r4, #16]
 800a20a:	4615      	mov	r5, r2
 800a20c:	e7ba      	b.n	800a184 <_printf_i+0x150>
 800a20e:	682b      	ldr	r3, [r5, #0]
 800a210:	1d1a      	adds	r2, r3, #4
 800a212:	602a      	str	r2, [r5, #0]
 800a214:	681d      	ldr	r5, [r3, #0]
 800a216:	6862      	ldr	r2, [r4, #4]
 800a218:	2100      	movs	r1, #0
 800a21a:	4628      	mov	r0, r5
 800a21c:	f7f5 ffe0 	bl	80001e0 <memchr>
 800a220:	b108      	cbz	r0, 800a226 <_printf_i+0x1f2>
 800a222:	1b40      	subs	r0, r0, r5
 800a224:	6060      	str	r0, [r4, #4]
 800a226:	6863      	ldr	r3, [r4, #4]
 800a228:	6123      	str	r3, [r4, #16]
 800a22a:	2300      	movs	r3, #0
 800a22c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a230:	e7a8      	b.n	800a184 <_printf_i+0x150>
 800a232:	6923      	ldr	r3, [r4, #16]
 800a234:	462a      	mov	r2, r5
 800a236:	4649      	mov	r1, r9
 800a238:	4640      	mov	r0, r8
 800a23a:	47d0      	blx	sl
 800a23c:	3001      	adds	r0, #1
 800a23e:	d0ab      	beq.n	800a198 <_printf_i+0x164>
 800a240:	6823      	ldr	r3, [r4, #0]
 800a242:	079b      	lsls	r3, r3, #30
 800a244:	d413      	bmi.n	800a26e <_printf_i+0x23a>
 800a246:	68e0      	ldr	r0, [r4, #12]
 800a248:	9b03      	ldr	r3, [sp, #12]
 800a24a:	4298      	cmp	r0, r3
 800a24c:	bfb8      	it	lt
 800a24e:	4618      	movlt	r0, r3
 800a250:	e7a4      	b.n	800a19c <_printf_i+0x168>
 800a252:	2301      	movs	r3, #1
 800a254:	4632      	mov	r2, r6
 800a256:	4649      	mov	r1, r9
 800a258:	4640      	mov	r0, r8
 800a25a:	47d0      	blx	sl
 800a25c:	3001      	adds	r0, #1
 800a25e:	d09b      	beq.n	800a198 <_printf_i+0x164>
 800a260:	3501      	adds	r5, #1
 800a262:	68e3      	ldr	r3, [r4, #12]
 800a264:	9903      	ldr	r1, [sp, #12]
 800a266:	1a5b      	subs	r3, r3, r1
 800a268:	42ab      	cmp	r3, r5
 800a26a:	dcf2      	bgt.n	800a252 <_printf_i+0x21e>
 800a26c:	e7eb      	b.n	800a246 <_printf_i+0x212>
 800a26e:	2500      	movs	r5, #0
 800a270:	f104 0619 	add.w	r6, r4, #25
 800a274:	e7f5      	b.n	800a262 <_printf_i+0x22e>
 800a276:	bf00      	nop
 800a278:	0800a905 	.word	0x0800a905
 800a27c:	0800a916 	.word	0x0800a916

0800a280 <_read_r>:
 800a280:	b538      	push	{r3, r4, r5, lr}
 800a282:	4d07      	ldr	r5, [pc, #28]	; (800a2a0 <_read_r+0x20>)
 800a284:	4604      	mov	r4, r0
 800a286:	4608      	mov	r0, r1
 800a288:	4611      	mov	r1, r2
 800a28a:	2200      	movs	r2, #0
 800a28c:	602a      	str	r2, [r5, #0]
 800a28e:	461a      	mov	r2, r3
 800a290:	f7f7 f8ec 	bl	800146c <_read>
 800a294:	1c43      	adds	r3, r0, #1
 800a296:	d102      	bne.n	800a29e <_read_r+0x1e>
 800a298:	682b      	ldr	r3, [r5, #0]
 800a29a:	b103      	cbz	r3, 800a29e <_read_r+0x1e>
 800a29c:	6023      	str	r3, [r4, #0]
 800a29e:	bd38      	pop	{r3, r4, r5, pc}
 800a2a0:	2000431c 	.word	0x2000431c

0800a2a4 <__swbuf_r>:
 800a2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2a6:	460e      	mov	r6, r1
 800a2a8:	4614      	mov	r4, r2
 800a2aa:	4605      	mov	r5, r0
 800a2ac:	b118      	cbz	r0, 800a2b6 <__swbuf_r+0x12>
 800a2ae:	6983      	ldr	r3, [r0, #24]
 800a2b0:	b90b      	cbnz	r3, 800a2b6 <__swbuf_r+0x12>
 800a2b2:	f7fe ffb1 	bl	8009218 <__sinit>
 800a2b6:	4b21      	ldr	r3, [pc, #132]	; (800a33c <__swbuf_r+0x98>)
 800a2b8:	429c      	cmp	r4, r3
 800a2ba:	d12b      	bne.n	800a314 <__swbuf_r+0x70>
 800a2bc:	686c      	ldr	r4, [r5, #4]
 800a2be:	69a3      	ldr	r3, [r4, #24]
 800a2c0:	60a3      	str	r3, [r4, #8]
 800a2c2:	89a3      	ldrh	r3, [r4, #12]
 800a2c4:	071a      	lsls	r2, r3, #28
 800a2c6:	d52f      	bpl.n	800a328 <__swbuf_r+0x84>
 800a2c8:	6923      	ldr	r3, [r4, #16]
 800a2ca:	b36b      	cbz	r3, 800a328 <__swbuf_r+0x84>
 800a2cc:	6923      	ldr	r3, [r4, #16]
 800a2ce:	6820      	ldr	r0, [r4, #0]
 800a2d0:	1ac0      	subs	r0, r0, r3
 800a2d2:	6963      	ldr	r3, [r4, #20]
 800a2d4:	b2f6      	uxtb	r6, r6
 800a2d6:	4283      	cmp	r3, r0
 800a2d8:	4637      	mov	r7, r6
 800a2da:	dc04      	bgt.n	800a2e6 <__swbuf_r+0x42>
 800a2dc:	4621      	mov	r1, r4
 800a2de:	4628      	mov	r0, r5
 800a2e0:	f7ff fade 	bl	80098a0 <_fflush_r>
 800a2e4:	bb30      	cbnz	r0, 800a334 <__swbuf_r+0x90>
 800a2e6:	68a3      	ldr	r3, [r4, #8]
 800a2e8:	3b01      	subs	r3, #1
 800a2ea:	60a3      	str	r3, [r4, #8]
 800a2ec:	6823      	ldr	r3, [r4, #0]
 800a2ee:	1c5a      	adds	r2, r3, #1
 800a2f0:	6022      	str	r2, [r4, #0]
 800a2f2:	701e      	strb	r6, [r3, #0]
 800a2f4:	6963      	ldr	r3, [r4, #20]
 800a2f6:	3001      	adds	r0, #1
 800a2f8:	4283      	cmp	r3, r0
 800a2fa:	d004      	beq.n	800a306 <__swbuf_r+0x62>
 800a2fc:	89a3      	ldrh	r3, [r4, #12]
 800a2fe:	07db      	lsls	r3, r3, #31
 800a300:	d506      	bpl.n	800a310 <__swbuf_r+0x6c>
 800a302:	2e0a      	cmp	r6, #10
 800a304:	d104      	bne.n	800a310 <__swbuf_r+0x6c>
 800a306:	4621      	mov	r1, r4
 800a308:	4628      	mov	r0, r5
 800a30a:	f7ff fac9 	bl	80098a0 <_fflush_r>
 800a30e:	b988      	cbnz	r0, 800a334 <__swbuf_r+0x90>
 800a310:	4638      	mov	r0, r7
 800a312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a314:	4b0a      	ldr	r3, [pc, #40]	; (800a340 <__swbuf_r+0x9c>)
 800a316:	429c      	cmp	r4, r3
 800a318:	d101      	bne.n	800a31e <__swbuf_r+0x7a>
 800a31a:	68ac      	ldr	r4, [r5, #8]
 800a31c:	e7cf      	b.n	800a2be <__swbuf_r+0x1a>
 800a31e:	4b09      	ldr	r3, [pc, #36]	; (800a344 <__swbuf_r+0xa0>)
 800a320:	429c      	cmp	r4, r3
 800a322:	bf08      	it	eq
 800a324:	68ec      	ldreq	r4, [r5, #12]
 800a326:	e7ca      	b.n	800a2be <__swbuf_r+0x1a>
 800a328:	4621      	mov	r1, r4
 800a32a:	4628      	mov	r0, r5
 800a32c:	f000 f80c 	bl	800a348 <__swsetup_r>
 800a330:	2800      	cmp	r0, #0
 800a332:	d0cb      	beq.n	800a2cc <__swbuf_r+0x28>
 800a334:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a338:	e7ea      	b.n	800a310 <__swbuf_r+0x6c>
 800a33a:	bf00      	nop
 800a33c:	0800a8b0 	.word	0x0800a8b0
 800a340:	0800a8d0 	.word	0x0800a8d0
 800a344:	0800a890 	.word	0x0800a890

0800a348 <__swsetup_r>:
 800a348:	4b32      	ldr	r3, [pc, #200]	; (800a414 <__swsetup_r+0xcc>)
 800a34a:	b570      	push	{r4, r5, r6, lr}
 800a34c:	681d      	ldr	r5, [r3, #0]
 800a34e:	4606      	mov	r6, r0
 800a350:	460c      	mov	r4, r1
 800a352:	b125      	cbz	r5, 800a35e <__swsetup_r+0x16>
 800a354:	69ab      	ldr	r3, [r5, #24]
 800a356:	b913      	cbnz	r3, 800a35e <__swsetup_r+0x16>
 800a358:	4628      	mov	r0, r5
 800a35a:	f7fe ff5d 	bl	8009218 <__sinit>
 800a35e:	4b2e      	ldr	r3, [pc, #184]	; (800a418 <__swsetup_r+0xd0>)
 800a360:	429c      	cmp	r4, r3
 800a362:	d10f      	bne.n	800a384 <__swsetup_r+0x3c>
 800a364:	686c      	ldr	r4, [r5, #4]
 800a366:	89a3      	ldrh	r3, [r4, #12]
 800a368:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a36c:	0719      	lsls	r1, r3, #28
 800a36e:	d42c      	bmi.n	800a3ca <__swsetup_r+0x82>
 800a370:	06dd      	lsls	r5, r3, #27
 800a372:	d411      	bmi.n	800a398 <__swsetup_r+0x50>
 800a374:	2309      	movs	r3, #9
 800a376:	6033      	str	r3, [r6, #0]
 800a378:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a37c:	81a3      	strh	r3, [r4, #12]
 800a37e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a382:	e03e      	b.n	800a402 <__swsetup_r+0xba>
 800a384:	4b25      	ldr	r3, [pc, #148]	; (800a41c <__swsetup_r+0xd4>)
 800a386:	429c      	cmp	r4, r3
 800a388:	d101      	bne.n	800a38e <__swsetup_r+0x46>
 800a38a:	68ac      	ldr	r4, [r5, #8]
 800a38c:	e7eb      	b.n	800a366 <__swsetup_r+0x1e>
 800a38e:	4b24      	ldr	r3, [pc, #144]	; (800a420 <__swsetup_r+0xd8>)
 800a390:	429c      	cmp	r4, r3
 800a392:	bf08      	it	eq
 800a394:	68ec      	ldreq	r4, [r5, #12]
 800a396:	e7e6      	b.n	800a366 <__swsetup_r+0x1e>
 800a398:	0758      	lsls	r0, r3, #29
 800a39a:	d512      	bpl.n	800a3c2 <__swsetup_r+0x7a>
 800a39c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a39e:	b141      	cbz	r1, 800a3b2 <__swsetup_r+0x6a>
 800a3a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a3a4:	4299      	cmp	r1, r3
 800a3a6:	d002      	beq.n	800a3ae <__swsetup_r+0x66>
 800a3a8:	4630      	mov	r0, r6
 800a3aa:	f7ff fad3 	bl	8009954 <_free_r>
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	6363      	str	r3, [r4, #52]	; 0x34
 800a3b2:	89a3      	ldrh	r3, [r4, #12]
 800a3b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a3b8:	81a3      	strh	r3, [r4, #12]
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	6063      	str	r3, [r4, #4]
 800a3be:	6923      	ldr	r3, [r4, #16]
 800a3c0:	6023      	str	r3, [r4, #0]
 800a3c2:	89a3      	ldrh	r3, [r4, #12]
 800a3c4:	f043 0308 	orr.w	r3, r3, #8
 800a3c8:	81a3      	strh	r3, [r4, #12]
 800a3ca:	6923      	ldr	r3, [r4, #16]
 800a3cc:	b94b      	cbnz	r3, 800a3e2 <__swsetup_r+0x9a>
 800a3ce:	89a3      	ldrh	r3, [r4, #12]
 800a3d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a3d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3d8:	d003      	beq.n	800a3e2 <__swsetup_r+0x9a>
 800a3da:	4621      	mov	r1, r4
 800a3dc:	4630      	mov	r0, r6
 800a3de:	f000 f847 	bl	800a470 <__smakebuf_r>
 800a3e2:	89a0      	ldrh	r0, [r4, #12]
 800a3e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a3e8:	f010 0301 	ands.w	r3, r0, #1
 800a3ec:	d00a      	beq.n	800a404 <__swsetup_r+0xbc>
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	60a3      	str	r3, [r4, #8]
 800a3f2:	6963      	ldr	r3, [r4, #20]
 800a3f4:	425b      	negs	r3, r3
 800a3f6:	61a3      	str	r3, [r4, #24]
 800a3f8:	6923      	ldr	r3, [r4, #16]
 800a3fa:	b943      	cbnz	r3, 800a40e <__swsetup_r+0xc6>
 800a3fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a400:	d1ba      	bne.n	800a378 <__swsetup_r+0x30>
 800a402:	bd70      	pop	{r4, r5, r6, pc}
 800a404:	0781      	lsls	r1, r0, #30
 800a406:	bf58      	it	pl
 800a408:	6963      	ldrpl	r3, [r4, #20]
 800a40a:	60a3      	str	r3, [r4, #8]
 800a40c:	e7f4      	b.n	800a3f8 <__swsetup_r+0xb0>
 800a40e:	2000      	movs	r0, #0
 800a410:	e7f7      	b.n	800a402 <__swsetup_r+0xba>
 800a412:	bf00      	nop
 800a414:	20000018 	.word	0x20000018
 800a418:	0800a8b0 	.word	0x0800a8b0
 800a41c:	0800a8d0 	.word	0x0800a8d0
 800a420:	0800a890 	.word	0x0800a890

0800a424 <__swhatbuf_r>:
 800a424:	b570      	push	{r4, r5, r6, lr}
 800a426:	460e      	mov	r6, r1
 800a428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a42c:	2900      	cmp	r1, #0
 800a42e:	b096      	sub	sp, #88	; 0x58
 800a430:	4614      	mov	r4, r2
 800a432:	461d      	mov	r5, r3
 800a434:	da08      	bge.n	800a448 <__swhatbuf_r+0x24>
 800a436:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a43a:	2200      	movs	r2, #0
 800a43c:	602a      	str	r2, [r5, #0]
 800a43e:	061a      	lsls	r2, r3, #24
 800a440:	d410      	bmi.n	800a464 <__swhatbuf_r+0x40>
 800a442:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a446:	e00e      	b.n	800a466 <__swhatbuf_r+0x42>
 800a448:	466a      	mov	r2, sp
 800a44a:	f000 f89b 	bl	800a584 <_fstat_r>
 800a44e:	2800      	cmp	r0, #0
 800a450:	dbf1      	blt.n	800a436 <__swhatbuf_r+0x12>
 800a452:	9a01      	ldr	r2, [sp, #4]
 800a454:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a458:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a45c:	425a      	negs	r2, r3
 800a45e:	415a      	adcs	r2, r3
 800a460:	602a      	str	r2, [r5, #0]
 800a462:	e7ee      	b.n	800a442 <__swhatbuf_r+0x1e>
 800a464:	2340      	movs	r3, #64	; 0x40
 800a466:	2000      	movs	r0, #0
 800a468:	6023      	str	r3, [r4, #0]
 800a46a:	b016      	add	sp, #88	; 0x58
 800a46c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a470 <__smakebuf_r>:
 800a470:	898b      	ldrh	r3, [r1, #12]
 800a472:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a474:	079d      	lsls	r5, r3, #30
 800a476:	4606      	mov	r6, r0
 800a478:	460c      	mov	r4, r1
 800a47a:	d507      	bpl.n	800a48c <__smakebuf_r+0x1c>
 800a47c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a480:	6023      	str	r3, [r4, #0]
 800a482:	6123      	str	r3, [r4, #16]
 800a484:	2301      	movs	r3, #1
 800a486:	6163      	str	r3, [r4, #20]
 800a488:	b002      	add	sp, #8
 800a48a:	bd70      	pop	{r4, r5, r6, pc}
 800a48c:	ab01      	add	r3, sp, #4
 800a48e:	466a      	mov	r2, sp
 800a490:	f7ff ffc8 	bl	800a424 <__swhatbuf_r>
 800a494:	9900      	ldr	r1, [sp, #0]
 800a496:	4605      	mov	r5, r0
 800a498:	4630      	mov	r0, r6
 800a49a:	f7fe ffc9 	bl	8009430 <_malloc_r>
 800a49e:	b948      	cbnz	r0, 800a4b4 <__smakebuf_r+0x44>
 800a4a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4a4:	059a      	lsls	r2, r3, #22
 800a4a6:	d4ef      	bmi.n	800a488 <__smakebuf_r+0x18>
 800a4a8:	f023 0303 	bic.w	r3, r3, #3
 800a4ac:	f043 0302 	orr.w	r3, r3, #2
 800a4b0:	81a3      	strh	r3, [r4, #12]
 800a4b2:	e7e3      	b.n	800a47c <__smakebuf_r+0xc>
 800a4b4:	4b0d      	ldr	r3, [pc, #52]	; (800a4ec <__smakebuf_r+0x7c>)
 800a4b6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a4b8:	89a3      	ldrh	r3, [r4, #12]
 800a4ba:	6020      	str	r0, [r4, #0]
 800a4bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4c0:	81a3      	strh	r3, [r4, #12]
 800a4c2:	9b00      	ldr	r3, [sp, #0]
 800a4c4:	6163      	str	r3, [r4, #20]
 800a4c6:	9b01      	ldr	r3, [sp, #4]
 800a4c8:	6120      	str	r0, [r4, #16]
 800a4ca:	b15b      	cbz	r3, 800a4e4 <__smakebuf_r+0x74>
 800a4cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4d0:	4630      	mov	r0, r6
 800a4d2:	f000 f869 	bl	800a5a8 <_isatty_r>
 800a4d6:	b128      	cbz	r0, 800a4e4 <__smakebuf_r+0x74>
 800a4d8:	89a3      	ldrh	r3, [r4, #12]
 800a4da:	f023 0303 	bic.w	r3, r3, #3
 800a4de:	f043 0301 	orr.w	r3, r3, #1
 800a4e2:	81a3      	strh	r3, [r4, #12]
 800a4e4:	89a0      	ldrh	r0, [r4, #12]
 800a4e6:	4305      	orrs	r5, r0
 800a4e8:	81a5      	strh	r5, [r4, #12]
 800a4ea:	e7cd      	b.n	800a488 <__smakebuf_r+0x18>
 800a4ec:	080091b1 	.word	0x080091b1

0800a4f0 <memmove>:
 800a4f0:	4288      	cmp	r0, r1
 800a4f2:	b510      	push	{r4, lr}
 800a4f4:	eb01 0402 	add.w	r4, r1, r2
 800a4f8:	d902      	bls.n	800a500 <memmove+0x10>
 800a4fa:	4284      	cmp	r4, r0
 800a4fc:	4623      	mov	r3, r4
 800a4fe:	d807      	bhi.n	800a510 <memmove+0x20>
 800a500:	1e43      	subs	r3, r0, #1
 800a502:	42a1      	cmp	r1, r4
 800a504:	d008      	beq.n	800a518 <memmove+0x28>
 800a506:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a50a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a50e:	e7f8      	b.n	800a502 <memmove+0x12>
 800a510:	4402      	add	r2, r0
 800a512:	4601      	mov	r1, r0
 800a514:	428a      	cmp	r2, r1
 800a516:	d100      	bne.n	800a51a <memmove+0x2a>
 800a518:	bd10      	pop	{r4, pc}
 800a51a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a51e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a522:	e7f7      	b.n	800a514 <memmove+0x24>

0800a524 <_realloc_r>:
 800a524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a528:	4680      	mov	r8, r0
 800a52a:	4614      	mov	r4, r2
 800a52c:	460e      	mov	r6, r1
 800a52e:	b921      	cbnz	r1, 800a53a <_realloc_r+0x16>
 800a530:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a534:	4611      	mov	r1, r2
 800a536:	f7fe bf7b 	b.w	8009430 <_malloc_r>
 800a53a:	b92a      	cbnz	r2, 800a548 <_realloc_r+0x24>
 800a53c:	f7ff fa0a 	bl	8009954 <_free_r>
 800a540:	4625      	mov	r5, r4
 800a542:	4628      	mov	r0, r5
 800a544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a548:	f000 f83e 	bl	800a5c8 <_malloc_usable_size_r>
 800a54c:	4284      	cmp	r4, r0
 800a54e:	4607      	mov	r7, r0
 800a550:	d802      	bhi.n	800a558 <_realloc_r+0x34>
 800a552:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a556:	d812      	bhi.n	800a57e <_realloc_r+0x5a>
 800a558:	4621      	mov	r1, r4
 800a55a:	4640      	mov	r0, r8
 800a55c:	f7fe ff68 	bl	8009430 <_malloc_r>
 800a560:	4605      	mov	r5, r0
 800a562:	2800      	cmp	r0, #0
 800a564:	d0ed      	beq.n	800a542 <_realloc_r+0x1e>
 800a566:	42bc      	cmp	r4, r7
 800a568:	4622      	mov	r2, r4
 800a56a:	4631      	mov	r1, r6
 800a56c:	bf28      	it	cs
 800a56e:	463a      	movcs	r2, r7
 800a570:	f7fe ff27 	bl	80093c2 <memcpy>
 800a574:	4631      	mov	r1, r6
 800a576:	4640      	mov	r0, r8
 800a578:	f7ff f9ec 	bl	8009954 <_free_r>
 800a57c:	e7e1      	b.n	800a542 <_realloc_r+0x1e>
 800a57e:	4635      	mov	r5, r6
 800a580:	e7df      	b.n	800a542 <_realloc_r+0x1e>
	...

0800a584 <_fstat_r>:
 800a584:	b538      	push	{r3, r4, r5, lr}
 800a586:	4d07      	ldr	r5, [pc, #28]	; (800a5a4 <_fstat_r+0x20>)
 800a588:	2300      	movs	r3, #0
 800a58a:	4604      	mov	r4, r0
 800a58c:	4608      	mov	r0, r1
 800a58e:	4611      	mov	r1, r2
 800a590:	602b      	str	r3, [r5, #0]
 800a592:	f7f6 ffb0 	bl	80014f6 <_fstat>
 800a596:	1c43      	adds	r3, r0, #1
 800a598:	d102      	bne.n	800a5a0 <_fstat_r+0x1c>
 800a59a:	682b      	ldr	r3, [r5, #0]
 800a59c:	b103      	cbz	r3, 800a5a0 <_fstat_r+0x1c>
 800a59e:	6023      	str	r3, [r4, #0]
 800a5a0:	bd38      	pop	{r3, r4, r5, pc}
 800a5a2:	bf00      	nop
 800a5a4:	2000431c 	.word	0x2000431c

0800a5a8 <_isatty_r>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	4d06      	ldr	r5, [pc, #24]	; (800a5c4 <_isatty_r+0x1c>)
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	4604      	mov	r4, r0
 800a5b0:	4608      	mov	r0, r1
 800a5b2:	602b      	str	r3, [r5, #0]
 800a5b4:	f7f6 ffaf 	bl	8001516 <_isatty>
 800a5b8:	1c43      	adds	r3, r0, #1
 800a5ba:	d102      	bne.n	800a5c2 <_isatty_r+0x1a>
 800a5bc:	682b      	ldr	r3, [r5, #0]
 800a5be:	b103      	cbz	r3, 800a5c2 <_isatty_r+0x1a>
 800a5c0:	6023      	str	r3, [r4, #0]
 800a5c2:	bd38      	pop	{r3, r4, r5, pc}
 800a5c4:	2000431c 	.word	0x2000431c

0800a5c8 <_malloc_usable_size_r>:
 800a5c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5cc:	1f18      	subs	r0, r3, #4
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	bfbc      	itt	lt
 800a5d2:	580b      	ldrlt	r3, [r1, r0]
 800a5d4:	18c0      	addlt	r0, r0, r3
 800a5d6:	4770      	bx	lr

0800a5d8 <_init>:
 800a5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5da:	bf00      	nop
 800a5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5de:	bc08      	pop	{r3}
 800a5e0:	469e      	mov	lr, r3
 800a5e2:	4770      	bx	lr

0800a5e4 <_fini>:
 800a5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5e6:	bf00      	nop
 800a5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5ea:	bc08      	pop	{r3}
 800a5ec:	469e      	mov	lr, r3
 800a5ee:	4770      	bx	lr
