# Topics

- Classical Digital Design flow â€“ Truth tables/K-maps/Boolean Algebra/Logic Equivalence
- History of HDLs & Intro to Verilog/Verilog Constructs [Modern Digital Design flow]
- Combinational Logic basics & Verilog Essentials to model Combinational Logic circuits
- Most Important Combinational Logic circuits & how to design them in Verilog
- Verification using Verilog & testbench generation
- Sequential circuits basics & Verilog essentials to model sequential circuits
- Most important sequential circuits & how to design them in Verilog
- Finite State Machine (FSM) basics/types & how to design them in Verilog
- Memories basics/types & Verilog essentials to model memories
- Most Important memory types & how to design them in Verilog
- Verilog synthesis constructs
- Tcl commands to automate QuestaSim simulation flow

# Project
- [SPI Slave](https://github.com/mazarona/spi-slave)

# Certificate

![certification1](certificate.png?raw=true "certificate1")

# Top Performer
![certification2](top-performer-certificate.png?raw=true "certificate2")
