Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri May  3 10:44:30 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.050    -1249.090                    647                 7030        0.045        0.000                      0                 7002        1.845        0.000                       0                  2609  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.050    -1249.090                    647                 2620        0.095        0.000                      0                 2592        3.500        0.000                       0                  1021  
clk_fpga_0                                             0.941        0.000                      0                 4186        0.045        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.095       -0.232                      3                  759        0.214        0.000                      0                  759  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  3.316        0.000                      0                    7        0.457        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          647  Failing Endpoints,  Worst Slack       -5.050ns,  Total Violation    -1249.090ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.050ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.850ns  (logic 7.226ns (56.232%)  route 5.624ns (43.768%))
  Logic Levels:           24  (CARRY4=18 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.632     5.919    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.737     7.499    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X30Y11         LUT2 (Prop_lut2_I0_O)        0.306     7.805 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.805    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.338 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.338    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.455    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.572 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.572    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.689 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.689    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.923 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.923    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.040 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.040    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.157    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.737    10.217    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.306    10.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.523    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.036 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.036    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.359 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.577    11.936    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.242 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.242    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.792 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.792    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.906    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.240 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[1]
                         net (fo=3, routed)           0.695    13.935    system_i/biquadFilter/biquadFilter_0/inst/resize[66]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    14.238 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.238    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.771 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.771    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.010 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=3, routed)           0.860    15.871    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.301    16.172 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=32, routed)          0.913    17.085    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X27Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.209 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20/O
                         net (fo=5, routed)           0.472    17.681    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-13]
    SLICE_X27Y23         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.484    12.396    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y23         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp/C
                         clock pessimism              0.364    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X27Y23         FDRE (Setup_fdre_C_D)       -0.093    12.632    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                         -17.681    
  -------------------------------------------------------------------
                         slack                                 -5.050    

Slack (VIOLATED) :        -5.039ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.889ns  (logic 7.226ns (56.062%)  route 5.663ns (43.938%))
  Logic Levels:           24  (CARRY4=18 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.632     5.919    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.737     7.499    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X30Y11         LUT2 (Prop_lut2_I0_O)        0.306     7.805 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.805    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.338 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.338    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.455    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.572 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.572    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.689 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.689    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.923 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.923    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.040 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.040    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.157    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.737    10.217    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.306    10.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.523    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.036 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.036    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.359 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.577    11.936    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.242 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.242    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.792 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.792    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.906    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.240 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[1]
                         net (fo=3, routed)           0.695    13.935    system_i/biquadFilter/biquadFilter_0/inst/resize[66]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    14.238 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.238    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.771 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.771    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.010 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=3, routed)           0.860    15.871    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.301    16.172 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=32, routed)          0.913    17.085    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X27Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.209 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20/O
                         net (fo=5, routed)           0.511    17.720    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-13]
    SLICE_X27Y23         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.484    12.396    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y23         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_3/C
                         clock pessimism              0.364    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X27Y23         FDRE (Setup_fdre_C_D)       -0.043    12.682    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -17.720    
  -------------------------------------------------------------------
                         slack                                 -5.039    

Slack (VIOLATED) :        -4.969ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.770ns  (logic 7.226ns (56.585%)  route 5.544ns (43.415%))
  Logic Levels:           24  (CARRY4=18 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.632     5.919    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.737     7.499    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X30Y11         LUT2 (Prop_lut2_I0_O)        0.306     7.805 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.805    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.338 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.338    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.455    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.572 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.572    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.689 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.689    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.923 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.923    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.040 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.040    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.157    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.737    10.217    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.306    10.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.523    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.036 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.036    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.359 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.577    11.936    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.242 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.242    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.792 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.792    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.906    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.240 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[1]
                         net (fo=3, routed)           0.695    13.935    system_i/biquadFilter/biquadFilter_0/inst/resize[66]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    14.238 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.238    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.771 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.771    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.010 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=3, routed)           0.860    15.871    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.301    16.172 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=32, routed)          0.957    17.129    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.253 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_11/O
                         net (fo=5, routed)           0.348    17.601    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-4]
    SLICE_X26Y23         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.484    12.396    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X26Y23         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp_1/C
                         clock pessimism              0.364    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)       -0.092    12.633    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                         -17.601    
  -------------------------------------------------------------------
                         slack                                 -4.969    

Slack (VIOLATED) :        -4.967ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.823ns  (logic 7.058ns (55.042%)  route 5.765ns (44.958%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.632     5.919    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.737     7.499    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X30Y11         LUT2 (Prop_lut2_I0_O)        0.306     7.805 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.805    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.338 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.338    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.455    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.778 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[1]
                         net (fo=2, routed)           0.731     9.509    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_6
    SLICE_X34Y13         LUT2 (Prop_lut2_I0_O)        0.306     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__2_i_4_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.328 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.328    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.547 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/O[0]
                         net (fo=2, routed)           0.710    11.257    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_7
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.295    11.552 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__3_i_4/O
                         net (fo=1, routed)           0.000    11.552    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__3_i_4_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.084 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.084    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.198 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.198    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.532 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/O[1]
                         net (fo=2, routed)           0.630    13.162    system_i/biquadFilter/biquadFilter_0/inst/resize[42]
    SLICE_X32Y16         LUT2 (Prop_lut2_I0_O)        0.303    13.465 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.465    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__5_i_3_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.998 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.998    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.115    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.232    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.349    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.466    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.898 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[3]
                         net (fo=3, routed)           0.844    15.742    system_i/biquadFilter/biquadFilter_0/inst/p_2_in
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.307    16.049 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.119    17.168    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.292 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15/O
                         net (fo=4, routed)           0.362    17.654    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-29]
    SLICE_X27Y15         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.493    12.405    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y15         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp/C
                         clock pessimism              0.364    12.769    
                         clock uncertainty           -0.035    12.734    
    SLICE_X27Y15         FDRE (Setup_fdre_C_D)       -0.047    12.687    system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -17.654    
  -------------------------------------------------------------------
                         slack                                 -4.967    

Slack (VIOLATED) :        -4.967ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.819ns  (logic 7.058ns (55.059%)  route 5.761ns (44.941%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.632     5.919    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.737     7.499    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X30Y11         LUT2 (Prop_lut2_I0_O)        0.306     7.805 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.805    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.338 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.338    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.455    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.778 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[1]
                         net (fo=2, routed)           0.731     9.509    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_6
    SLICE_X34Y13         LUT2 (Prop_lut2_I0_O)        0.306     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__2_i_4_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.328 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.328    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.547 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/O[0]
                         net (fo=2, routed)           0.710    11.257    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_7
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.295    11.552 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__3_i_4/O
                         net (fo=1, routed)           0.000    11.552    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__3_i_4_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.084 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.084    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.198 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.198    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.532 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/O[1]
                         net (fo=2, routed)           0.630    13.162    system_i/biquadFilter/biquadFilter_0/inst/resize[42]
    SLICE_X32Y16         LUT2 (Prop_lut2_I0_O)        0.303    13.465 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.465    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__5_i_3_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.998 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.998    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.115    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.232    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.349    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.466    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.898 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[3]
                         net (fo=3, routed)           0.844    15.742    system_i/biquadFilter/biquadFilter_0/inst/p_2_in
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.307    16.049 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.110    17.160    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X27Y19         LUT6 (Prop_lut6_I0_O)        0.124    17.284 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14/O
                         net (fo=5, routed)           0.366    17.650    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-7]
    SLICE_X26Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X26Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp_1/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X26Y18         FDRE (Setup_fdre_C_D)       -0.047    12.683    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -17.650    
  -------------------------------------------------------------------
                         slack                                 -4.967    

Slack (VIOLATED) :        -4.967ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.799ns  (logic 7.226ns (56.459%)  route 5.573ns (43.541%))
  Logic Levels:           24  (CARRY4=18 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.632     5.919    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.737     7.499    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X30Y11         LUT2 (Prop_lut2_I0_O)        0.306     7.805 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.805    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.338 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.338    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.455    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.572 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.572    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.689 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.689    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.923 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.923    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.040 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.040    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.157    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.737    10.217    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.306    10.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.523    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.036 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.036    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.359 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.577    11.936    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.242 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.242    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.792 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.792    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.906    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.240 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[1]
                         net (fo=3, routed)           0.695    13.935    system_i/biquadFilter/biquadFilter_0/inst/resize[66]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    14.238 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.238    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.771 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.771    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.010 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=3, routed)           0.860    15.871    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.301    16.172 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=32, routed)          0.957    17.129    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.253 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_11/O
                         net (fo=5, routed)           0.377    17.630    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-4]
    SLICE_X27Y23         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.484    12.396    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y23         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-4]/C
                         clock pessimism              0.364    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X27Y23         FDRE (Setup_fdre_C_D)       -0.062    12.663    system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-4]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -17.630    
  -------------------------------------------------------------------
                         slack                                 -4.967    

Slack (VIOLATED) :        -4.966ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.767ns  (logic 7.226ns (56.599%)  route 5.541ns (43.401%))
  Logic Levels:           24  (CARRY4=18 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.632     5.919    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.737     7.499    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X30Y11         LUT2 (Prop_lut2_I0_O)        0.306     7.805 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.805    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.338 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.338    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.455    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.572 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.572    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.689 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.689    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.923 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.923    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.040 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.040    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.157    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.737    10.217    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.306    10.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.523    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.036 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.036    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.359 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.577    11.936    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.242 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.242    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.792 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.792    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.906    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.240 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[1]
                         net (fo=3, routed)           0.695    13.935    system_i/biquadFilter/biquadFilter_0/inst/resize[66]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    14.238 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.238    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.771 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.771    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.010 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=3, routed)           0.860    15.871    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.301    16.172 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=32, routed)          0.957    17.129    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I3_O)        0.124    17.253 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_11/O
                         net (fo=5, routed)           0.345    17.598    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-4]
    SLICE_X26Y23         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.484    12.396    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X26Y23         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp_3/C
                         clock pessimism              0.364    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)       -0.093    12.632    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_11_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                         -17.598    
  -------------------------------------------------------------------
                         slack                                 -4.966    

Slack (VIOLATED) :        -4.963ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.823ns  (logic 7.058ns (55.042%)  route 5.765ns (44.958%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.632     5.919    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.737     7.499    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X30Y11         LUT2 (Prop_lut2_I0_O)        0.306     7.805 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.805    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.338 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.338    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.455    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.778 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[1]
                         net (fo=2, routed)           0.731     9.509    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_6
    SLICE_X34Y13         LUT2 (Prop_lut2_I0_O)        0.306     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__2_i_4_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.328 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.328    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.547 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/O[0]
                         net (fo=2, routed)           0.710    11.257    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_7
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.295    11.552 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__3_i_4/O
                         net (fo=1, routed)           0.000    11.552    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__3_i_4_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.084 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.084    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.198 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.198    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.532 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/O[1]
                         net (fo=2, routed)           0.630    13.162    system_i/biquadFilter/biquadFilter_0/inst/resize[42]
    SLICE_X32Y16         LUT2 (Prop_lut2_I0_O)        0.303    13.465 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.465    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__5_i_3_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.998 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.998    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.115    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.232    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.349    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.466    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.898 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[3]
                         net (fo=3, routed)           0.844    15.742    system_i/biquadFilter/biquadFilter_0/inst/p_2_in
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.307    16.049 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.119    17.168    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.292 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15/O
                         net (fo=4, routed)           0.362    17.654    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-29]
    SLICE_X27Y15         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.493    12.405    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y15         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_2/C
                         clock pessimism              0.364    12.769    
                         clock uncertainty           -0.035    12.734    
    SLICE_X27Y15         FDRE (Setup_fdre_C_D)       -0.043    12.691    system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -17.654    
  -------------------------------------------------------------------
                         slack                                 -4.963    

Slack (VIOLATED) :        -4.961ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.813ns  (logic 7.058ns (55.084%)  route 5.755ns (44.916%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.632     5.919    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.737     7.499    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X30Y11         LUT2 (Prop_lut2_I0_O)        0.306     7.805 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.805    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.338 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.338    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.455    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.778 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/O[1]
                         net (fo=2, routed)           0.731     9.509    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_6
    SLICE_X34Y13         LUT2 (Prop_lut2_I0_O)        0.306     9.815 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.815    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__2_i_4_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.328 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.328    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.547 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3/O[0]
                         net (fo=2, routed)           0.710    11.257    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__3_n_7
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.295    11.552 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__3_i_4/O
                         net (fo=1, routed)           0.000    11.552    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__3_i_4_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.084 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.084    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.198 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.198    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.532 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/O[1]
                         net (fo=2, routed)           0.630    13.162    system_i/biquadFilter/biquadFilter_0/inst/resize[42]
    SLICE_X32Y16         LUT2 (Prop_lut2_I0_O)        0.303    13.465 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.465    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__5_i_3_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.998 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.998    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__5_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.115    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.232 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.232    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.349 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.349    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.466 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.466    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.583 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.583    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.898 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[3]
                         net (fo=3, routed)           0.844    15.742    system_i/biquadFilter/biquadFilter_0/inst/p_2_in
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.307    16.049 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.110    17.160    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X27Y19         LUT6 (Prop_lut6_I0_O)        0.124    17.284 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14/O
                         net (fo=5, routed)           0.360    17.644    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-7]
    SLICE_X27Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.047    12.683    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -17.644    
  -------------------------------------------------------------------
                         slack                                 -4.961    

Slack (VIOLATED) :        -4.959ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.795ns  (logic 7.226ns (56.475%)  route 5.569ns (43.525%))
  Logic Levels:           24  (CARRY4=18 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.670     4.831    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y12         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.632     5.919    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.737     7.499    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X30Y11         LUT2 (Prop_lut2_I0_O)        0.306     7.805 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.805    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.338 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.338    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.455 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.455    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.572 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.572    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.689 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.689    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.806 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.806    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.923 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.923    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.040 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.040    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.157    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.737    10.217    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.306    10.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.523    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.036 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.036    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.359 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/O[1]
                         net (fo=2, routed)           0.577    11.936    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_6
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.242 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.242    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__9_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.792 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.792    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__9_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.906    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__10_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.240 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/O[1]
                         net (fo=3, routed)           0.695    13.935    system_i/biquadFilter/biquadFilter_0/inst/resize[66]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    14.238 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.238    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__11_i_3_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.771 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.771    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.010 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[2]
                         net (fo=3, routed)           0.860    15.871    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.301    16.172 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=32, routed)          0.952    17.123    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X26Y20         LUT6 (Prop_lut6_I3_O)        0.124    17.247 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16/O
                         net (fo=5, routed)           0.379    17.626    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-9]
    SLICE_X26Y19         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.488    12.400    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X26Y19         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_2/C
                         clock pessimism              0.364    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X26Y19         FDRE (Setup_fdre_C_D)       -0.062    12.667    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -17.626    
  -------------------------------------------------------------------
                         slack                                 -4.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/input_sf_reg[-8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.851%)  route 0.250ns (66.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.553     1.608    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X25Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.128     1.736 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[5]/Q
                         net (fo=2, routed)           0.250     1.986    system_i/PID/PID_0/inst/input_i[5]
    SLICE_X15Y16         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.824     1.970    system_i/PID/PID_0/inst/clk_i
    SLICE_X15Y16         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-8]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X15Y16         FDRE (Hold_fdre_C_D)         0.017     1.892    system_i/PID/PID_0/inst/input_sf_reg[-8]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/input_sf_reg[-6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.282%)  route 0.269ns (67.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.553     1.608    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X25Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.128     1.736 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[7]/Q
                         net (fo=2, routed)           0.269     2.005    system_i/PID/PID_0/inst/input_i[7]
    SLICE_X15Y16         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.824     1.970    system_i/PID/PID_0/inst/clk_i
    SLICE_X15Y16         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-6]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X15Y16         FDRE (Hold_fdre_C_D)         0.017     1.892    system_i/PID/PID_0/inst/input_sf_reg[-6]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/input_sf_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.582%)  route 0.320ns (69.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.553     1.608    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X25Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[4]/Q
                         net (fo=2, routed)           0.320     2.069    system_i/PID/PID_0/inst/input_i[4]
    SLICE_X14Y15         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.825     1.971    system_i/PID/PID_0/inst/clk_i
    SLICE_X14Y15         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-9]/C
                         clock pessimism             -0.095     1.876    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.076     1.952    system_i/PID/PID_0/inst/input_sf_reg[-9]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/input_sf_reg[-13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.560%)  route 0.320ns (69.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.553     1.608    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X25Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[0]/Q
                         net (fo=2, routed)           0.320     2.070    system_i/PID/PID_0/inst/input_i[0]
    SLICE_X14Y12         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.827     1.973    system_i/PID/PID_0/inst/clk_i
    SLICE_X14Y12         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-13]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.072     1.950    system_i/PID/PID_0/inst/input_sf_reg[-13]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/input_sf_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.293%)  route 0.324ns (69.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.553     1.608    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X25Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[6]/Q
                         net (fo=2, routed)           0.324     2.074    system_i/PID/PID_0/inst/input_i[6]
    SLICE_X15Y16         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.824     1.970    system_i/PID/PID_0/inst/clk_i
    SLICE_X15Y16         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-7]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X15Y16         FDRE (Hold_fdre_C_D)         0.066     1.941    system_i/PID/PID_0/inst/input_sf_reg[-7]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/input_sf_reg[-11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.772%)  route 0.308ns (65.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.553     1.608    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[2]/Q
                         net (fo=2, routed)           0.308     2.080    system_i/PID/PID_0/inst/input_i[2]
    SLICE_X14Y12         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.827     1.973    system_i/PID/PID_0/inst/clk_i
    SLICE_X14Y12         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-11]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.066     1.944    system_i/PID/PID_0/inst/input_sf_reg[-11]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/input_sf_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.159%)  route 0.296ns (69.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.553     1.608    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X25Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.128     1.736 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[1]/Q
                         net (fo=2, routed)           0.296     2.033    system_i/PID/PID_0/inst/input_i[1]
    SLICE_X14Y12         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.827     1.973    system_i/PID/PID_0/inst/clk_i
    SLICE_X14Y12         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-12]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.016     1.894    system_i/PID/PID_0/inst/input_sf_reg[-12]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/input_sf_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.243%)  route 0.315ns (65.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.553     1.608    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[12]/Q
                         net (fo=2, routed)           0.315     2.087    system_i/PID/PID_0/inst/input_i[12]
    SLICE_X14Y15         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.825     1.971    system_i/PID/PID_0/inst/clk_i
    SLICE_X14Y15         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-1]/C
                         clock pessimism             -0.095     1.876    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.070     1.946    system_i/PID/PID_0/inst/input_sf_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.831%)  route 0.222ns (61.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.553     1.608    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y25         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-13]/Q
                         net (fo=2, routed)           0.222     1.971    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-_n_0_13]
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.912     2.057    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.324     1.734    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082     1.816    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.831%)  route 0.222ns (61.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.553     1.608    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y25         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-12]/Q
                         net (fo=2, routed)           0.222     1.971    system_i/biquadFilter/biquadFilter_0/inst/input0_sf_reg[-_n_0_12]
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.912     2.057    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.324     1.734    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082     1.816    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y3     system_i/PID/PID_0/inst/proportional_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y5     system_i/PID/PID_0/inst/derivative_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y7     system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y11    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y17    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y23    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y6     system_i/biquadFilter/biquadFilter_0/inst/arg__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y11    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y19    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y34   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y36   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[16]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y34   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y34   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y35   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y35   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y36   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y36   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[6]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y36   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y14   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y6    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[0]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y6    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[1]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y6    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[2]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y6    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[3]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X36Y25   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X36Y24   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X36Y24   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X36Y24   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X40Y25   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X36Y25   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.575ns (24.760%)  route 4.786ns (75.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=32, routed)          4.254     8.752    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[0]
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.149     8.901 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.532     9.434    system_i/PS7/axi_cfg_register_0/inst/CE0251_out
    SLICE_X15Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                         clock pessimism              0.230    10.913    
                         clock uncertainty           -0.125    10.788    
    SLICE_X15Y19         FDRE (Setup_fdre_C_CE)      -0.413    10.375    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[3].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.575ns (24.760%)  route 4.786ns (75.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=32, routed)          4.254     8.752    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[0]
    SLICE_X17Y21         LUT4 (Prop_lut4_I0_O)        0.149     8.901 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.532     9.434    system_i/PS7/axi_cfg_register_0/inst/CE0251_out
    SLICE_X15Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[3].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[3].FDRE_inst/C
                         clock pessimism              0.230    10.913    
                         clock uncertainty           -0.125    10.788    
    SLICE_X15Y19         FDRE (Setup_fdre_C_CE)      -0.413    10.375    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[4].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.578ns (24.896%)  route 4.760ns (75.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=32, routed)          4.261     8.760    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[0]
    SLICE_X17Y19         LUT4 (Prop_lut4_I0_O)        0.152     8.912 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.500     9.411    system_i/PS7/axi_cfg_register_0/inst/CE0235_out
    SLICE_X18Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[4].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[4].FDRE_inst/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X18Y19         FDRE (Setup_fdre_C_CE)      -0.407    10.380    system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[4].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.380    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.578ns (24.896%)  route 4.760ns (75.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=32, routed)          4.261     8.760    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[0]
    SLICE_X17Y19         LUT4 (Prop_lut4_I0_O)        0.152     8.912 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.500     9.411    system_i/PS7/axi_cfg_register_0/inst/CE0235_out
    SLICE_X18Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X18Y19         FDRE (Setup_fdre_C_CE)      -0.407    10.380    system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[5].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.380    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[6].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.578ns (24.896%)  route 4.760ns (75.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=32, routed)          4.261     8.760    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[0]
    SLICE_X17Y19         LUT4 (Prop_lut4_I0_O)        0.152     8.912 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.500     9.411    system_i/PS7/axi_cfg_register_0/inst/CE0235_out
    SLICE_X18Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[6].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[6].FDRE_inst/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X18Y19         FDRE (Setup_fdre_C_CE)      -0.407    10.380    system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[6].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.380    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.578ns (24.896%)  route 4.760ns (75.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=32, routed)          4.261     8.760    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[0]
    SLICE_X17Y19         LUT4 (Prop_lut4_I0_O)        0.152     8.912 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.500     9.411    system_i/PS7/axi_cfg_register_0/inst/CE0235_out
    SLICE_X18Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X18Y19         FDRE (Setup_fdre_C_CE)      -0.407    10.380    system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.380    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[20].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.450ns (22.212%)  route 5.078ns (77.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=32, routed)          5.078     9.601    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[20]
    SLICE_X23Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[20].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.488    10.680    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[20].FDRE_inst/C
                         clock pessimism              0.130    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X23Y16         FDRE (Setup_fdre_C_D)       -0.047    10.638    system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[20].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[20].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 1.450ns (22.533%)  route 4.985ns (77.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=32, routed)          4.985     9.508    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[20]
    SLICE_X22Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[20].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.484    10.676    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[20].FDRE_inst/C
                         clock pessimism              0.130    10.806    
                         clock uncertainty           -0.125    10.681    
    SLICE_X22Y20         FDRE (Setup_fdre_C_D)       -0.092    10.589    system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[20].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[0].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.580ns (25.409%)  route 4.638ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=32, routed)          4.115     8.613    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[0]
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.154     8.767 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.524     9.291    system_i/PS7/axi_cfg_register_0/inst/CE0227_out
    SLICE_X14Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[0].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[0].FDRE_inst/C
                         clock pessimism              0.230    10.913    
                         clock uncertainty           -0.125    10.788    
    SLICE_X14Y20         FDRE (Setup_fdre_C_CE)      -0.408    10.380    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[0].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.380    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[1].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.580ns (25.409%)  route 4.638ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=32, routed)          4.115     8.613    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[0]
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.154     8.767 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.524     9.291    system_i/PS7/axi_cfg_register_0/inst/CE0227_out
    SLICE_X14Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[1].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[1].FDRE_inst/C
                         clock pessimism              0.230    10.913    
                         clock uncertainty           -0.125    10.788    
    SLICE_X14Y20         FDRE (Setup_fdre_C_CE)      -0.408    10.380    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[1].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.380    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  1.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.103     1.169    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.117     1.184    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X0Y49          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y49          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.579     0.920    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y32          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.127    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X4Y32          LUT5 (Prop_lut5_I1_O)        0.045     1.172 r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.172    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X4Y32          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.845     1.215    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y32          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.282     0.933    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.121     1.054    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.120    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X1Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.297     0.924    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.078     1.002    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.120    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X1Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.297     0.924    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.076     1.000    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056     1.120    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X1Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism             -0.297     0.924    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.075     0.999    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.576     0.917    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y31          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.113    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X1Y31          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.842     1.212    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y31          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.917    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.075     0.992    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.116     1.181    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.058    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.056     1.120    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X1Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism             -0.297     0.924    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.071     0.995    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.566     0.907    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.116     1.164    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X8Y47          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.835     1.205    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y47          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.281     0.924    
    SLICE_X8Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.033    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y45   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y41   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y41   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X10Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y43   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X10Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y50    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y50    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y50    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y50    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y50    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y50    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y50    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y50    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y33    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y33    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y33    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y33    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            3  Failing Endpoints,  Worst Slack       -0.095ns,  Total Violation       -0.232ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 6.148ns (65.736%)  route 3.205ns (34.264%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.419     3.383 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.883     4.266    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[9]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     8.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.479    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     9.997 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/P[8]
                         net (fo=1, routed)           2.319    12.317    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_2_psdsp_n
    SLICE_X34Y16         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.493    12.405    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X34Y16         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_2_psdsp/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.125    12.280    
    SLICE_X34Y16         FDRE (Setup_fdre_C_D)       -0.059    12.221    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 6.148ns (65.862%)  route 3.187ns (34.138%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.419     3.383 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.883     4.266    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[9]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     8.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.479    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     9.997 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/P[9]
                         net (fo=1, routed)           2.302    12.299    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_1_psdsp_n
    SLICE_X34Y16         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.493    12.405    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X34Y16         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_1_psdsp/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.125    12.280    
    SLICE_X34Y16         FDRE (Setup_fdre_C_D)       -0.054    12.226    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 6.148ns (66.006%)  route 3.166ns (33.994%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.419     3.383 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.883     4.266    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[9]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     8.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.479    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     9.997 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/P[21]
                         net (fo=1, routed)           2.281    12.278    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_1_psdsp_n
    SLICE_X34Y19         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X34Y19         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_1_psdsp/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)       -0.063    12.213    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__9_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 6.148ns (66.471%)  route 3.101ns (33.529%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.419     3.383 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.883     4.266    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[9]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     8.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.479    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518     9.997 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/P[22]
                         net (fo=1, routed)           2.216    12.213    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__9_i_4_psdsp_n
    SLICE_X34Y19         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__9_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X34Y19         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__9_i_4_psdsp/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)       -0.061    12.215    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__9_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         12.215    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__10_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 6.148ns (67.219%)  route 2.998ns (32.781%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.419     3.383 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/Q
                         net (fo=3, routed)           1.442     4.825    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     9.036 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.038    system_i/biquadFilter/biquadFilter_0/inst/arg__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[45])
                                                      1.518    10.556 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0/P[45]
                         net (fo=1, routed)           1.555    12.110    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__10_i_2_psdsp_n
    SLICE_X31Y21         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__10_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.487    12.399    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X31Y21         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__10_i_2_psdsp/C
                         clock pessimism              0.000    12.399    
                         clock uncertainty           -0.125    12.274    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.105    12.169    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__10_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__6_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 6.148ns (66.931%)  route 3.038ns (33.069%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.419     3.383 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/Q
                         net (fo=3, routed)           1.442     4.825    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     9.036 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.038    system_i/biquadFilter/biquadFilter_0/inst/arg__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    10.556 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0/P[30]
                         net (fo=1, routed)           1.594    12.150    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__6_i_1_psdsp_n
    SLICE_X28Y17         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__6_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.491    12.403    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X28Y17         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__6_i_1_psdsp/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)       -0.061    12.217    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__6_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 6.148ns (67.347%)  route 2.981ns (32.653%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.419     3.383 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.883     4.266    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[9]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     8.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.479    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     9.997 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/P[15]
                         net (fo=1, routed)           2.096    12.093    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_3_psdsp_n
    SLICE_X33Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X33Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_3_psdsp/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X33Y18         FDRE (Setup_fdre_C_D)       -0.105    12.172    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__7_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 6.148ns (67.194%)  route 3.002ns (32.806%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.419     3.383 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/Q
                         net (fo=3, routed)           1.442     4.825    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     9.036 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.038    system_i/biquadFilter/biquadFilter_0/inst/arg__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    10.556 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0/P[40]
                         net (fo=1, routed)           1.558    12.114    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_3_psdsp_n
    SLICE_X32Y20         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X32Y20         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_3_psdsp/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)       -0.061    12.215    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         12.215    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 6.148ns (67.179%)  route 3.004ns (32.821%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.419     3.383 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/Q
                         net (fo=3, routed)           1.442     4.825    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     9.036 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.038    system_i/biquadFilter/biquadFilter_0/inst/arg__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[42])
                                                      1.518    10.556 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0/P[42]
                         net (fo=1, routed)           1.560    12.116    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_1_psdsp_n
    SLICE_X30Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X30Y18         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_1_psdsp/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X30Y18         FDRE (Setup_fdre_C_D)       -0.056    12.220    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 6.148ns (67.511%)  route 2.959ns (32.489%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.656     2.964    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.419     3.383 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/Q
                         net (fo=3, routed)           1.442     4.825    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     9.036 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.038    system_i/biquadFilter/biquadFilter_0/inst/arg__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    10.556 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0/P[10]
                         net (fo=1, routed)           1.515    12.071    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1_i_1_psdsp_n
    SLICE_X31Y12         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.495    12.407    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X31Y12         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1_i_1_psdsp/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X31Y12         FDRE (Setup_fdre_C_D)       -0.105    12.177    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.177    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  0.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[30].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__4_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.752ns (50.364%)  route 0.741ns (49.636%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y21         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[30].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[30].FDRE_inst/Q
                         net (fo=3, routed)           0.507     1.525    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[30]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[13]_P[5])
                                                      0.624     2.149 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg/P[5]
                         net (fo=1, routed)           0.235     2.384    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__4_i_1_psdsp_n_1
    SLICE_X29Y11         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__4_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.829     1.975    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y11         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__4_i_1_psdsp_1/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X29Y11         FDRE (Hold_fdre_C_D)         0.070     2.170    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__4_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.712ns (48.180%)  route 0.766ns (51.820%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.554     0.895    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[5].FDRE_inst/Q
                         net (fo=3, routed)           0.506     1.542    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[5]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[5]_P[46])
                                                      0.571     2.113 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[46]
                         net (fo=1, routed)           0.259     2.372    system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp_n
    SLICE_X29Y24         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.815     1.961    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y24         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp/C
                         clock pessimism              0.000     1.961    
                         clock uncertainty            0.125     2.086    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.070     2.156    system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.772ns (53.041%)  route 0.683ns (46.959%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/Q
                         net (fo=2, routed)           0.681     1.714    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[11]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[0])
                                                      0.631     2.345 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[0]
                         net (fo=1, routed)           0.002     2.347    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_153
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.912     2.057    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.090    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.772ns (53.041%)  route 0.683ns (46.959%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/Q
                         net (fo=2, routed)           0.681     1.714    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[11]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[10])
                                                      0.631     2.345 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[10]
                         net (fo=1, routed)           0.002     2.347    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_143
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.912     2.057    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.090    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.772ns (53.041%)  route 0.683ns (46.959%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/Q
                         net (fo=2, routed)           0.681     1.714    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[11]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[11])
                                                      0.631     2.345 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[11]
                         net (fo=1, routed)           0.002     2.347    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_142
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.912     2.057    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.090    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.772ns (53.041%)  route 0.683ns (46.959%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/Q
                         net (fo=2, routed)           0.681     1.714    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[11]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[12])
                                                      0.631     2.345 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[12]
                         net (fo=1, routed)           0.002     2.347    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_141
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.912     2.057    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.090    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.772ns (53.041%)  route 0.683ns (46.959%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/Q
                         net (fo=2, routed)           0.681     1.714    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[11]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[13])
                                                      0.631     2.345 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[13]
                         net (fo=1, routed)           0.002     2.347    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_140
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.912     2.057    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.090    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.772ns (53.041%)  route 0.683ns (46.959%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/Q
                         net (fo=2, routed)           0.681     1.714    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[11]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[14])
                                                      0.631     2.345 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[14]
                         net (fo=1, routed)           0.002     2.347    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_139
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.912     2.057    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.090    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.772ns (53.041%)  route 0.683ns (46.959%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/Q
                         net (fo=2, routed)           0.681     1.714    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[11]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[15])
                                                      0.631     2.345 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[15]
                         net (fo=1, routed)           0.002     2.347    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_138
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.912     2.057    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.090    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.772ns (53.041%)  route 0.683ns (46.959%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/Q
                         net (fo=2, routed)           0.681     1.714    system_i/biquadFilter/biquadFilter_0/inst/gain_b2[11]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[16])
                                                      0.631     2.345 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5/PCOUT[16]
                         net (fo=1, routed)           0.002     2.347    system_i/biquadFilter/biquadFilter_0/inst/arg__5_n_137
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.912     2.057    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y11          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.090    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.257    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.932ns (16.441%)  route 4.737ns (83.559%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           2.078     5.506    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X15Y61         LUT1 (Prop_lut1_I0_O)        0.150     5.656 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=8, routed)           2.083     7.738    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X16Y21         LUT1 (Prop_lut1_I0_O)        0.326     8.064 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.576     8.641    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X16Y21         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.488    12.400    system_i/PID/PID_0/inst/clk_i
    SLICE_X16Y21         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X16Y21         FDCE (Recov_fdce_C_CLR)     -0.319    11.956    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.932ns (16.441%)  route 4.737ns (83.559%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           2.078     5.506    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X15Y61         LUT1 (Prop_lut1_I0_O)        0.150     5.656 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=8, routed)           2.083     7.738    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X16Y21         LUT1 (Prop_lut1_I0_O)        0.326     8.064 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.576     8.641    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X16Y21         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.488    12.400    system_i/PID/PID_0/inst/clk_i
    SLICE_X16Y21         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X16Y21         FDCE (Recov_fdce_C_CLR)     -0.319    11.956    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.932ns (16.441%)  route 4.737ns (83.559%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           2.078     5.506    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X15Y61         LUT1 (Prop_lut1_I0_O)        0.150     5.656 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=8, routed)           2.083     7.738    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X16Y21         LUT1 (Prop_lut1_I0_O)        0.326     8.064 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.576     8.641    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X16Y21         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.488    12.400    system_i/PID/PID_0/inst/clk_i
    SLICE_X16Y21         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X16Y21         FDCE (Recov_fdce_C_CLR)     -0.319    11.956    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.729ns (15.752%)  route 3.899ns (84.248%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.662     2.970    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.082     4.508    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X24Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.632 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.190     5.822    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.149     5.971 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.627     7.598    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X27Y19         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.488    12.400    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y19         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X27Y19         FDCE (Recov_fdce_C_CLR)     -0.613    11.662    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.729ns (15.752%)  route 3.899ns (84.248%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.662     2.970    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.082     4.508    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X24Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.632 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.190     5.822    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.149     5.971 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.627     7.598    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X27Y19         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.488    12.400    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y19         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X27Y19         FDCE (Recov_fdce_C_CLR)     -0.613    11.662    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.729ns (17.657%)  route 3.400ns (82.343%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.662     2.970    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.082     4.508    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X24Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.632 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.190     5.822    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.149     5.971 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.127     7.099    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X24Y20         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.484    12.396    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y20         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.396    
                         clock uncertainty           -0.125    12.271    
    SLICE_X24Y20         FDPE (Recov_fdpe_C_PRE)     -0.569    11.702    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.729ns (17.657%)  route 3.400ns (82.343%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.662     2.970    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.082     4.508    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X24Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.632 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.190     5.822    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.149     5.971 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.127     7.099    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X24Y20         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.484    12.396    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y20         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.396    
                         clock uncertainty           -0.125    12.271    
    SLICE_X24Y20         FDCE (Recov_fdce_C_CLR)     -0.527    11.744    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  4.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.228ns (15.042%)  route 1.288ns (84.958%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.555     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.433     1.470    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X24Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.515 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.427     1.942    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.042     1.984 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.427     2.411    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X24Y20         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.817     1.963    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y20         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.963    
                         clock uncertainty            0.125     2.088    
    SLICE_X24Y20         FDCE (Remov_fdce_C_CLR)     -0.134     1.954    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.228ns (15.042%)  route 1.288ns (84.958%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.555     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.433     1.470    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X24Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.515 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.427     1.942    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.042     1.984 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.427     2.411    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X24Y20         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.817     1.963    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y20         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.963    
                         clock uncertainty            0.125     2.088    
    SLICE_X24Y20         FDPE (Remov_fdpe_C_PRE)     -0.138     1.950    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.228ns (13.006%)  route 1.525ns (86.994%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.555     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.433     1.470    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X24Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.515 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.427     1.942    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.042     1.984 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.665     2.649    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X27Y19         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.821     1.967    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y19         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X27Y19         FDCE (Remov_fdce_C_CLR)     -0.159     1.933    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.228ns (13.006%)  route 1.525ns (86.994%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.555     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.433     1.470    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X24Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.515 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.427     1.942    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.042     1.984 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.665     2.649    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X27Y19         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.821     1.967    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y19         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X27Y19         FDCE (Remov_fdce_C_CLR)     -0.159     1.933    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.294ns (13.245%)  route 1.926ns (86.755%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.555     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.856     1.892    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X15Y61         LUT1 (Prop_lut1_I0_O)        0.046     1.938 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=8, routed)           0.891     2.829    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X16Y21         LUT1 (Prop_lut1_I0_O)        0.107     2.936 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.179     3.115    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X16Y21         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.819     1.965    system_i/PID/PID_0/inst/clk_i
    SLICE_X16Y21         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X16Y21         FDCE (Remov_fdce_C_CLR)     -0.067     2.023    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.294ns (13.245%)  route 1.926ns (86.755%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.555     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.856     1.892    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X15Y61         LUT1 (Prop_lut1_I0_O)        0.046     1.938 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=8, routed)           0.891     2.829    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X16Y21         LUT1 (Prop_lut1_I0_O)        0.107     2.936 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.179     3.115    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X16Y21         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.819     1.965    system_i/PID/PID_0/inst/clk_i
    SLICE_X16Y21         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X16Y21         FDCE (Remov_fdce_C_CLR)     -0.067     2.023    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.294ns (13.245%)  route 1.926ns (86.755%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.555     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y19         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.856     1.892    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X15Y61         LUT1 (Prop_lut1_I0_O)        0.046     1.938 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=8, routed)           0.891     2.829    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X16Y21         LUT1 (Prop_lut1_I0_O)        0.107     2.936 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.179     3.115    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X16Y21         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.819     1.965    system_i/PID/PID_0/inst/clk_i
    SLICE_X16Y21         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X16Y21         FDCE (Remov_fdce_C_CLR)     -0.067     2.023    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  1.092    





