<def f='linux-4.14.y/drivers/gpu/drm/qxl/qxl_dev.h' l='349' ll='372'/>
<size>5412</size>
<doc f='linux-4.14.y/drivers/gpu/drm/qxl/qxl_dev.h' l='348'>/* qxl-1 compat: append only */</doc>
<mbr r='qxl_ram_header::magic' o='0' t='uint32_t'/>
<mbr r='qxl_ram_header::int_pending' o='32' t='uint32_t'/>
<mbr r='qxl_ram_header::int_mask' o='64' t='uint32_t'/>
<mbr r='qxl_ram_header::log_buf' o='96' t='uint8_t [4096]'/>
<mbr r='qxl_ram_header::cmd_ring_hdr' o='32864' t='struct qxl_ring_header'/>
<mbr r='qxl_ram_header::cmd_ring' o='33024' t='struct qxl_command [32]'/>
<mbr r='qxl_ram_header::cursor_ring_hdr' o='37120' t='struct qxl_ring_header'/>
<mbr r='qxl_ram_header::cursor_ring' o='37280' t='struct qxl_command [32]'/>
<mbr r='qxl_ram_header::release_ring_hdr' o='41376' t='struct qxl_ring_header'/>
<mbr r='qxl_ram_header::release_ring' o='41536' t='uint64_t [8]'/>
<mbr r='qxl_ram_header::update_area' o='42048' t='struct qxl_rect'/>
<mbr r='qxl_ram_header::update_surface' o='42176' t='uint32_t'/>
<mbr r='qxl_ram_header::mem_slot' o='42208' t='struct qxl_mem_slot'/>
<mbr r='qxl_ram_header::create_surface' o='42336' t='struct qxl_surface_create'/>
<mbr r='qxl_ram_header::flags' o='42656' t='uint64_t'/>
<mbr r='qxl_ram_header::monitors_config' o='42720' t='QXLPHYSICAL'/>
<mbr r='qxl_ram_header::guest_capabilities' o='42784' t='uint8_t [64]'/>
<def f='linux-4.14.y/drivers/gpu/drm/qxl/qxl_dev.h' l='349' ll='372'/>
<size>5412</size>
<doc f='linux-4.14.y/drivers/gpu/drm/qxl/qxl_dev.h' l='348'>/* qxl-1 compat: append only */</doc>
<mbr r='qxl_ram_header::magic' o='0' t='uint32_t'/>
<mbr r='qxl_ram_header::int_pending' o='32' t='uint32_t'/>
<mbr r='qxl_ram_header::int_mask' o='64' t='uint32_t'/>
<mbr r='qxl_ram_header::log_buf' o='96' t='uint8_t [4096]'/>
<mbr r='qxl_ram_header::cmd_ring_hdr' o='32864' t='struct qxl_ring_header'/>
<mbr r='qxl_ram_header::cmd_ring' o='33024' t='struct qxl_command [32]'/>
<mbr r='qxl_ram_header::cursor_ring_hdr' o='37120' t='struct qxl_ring_header'/>
<mbr r='qxl_ram_header::cursor_ring' o='37280' t='struct qxl_command [32]'/>
<mbr r='qxl_ram_header::release_ring_hdr' o='41376' t='struct qxl_ring_header'/>
<mbr r='qxl_ram_header::release_ring' o='41536' t='uint64_t [8]'/>
<mbr r='qxl_ram_header::update_area' o='42048' t='struct qxl_rect'/>
<mbr r='qxl_ram_header::update_surface' o='42176' t='uint32_t'/>
<mbr r='qxl_ram_header::mem_slot' o='42208' t='struct qxl_mem_slot'/>
<mbr r='qxl_ram_header::create_surface' o='42336' t='struct qxl_surface_create'/>
<mbr r='qxl_ram_header::flags' o='42656' t='uint64_t'/>
<mbr r='qxl_ram_header::monitors_config' o='42720' t='QXLPHYSICAL'/>
<mbr r='qxl_ram_header::guest_capabilities' o='42784' t='uint8_t [64]'/>
