Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar  2 21:18:36 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : bitonic_sorter_16_top
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                        Path #1                                                       |                WorstPath from Dst               |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
| Requirement               |                     0.000 |                                                                                                               10.000 |                                          10.000 |
| Path Delay                |                     0.459 |                                                                                                                7.980 |                                           0.558 |
| Logic Delay               | 0.096(21%)                | 2.240(29%)                                                                                                           | 0.488(88%)                                      |
| Net Delay                 | 0.363(79%)                | 5.740(71%)                                                                                                           | 0.070(12%)                                      |
| Clock Skew                |                     0.032 |                                                                                                               -0.060 |                                          -0.071 |
| Slack                     |                       inf |                                                                                                                1.876 |                                           9.363 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                      |                                                 |
| Bounding Box Size         | 0% x 0%                   | 6% x 1%                                                                                                              | 0% x 0%                                         |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                               | (0, 0)                                          |
| Cumulative Fanout         |                         2 |                                                                                                                  140 |                                               1 |
| Fixed Loc                 |                         0 |                                                                                                                    0 |                                               0 |
| Fixed Route               |                         0 |                                                                                                                    0 |                                               0 |
| Hold Fix Detour           |                         0 |                                                                                                                    0 |                                               0 |
| Combined LUT Pairs        |                         0 |                                                                                                                    0 |                                               0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                         | Safely Timed                                    |
| Logic Levels              |                         0 |                                                                                                                   21 |                                               0 |
| Routes                    |                         1 |                                                                                                                   22 |                                               0 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 SRL16E | SRL16E FDRE                                     |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                  | clk                                             |
| End Point Clock           | clk                       | clk                                                                                                                  | clk                                             |
| DSP Block                 | None                      | None                                                                                                                 | None                                            |
| BRAM                      | None                      | None                                                                                                                 | None                                            |
| IO Crossings              |                         0 |                                                                                                                    0 |                                               0 |
| SLR Crossings             |                         0 |                                                                                                                    0 |                                               0 |
| PBlocks                   |                         0 |                                                                                                                    0 |                                               0 |
| High Fanout               |                         2 |                                                                                                                   32 |                                               1 |
| Dont Touch                |                         0 |                                                                                                                    0 |                                               0 |
| Mark Debug                |                         0 |                                                                                                                    0 |                                               0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                               | SRL16E/CLK                                      |
| End Point Pin Primitive   | FDRE/D                    | SRL16E/D                                                                                                             | FDRE/D                                          |
| Start Point Pin           | shiftreg_vector[67]/C     | unsorted_muons[5].pt[1]/C                                                                                            | sorted_muons[1].idx_3_sorted_muons[12].pt_1/CLK |
| End Point Pin             | unsorted_muons[5].pt[1]/D | sorted_muons[1].idx_3_sorted_muons[12].pt_1/D                                                                        | sorted_muons[1].idx_3_DOUT[0]/D                 |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                        Path #2                                                       |                WorstPath from Dst               |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
| Requirement               |                     0.000 |                                                                                                               10.000 |                                          10.000 |
| Path Delay                |                     0.459 |                                                                                                                7.947 |                                           0.558 |
| Logic Delay               | 0.096(21%)                | 2.182(28%)                                                                                                           | 0.488(88%)                                      |
| Net Delay                 | 0.363(79%)                | 5.765(72%)                                                                                                           | 0.070(12%)                                      |
| Clock Skew                |                     0.032 |                                                                                                               -0.066 |                                          -0.070 |
| Slack                     |                       inf |                                                                                                                1.903 |                                           9.363 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                      |                                                 |
| Bounding Box Size         | 0% x 0%                   | 6% x 2%                                                                                                              | 0% x 0%                                         |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                               | (0, 0)                                          |
| Cumulative Fanout         |                         2 |                                                                                                                  140 |                                               1 |
| Fixed Loc                 |                         0 |                                                                                                                    0 |                                               0 |
| Fixed Route               |                         0 |                                                                                                                    0 |                                               0 |
| Hold Fix Detour           |                         0 |                                                                                                                    0 |                                               0 |
| Combined LUT Pairs        |                         0 |                                                                                                                    0 |                                               0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                         | Safely Timed                                    |
| Logic Levels              |                         0 |                                                                                                                   21 |                                               0 |
| Routes                    |                         1 |                                                                                                                   22 |                                               0 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 SRL16E | SRL16E FDRE                                     |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                  | clk                                             |
| End Point Clock           | clk                       | clk                                                                                                                  | clk                                             |
| DSP Block                 | None                      | None                                                                                                                 | None                                            |
| BRAM                      | None                      | None                                                                                                                 | None                                            |
| IO Crossings              |                         0 |                                                                                                                    0 |                                               0 |
| SLR Crossings             |                         0 |                                                                                                                    0 |                                               0 |
| PBlocks                   |                         0 |                                                                                                                    0 |                                               0 |
| High Fanout               |                         2 |                                                                                                                   32 |                                               1 |
| Dont Touch                |                         0 |                                                                                                                    0 |                                               0 |
| Mark Debug                |                         0 |                                                                                                                    0 |                                               0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                               | SRL16E/CLK                                      |
| End Point Pin Primitive   | FDRE/D                    | SRL16E/D                                                                                                             | FDRE/D                                          |
| Start Point Pin           | shiftreg_vector[67]/C     | unsorted_muons[5].pt[1]/C                                                                                            | sorted_muons[1].idx_6_sorted_muons[12].pt_1/CLK |
| End Point Pin             | unsorted_muons[5].pt[1]/D | sorted_muons[1].idx_6_sorted_muons[12].pt_1/D                                                                        | sorted_muons[1].idx_6_DOUT[0]/D                 |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                          Path #3                                                          |               WorstPath from Dst              |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
| Requirement               |                     0.000 |                                                                                                                    10.000 |                                        10.000 |
| Path Delay                |                     0.459 |                                                                                                                     7.912 |                                         0.562 |
| Logic Delay               | 0.096(21%)                | 2.309(30%)                                                                                                                | 0.480(86%)                                    |
| Net Delay                 | 0.363(79%)                | 5.603(70%)                                                                                                                | 0.082(14%)                                    |
| Clock Skew                |                     0.032 |                                                                                                                    -0.066 |                                        -0.070 |
| Slack                     |                       inf |                                                                                                                     1.939 |                                         9.359 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                           |                                               |
| Bounding Box Size         | 0% x 0%                   | 3% x 2%                                                                                                                   | 0% x 0%                                       |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                    | (0, 0)                                        |
| Cumulative Fanout         |                         2 |                                                                                                                       161 |                                             1 |
| Fixed Loc                 |                         0 |                                                                                                                         0 |                                             0 |
| Fixed Route               |                         0 |                                                                                                                         0 |                                             0 |
| Hold Fix Detour           |                         0 |                                                                                                                         0 |                                             0 |
| Combined LUT Pairs        |                         0 |                                                                                                                         0 |                                             0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                              | Safely Timed                                  |
| Logic Levels              |                         0 |                                                                                                                        22 |                                             0 |
| Routes                    |                         1 |                                                                                                                        23 |                                             0 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 SRL16E | SRL16E FDRE                                   |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                       | clk                                           |
| End Point Clock           | clk                       | clk                                                                                                                       | clk                                           |
| DSP Block                 | None                      | None                                                                                                                      | None                                          |
| BRAM                      | None                      | None                                                                                                                      | None                                          |
| IO Crossings              |                         0 |                                                                                                                         0 |                                             0 |
| SLR Crossings             |                         0 |                                                                                                                         0 |                                             0 |
| PBlocks                   |                         0 |                                                                                                                         0 |                                             0 |
| High Fanout               |                         2 |                                                                                                                        32 |                                             1 |
| Dont Touch                |                         0 |                                                                                                                         0 |                                             0 |
| Mark Debug                |                         0 |                                                                                                                         0 |                                             0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                    | SRL16E/CLK                                    |
| End Point Pin Primitive   | FDRE/D                    | SRL16E/D                                                                                                                  | FDRE/D                                        |
| Start Point Pin           | shiftreg_vector[67]/C     | unsorted_muons[5].pt[1]/C                                                                                                 | sorted_muons[1].idx_sorted_muons[12].pt_1/CLK |
| End Point Pin             | unsorted_muons[5].pt[1]/D | sorted_muons[1].idx_sorted_muons[12].pt_1/D                                                                               | sorted_muons[1].idx_DOUT[0]/D                 |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                          Path #4                                                          |                WorstPath from Dst               |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
| Requirement               |                     0.000 |                                                                                                                    10.000 |                                          10.000 |
| Path Delay                |                     0.459 |                                                                                                                     7.908 |                                           0.549 |
| Logic Delay               | 0.096(21%)                | 2.396(31%)                                                                                                                | 0.486(89%)                                      |
| Net Delay                 | 0.363(79%)                | 5.512(69%)                                                                                                                | 0.063(11%)                                      |
| Clock Skew                |                     0.032 |                                                                                                                    -0.066 |                                          -0.070 |
| Slack                     |                       inf |                                                                                                                     1.943 |                                           9.372 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                           |                                                 |
| Bounding Box Size         | 0% x 0%                   | 3% x 2%                                                                                                                   | 0% x 0%                                         |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                    | (0, 0)                                          |
| Cumulative Fanout         |                         2 |                                                                                                                       161 |                                               1 |
| Fixed Loc                 |                         0 |                                                                                                                         0 |                                               0 |
| Fixed Route               |                         0 |                                                                                                                         0 |                                               0 |
| Hold Fix Detour           |                         0 |                                                                                                                         0 |                                               0 |
| Combined LUT Pairs        |                         0 |                                                                                                                         0 |                                               0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                              | Safely Timed                                    |
| Logic Levels              |                         0 |                                                                                                                        22 |                                               0 |
| Routes                    |                         1 |                                                                                                                        23 |                                               0 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 SRL16E | SRL16E FDRE                                     |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                       | clk                                             |
| End Point Clock           | clk                       | clk                                                                                                                       | clk                                             |
| DSP Block                 | None                      | None                                                                                                                      | None                                            |
| BRAM                      | None                      | None                                                                                                                      | None                                            |
| IO Crossings              |                         0 |                                                                                                                         0 |                                               0 |
| SLR Crossings             |                         0 |                                                                                                                         0 |                                               0 |
| PBlocks                   |                         0 |                                                                                                                         0 |                                               0 |
| High Fanout               |                         2 |                                                                                                                        32 |                                               1 |
| Dont Touch                |                         0 |                                                                                                                         0 |                                               0 |
| Mark Debug                |                         0 |                                                                                                                         0 |                                               0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                    | SRL16E/CLK                                      |
| End Point Pin Primitive   | FDRE/D                    | SRL16E/D                                                                                                                  | FDRE/D                                          |
| Start Point Pin           | shiftreg_vector[67]/C     | unsorted_muons[5].pt[1]/C                                                                                                 | sorted_muons[1].idx_0_sorted_muons[12].pt_1/CLK |
| End Point Pin             | unsorted_muons[5].pt[1]/D | sorted_muons[1].idx_0_sorted_muons[12].pt_1/D                                                                             | sorted_muons[1].idx_0_DOUT[0]/D                 |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                          Path #5                                                          |                WorstPath from Dst               |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
| Requirement               |                     0.000 |                                                                                                                    10.000 |                                          10.000 |
| Path Delay                |                     0.459 |                                                                                                                     7.904 |                                           0.565 |
| Logic Delay               | 0.096(21%)                | 2.319(30%)                                                                                                                | 0.488(87%)                                      |
| Net Delay                 | 0.363(79%)                | 5.585(70%)                                                                                                                | 0.077(13%)                                      |
| Clock Skew                |                     0.032 |                                                                                                                    -0.070 |                                          -0.069 |
| Slack                     |                       inf |                                                                                                                     1.943 |                                           9.357 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                           |                                                 |
| Bounding Box Size         | 0% x 0%                   | 4% x 2%                                                                                                                   | 0% x 0%                                         |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                    | (0, 0)                                          |
| Cumulative Fanout         |                         2 |                                                                                                                       146 |                                               1 |
| Fixed Loc                 |                         0 |                                                                                                                         0 |                                               0 |
| Fixed Route               |                         0 |                                                                                                                         0 |                                               0 |
| Hold Fix Detour           |                         0 |                                                                                                                         0 |                                               0 |
| Combined LUT Pairs        |                         0 |                                                                                                                         0 |                                               0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                              | Safely Timed                                    |
| Logic Levels              |                         0 |                                                                                                                        22 |                                               0 |
| Routes                    |                         1 |                                                                                                                        23 |                                               0 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 SRL16E | SRL16E FDRE                                     |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                       | clk                                             |
| End Point Clock           | clk                       | clk                                                                                                                       | clk                                             |
| DSP Block                 | None                      | None                                                                                                                      | None                                            |
| BRAM                      | None                      | None                                                                                                                      | None                                            |
| IO Crossings              |                         0 |                                                                                                                         0 |                                               0 |
| SLR Crossings             |                         0 |                                                                                                                         0 |                                               0 |
| PBlocks                   |                         0 |                                                                                                                         0 |                                               0 |
| High Fanout               |                         2 |                                                                                                                        32 |                                               1 |
| Dont Touch                |                         0 |                                                                                                                         0 |                                               0 |
| Mark Debug                |                         0 |                                                                                                                         0 |                                               0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                    | SRL16E/CLK                                      |
| End Point Pin Primitive   | FDRE/D                    | SRL16E/D                                                                                                                  | FDRE/D                                          |
| Start Point Pin           | shiftreg_vector[67]/C     | unsorted_muons[5].pt[1]/C                                                                                                 | sorted_muons[2].idx_1_sorted_muons[12].pt_1/CLK |
| End Point Pin             | unsorted_muons[5].pt[1]/D | sorted_muons[2].idx_1_sorted_muons[12].pt_1/D                                                                             | sorted_muons[2].idx_1_DOUT[0]/D                 |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                        Path #6                                                       |                WorstPath from Dst               |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
| Requirement               |                     0.000 |                                                                                                               10.000 |                                          10.000 |
| Path Delay                |                     0.459 |                                                                                                                7.897 |                                           0.565 |
| Logic Delay               | 0.096(21%)                | 2.322(30%)                                                                                                           | 0.488(87%)                                      |
| Net Delay                 | 0.363(79%)                | 5.575(70%)                                                                                                           | 0.077(13%)                                      |
| Clock Skew                |                     0.032 |                                                                                                               -0.066 |                                          -0.070 |
| Slack                     |                       inf |                                                                                                                1.954 |                                           9.356 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                      |                                                 |
| Bounding Box Size         | 0% x 0%                   | 4% x 2%                                                                                                              | 0% x 0%                                         |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                               | (0, 0)                                          |
| Cumulative Fanout         |                         2 |                                                                                                                  140 |                                               1 |
| Fixed Loc                 |                         0 |                                                                                                                    0 |                                               0 |
| Fixed Route               |                         0 |                                                                                                                    0 |                                               0 |
| Hold Fix Detour           |                         0 |                                                                                                                    0 |                                               0 |
| Combined LUT Pairs        |                         0 |                                                                                                                    0 |                                               0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                         | Safely Timed                                    |
| Logic Levels              |                         0 |                                                                                                                   21 |                                               0 |
| Routes                    |                         1 |                                                                                                                   22 |                                               0 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 SRL16E | SRL16E FDRE                                     |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                  | clk                                             |
| End Point Clock           | clk                       | clk                                                                                                                  | clk                                             |
| DSP Block                 | None                      | None                                                                                                                 | None                                            |
| BRAM                      | None                      | None                                                                                                                 | None                                            |
| IO Crossings              |                         0 |                                                                                                                    0 |                                               0 |
| SLR Crossings             |                         0 |                                                                                                                    0 |                                               0 |
| PBlocks                   |                         0 |                                                                                                                    0 |                                               0 |
| High Fanout               |                         2 |                                                                                                                   32 |                                               1 |
| Dont Touch                |                         0 |                                                                                                                    0 |                                               0 |
| Mark Debug                |                         0 |                                                                                                                    0 |                                               0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                               | SRL16E/CLK                                      |
| End Point Pin Primitive   | FDRE/D                    | SRL16E/D                                                                                                             | FDRE/D                                          |
| Start Point Pin           | shiftreg_vector[67]/C     | unsorted_muons[5].pt[1]/C                                                                                            | sorted_muons[1].idx_7_sorted_muons[12].pt_1/CLK |
| End Point Pin             | unsorted_muons[5].pt[1]/D | sorted_muons[1].idx_7_sorted_muons[12].pt_1/D                                                                        | sorted_muons[1].idx_7_DOUT[0]/D                 |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                        Path #7                                                       |                WorstPath from Dst               |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
| Requirement               |                     0.000 |                                                                                                               10.000 |                                          10.000 |
| Path Delay                |                     0.459 |                                                                                                                7.857 |                                           0.549 |
| Logic Delay               | 0.096(21%)                | 2.183(28%)                                                                                                           | 0.486(89%)                                      |
| Net Delay                 | 0.363(79%)                | 5.674(72%)                                                                                                           | 0.063(11%)                                      |
| Clock Skew                |                     0.032 |                                                                                                               -0.057 |                                          -0.071 |
| Slack                     |                       inf |                                                                                                                2.003 |                                           9.372 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                      |                                                 |
| Bounding Box Size         | 0% x 0%                   | 6% x 1%                                                                                                              | 0% x 0%                                         |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                               | (0, 0)                                          |
| Cumulative Fanout         |                         2 |                                                                                                                  140 |                                               1 |
| Fixed Loc                 |                         0 |                                                                                                                    0 |                                               0 |
| Fixed Route               |                         0 |                                                                                                                    0 |                                               0 |
| Hold Fix Detour           |                         0 |                                                                                                                    0 |                                               0 |
| Combined LUT Pairs        |                         0 |                                                                                                                    0 |                                               0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                         | Safely Timed                                    |
| Logic Levels              |                         0 |                                                                                                                   21 |                                               0 |
| Routes                    |                         1 |                                                                                                                   22 |                                               0 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 SRL16E | SRL16E FDRE                                     |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                  | clk                                             |
| End Point Clock           | clk                       | clk                                                                                                                  | clk                                             |
| DSP Block                 | None                      | None                                                                                                                 | None                                            |
| BRAM                      | None                      | None                                                                                                                 | None                                            |
| IO Crossings              |                         0 |                                                                                                                    0 |                                               0 |
| SLR Crossings             |                         0 |                                                                                                                    0 |                                               0 |
| PBlocks                   |                         0 |                                                                                                                    0 |                                               0 |
| High Fanout               |                         2 |                                                                                                                   32 |                                               1 |
| Dont Touch                |                         0 |                                                                                                                    0 |                                               0 |
| Mark Debug                |                         0 |                                                                                                                    0 |                                               0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                               | SRL16E/CLK                                      |
| End Point Pin Primitive   | FDRE/D                    | SRL16E/D                                                                                                             | FDRE/D                                          |
| Start Point Pin           | shiftreg_vector[67]/C     | unsorted_muons[5].pt[1]/C                                                                                            | sorted_muons[0].idx_5_sorted_muons[12].pt_1/CLK |
| End Point Pin             | unsorted_muons[5].pt[1]/D | sorted_muons[0].idx_5_sorted_muons[12].pt_1/D                                                                        | sorted_muons[0].idx_5_DOUT[0]/D                 |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                        Path #8                                                       |               WorstPath from Dst              |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
| Requirement               |                     0.000 |                                                                                                               10.000 |                                        10.000 |
| Path Delay                |                     0.459 |                                                                                                                7.853 |                                         0.565 |
| Logic Delay               | 0.096(21%)                | 2.197(28%)                                                                                                           | 0.488(87%)                                    |
| Net Delay                 | 0.363(79%)                | 5.656(72%)                                                                                                           | 0.077(13%)                                    |
| Clock Skew                |                     0.032 |                                                                                                               -0.057 |                                        -0.071 |
| Slack                     |                       inf |                                                                                                                2.007 |                                         9.356 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                      |                                               |
| Bounding Box Size         | 0% x 0%                   | 6% x 1%                                                                                                              | 0% x 0%                                       |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                               | (0, 0)                                        |
| Cumulative Fanout         |                         2 |                                                                                                                  140 |                                             1 |
| Fixed Loc                 |                         0 |                                                                                                                    0 |                                             0 |
| Fixed Route               |                         0 |                                                                                                                    0 |                                             0 |
| Hold Fix Detour           |                         0 |                                                                                                                    0 |                                             0 |
| Combined LUT Pairs        |                         0 |                                                                                                                    0 |                                             0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                         | Safely Timed                                  |
| Logic Levels              |                         0 |                                                                                                                   21 |                                             0 |
| Routes                    |                         1 |                                                                                                                   22 |                                             0 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 SRL16E | SRL16E FDRE                                   |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                  | clk                                           |
| End Point Clock           | clk                       | clk                                                                                                                  | clk                                           |
| DSP Block                 | None                      | None                                                                                                                 | None                                          |
| BRAM                      | None                      | None                                                                                                                 | None                                          |
| IO Crossings              |                         0 |                                                                                                                    0 |                                             0 |
| SLR Crossings             |                         0 |                                                                                                                    0 |                                             0 |
| PBlocks                   |                         0 |                                                                                                                    0 |                                             0 |
| High Fanout               |                         2 |                                                                                                                   32 |                                             1 |
| Dont Touch                |                         0 |                                                                                                                    0 |                                             0 |
| Mark Debug                |                         0 |                                                                                                                    0 |                                             0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                               | SRL16E/CLK                                    |
| End Point Pin Primitive   | FDRE/D                    | SRL16E/D                                                                                                             | FDRE/D                                        |
| Start Point Pin           | shiftreg_vector[67]/C     | unsorted_muons[5].pt[1]/C                                                                                            | sorted_muons[2].idx_sorted_muons[12].pt_1/CLK |
| End Point Pin             | unsorted_muons[5].pt[1]/D | sorted_muons[2].idx_sorted_muons[12].pt_1/D                                                                          | sorted_muons[2].idx_DOUT[0]/D                 |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                        Path #9                                                       |                WorstPath from Dst               |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
| Requirement               |                     0.000 |                                                                                                               10.000 |                                          10.000 |
| Path Delay                |                     0.459 |                                                                                                                7.827 |                                           0.558 |
| Logic Delay               | 0.096(21%)                | 2.218(29%)                                                                                                           | 0.488(88%)                                      |
| Net Delay                 | 0.363(79%)                | 5.609(71%)                                                                                                           | 0.070(12%)                                      |
| Clock Skew                |                     0.032 |                                                                                                               -0.070 |                                          -0.069 |
| Slack                     |                       inf |                                                                                                                2.019 |                                           9.364 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                      |                                                 |
| Bounding Box Size         | 0% x 0%                   | 4% x 2%                                                                                                              | 0% x 0%                                         |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                               | (0, 0)                                          |
| Cumulative Fanout         |                         2 |                                                                                                                  140 |                                               1 |
| Fixed Loc                 |                         0 |                                                                                                                    0 |                                               0 |
| Fixed Route               |                         0 |                                                                                                                    0 |                                               0 |
| Hold Fix Detour           |                         0 |                                                                                                                    0 |                                               0 |
| Combined LUT Pairs        |                         0 |                                                                                                                    0 |                                               0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                         | Safely Timed                                    |
| Logic Levels              |                         0 |                                                                                                                   21 |                                               0 |
| Routes                    |                         1 |                                                                                                                   22 |                                               0 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 SRL16E | SRL16E FDRE                                     |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                  | clk                                             |
| End Point Clock           | clk                       | clk                                                                                                                  | clk                                             |
| DSP Block                 | None                      | None                                                                                                                 | None                                            |
| BRAM                      | None                      | None                                                                                                                 | None                                            |
| IO Crossings              |                         0 |                                                                                                                    0 |                                               0 |
| SLR Crossings             |                         0 |                                                                                                                    0 |                                               0 |
| PBlocks                   |                         0 |                                                                                                                    0 |                                               0 |
| High Fanout               |                         2 |                                                                                                                   32 |                                               1 |
| Dont Touch                |                         0 |                                                                                                                    0 |                                               0 |
| Mark Debug                |                         0 |                                                                                                                    0 |                                               0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                               | SRL16E/CLK                                      |
| End Point Pin Primitive   | FDRE/D                    | SRL16E/D                                                                                                             | FDRE/D                                          |
| Start Point Pin           | shiftreg_vector[67]/C     | unsorted_muons[5].pt[1]/C                                                                                            | sorted_muons[2].idx_0_sorted_muons[12].pt_1/CLK |
| End Point Pin             | unsorted_muons[5].pt[1]/D | sorted_muons[2].idx_0_sorted_muons[12].pt_1/D                                                                        | sorted_muons[2].idx_0_DOUT[0]/D                 |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                          Path #10                                                         |                WorstPath from Dst               |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
| Requirement               |                     0.000 |                                                                                                                    10.000 |                                          10.000 |
| Path Delay                |                     0.459 |                                                                                                                     7.886 |                                           0.562 |
| Logic Delay               | 0.096(21%)                | 2.216(29%)                                                                                                                | 0.480(86%)                                      |
| Net Delay                 | 0.363(79%)                | 5.670(71%)                                                                                                                | 0.082(14%)                                      |
| Clock Skew                |                     0.032 |                                                                                                                    -0.008 |                                          -0.075 |
| Slack                     |                       inf |                                                                                                                     2.022 |                                           9.354 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                           |                                                 |
| Bounding Box Size         | 0% x 0%                   | 8% x 2%                                                                                                                   | 0% x 0%                                         |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                    | (0, 0)                                          |
| Cumulative Fanout         |                         2 |                                                                                                                       135 |                                               1 |
| Fixed Loc                 |                         0 |                                                                                                                         0 |                                               0 |
| Fixed Route               |                         0 |                                                                                                                         0 |                                               0 |
| Hold Fix Detour           |                         0 |                                                                                                                         0 |                                               0 |
| Combined LUT Pairs        |                         0 |                                                                                                                         0 |                                               0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                              | Safely Timed                                    |
| Logic Levels              |                         0 |                                                                                                                        22 |                                               0 |
| Routes                    |                         1 |                                                                                                                        23 |                                               0 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 SRL16E | SRL16E FDRE                                     |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                       | clk                                             |
| End Point Clock           | clk                       | clk                                                                                                                       | clk                                             |
| DSP Block                 | None                      | None                                                                                                                      | None                                            |
| BRAM                      | None                      | None                                                                                                                      | None                                            |
| IO Crossings              |                         0 |                                                                                                                         0 |                                               0 |
| SLR Crossings             |                         0 |                                                                                                                         0 |                                               0 |
| PBlocks                   |                         0 |                                                                                                                         0 |                                               0 |
| High Fanout               |                         2 |                                                                                                                        32 |                                               1 |
| Dont Touch                |                         0 |                                                                                                                         0 |                                               0 |
| Mark Debug                |                         0 |                                                                                                                         0 |                                               0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                    | SRL16E/CLK                                      |
| End Point Pin Primitive   | FDRE/D                    | SRL16E/D                                                                                                                  | FDRE/D                                          |
| Start Point Pin           | shiftreg_vector[67]/C     | unsorted_muons[5].pt[1]/C                                                                                                 | sorted_muons[5].idx_4_sorted_muons[12].pt_1/CLK |
| End Point Pin             | unsorted_muons[5].pt[1]/D | sorted_muons[5].idx_4_sorted_muons[12].pt_1/D                                                                             | sorted_muons[5].idx_4_DOUT[0]/D                 |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+----+-----+
| End Point Clock | Requirement |  0  |  5 | 19 | 20 | 21 |  22 |
+-----------------+-------------+-----+----+----+----+----+-----+
| clk             | 10.000ns    | 208 | 16 | 16 |  8 | 40 | 128 |
+-----------------+-------------+-----+----+----+----+----+-----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 416 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+-----------+-------------------------------------------------------------+------+----------------+-----------------+---------+---------+------------+------------+-------------+------------+------------+-----+------+------+------+
|  Instance |                            Module                           | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2  |    LUT3    |    LUT4    |     LUT5    |    LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+-----------+-------------------------------------------------------------+------+----------------+-----------------+---------+---------+------------+------------+-------------+------------+------------+-----+------+------+------+
| (top)     |                                       bitonic_sorter_16_top | 0.67 |           3.33 |            3170 | 0(0.0%) | 9(0.4%) | 228(11.1%) | 573(27.9%) | 1027(50.0%) | 219(10.7%) |        208 |   0 |    0 |    0 |    0 |
|  dut_inst | muon_sorter_I016_O016_D002_BITONIC-freq100retfan10000_rev_1 | 0.72 |           4.20 |            1984 | 0(0.0%) | 8(0.4%) | 228(11.5%) | 504(25.4%) | 1027(51.7%) | 219(11.0%) |          0 |   0 |    0 |    0 |    0 |
+-----------+-------------------------------------------------------------+------+----------------+-----------------+---------+---------+------------+------------+-------------+------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+-----------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |          Cell Names         | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+-----------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        73% | (CLEM_X63Y594,CLEM_X63Y594)   | bitonic_sorter_16_top(100%) |            0% |          8.75 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |       101% | (CLEM_X63Y592,CLEM_X63Y592)   | bitonic_sorter_16_top(100%) |            0% |          8.75 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       103% | (CLEM_X65Y586,CLEL_R_X65Y587) | bitonic_sorter_16_top(100%) |            0% |        7.0625 | 90%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        84% | (CLEM_X65Y592,CLEM_X65Y592)   | bitonic_sorter_16_top(100%) |            0% |         8.125 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+-----------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+-----------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |          Cell Names         | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+-----------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     | Global |                0 |           0.000% | (CLEM_X61Y599,CLEM_X61Y599) | bitonic_sorter_16_top(100%) |            0% |             2 | 25%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                1 |           0.003% | (CLEM_X65Y588,CLEM_X65Y589) | bitonic_sorter_16_top(100%) |            0% |         6.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Short  |                0 |           0.000% | (CLEM_X61Y599,CLEM_X61Y599) | bitonic_sorter_16_top(100%) |            0% |             2 | 25%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+-----------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+--------------+-----------------+--------------+----------------------+-----------------------------+---------------------+
|   Tile Name  | RPM Grid Column | RPM Grid Row | Congestion in Window |          Cell Names         | Placer Max Overlap? |
+--------------+-----------------+--------------+----------------------+-----------------------------+---------------------+
| CLEM_X64Y586 | 380             | 325          | 27%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEM_X64Y592 | 380             | 319          | 26%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEM_X64Y587 | 380             | 324          | 26%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEM_X65Y590 | 384             | 321          | 25%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEM_X64Y583 | 380             | 328          | 25%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEM_X64Y584 | 380             | 327          | 25%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEM_X64Y588 | 380             | 323          | 24%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEM_X64Y591 | 380             | 320          | 24%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEM_X64Y585 | 380             | 326          | 24%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEM_X64Y590 | 380             | 321          | 24%                  | bitonic_sorter_16_top(100%) | Y                   |
+--------------+-----------------+--------------+----------------------+-----------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-----------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |          Cell Names         | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-----------------------------+---------------------+
| CLEM_X66Y591   | 389             | 320          | 21%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEL_R_X66Y591 | 391             | 320          | 21%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEL_R_X60Y597 | 365             | 314          | 21%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEL_R_X63Y585 | 379             | 326          | 21%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEM_X63Y589   | 377             | 322          | 20%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEL_R_X60Y594 | 365             | 317          | 20%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEM_X64Y585   | 380             | 326          | 20%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEL_R_X63Y591 | 379             | 320          | 20%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEM_X63Y590   | 377             | 321          | 19%                  | bitonic_sorter_16_top(100%) | Y                   |
| CLEM_X63Y588   | 377             | 323          | 19%                  | bitonic_sorter_16_top(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-----------------------------+---------------------+


