<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_dcu_ctl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_dcu_ctl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_dcu_ctl')">kv_dcu_ctl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.14</td>
<td class="s9 cl rt"><a href="mod368.html#Line" > 98.59</a></td>
<td class="s9 cl rt"><a href="mod368.html#Cond" > 92.68</a></td>
<td class="s6 cl rt"><a href="mod368.html#Toggle" > 63.01</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod368.html#Branch" > 94.26</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod368.html#inst_tag_16295"  onclick="showContent('inst_tag_16295')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_ctl</a></td>
<td class="s8 cl rt"> 87.14</td>
<td class="s9 cl rt"><a href="mod368.html#Line" > 98.59</a></td>
<td class="s9 cl rt"><a href="mod368.html#Cond" > 92.68</a></td>
<td class="s6 cl rt"><a href="mod368.html#Toggle" > 63.01</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod368.html#Branch" > 94.26</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_dcu_ctl'>
<hr>
<a name="inst_tag_16295"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_16295" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_ctl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.14</td>
<td class="s9 cl rt"><a href="mod368.html#Line" > 98.59</a></td>
<td class="s9 cl rt"><a href="mod368.html#Cond" > 92.68</a></td>
<td class="s6 cl rt"><a href="mod368.html#Toggle" > 63.01</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod368.html#Branch" > 94.26</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.38</td>
<td class="s9 cl rt"> 98.86</td>
<td class="s8 cl rt"> 82.14</td>
<td class="s5 cl rt"> 57.55</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.96</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2531.html#inst_tag_182872" >gen_dcu.kv_dcu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77502" id="tag_urg_inst_77502">gen_linemask.u_cmt_addr_onehot</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod792_0.html#inst_tag_34199" id="tag_urg_inst_34199">u_cmt_null</a></td>
<td class="s7 cl rt"> 74.73</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s5 cl rt"> 51.41</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3229_0.html#inst_tag_236580" id="tag_urg_inst_236580">u_data_arb_grant</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_11.html#inst_tag_205124" id="tag_urg_inst_205124">u_data_ram_byte_we</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_11.html#inst_tag_205123" id="tag_urg_inst_205123">u_data_ram_cs</a></td>
<td class="s8 cl rt"> 83.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_12.html#inst_tag_205126" id="tag_urg_inst_205126">u_data_ram_wdata</a></td>
<td class="s5 cl rt"> 59.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_12.html#inst_tag_205125" id="tag_urg_inst_205125">u_data_ram_we</a></td>
<td class="s4 cl rt"> 45.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77500" id="tag_urg_inst_77500">u_drain_data_ram_cs</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod38.html#inst_tag_243" id="tag_urg_inst_243">u_drain_shuffle</a></td>
<td class="s9 cl rt"> 99.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod38.html#inst_tag_242" id="tag_urg_inst_242">u_fil_shuffle</a></td>
<td class="s9 cl rt"> 92.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3067.html#inst_tag_231681" id="tag_urg_inst_231681">u_m1_eccen</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3480_1.html#inst_tag_258349" id="tag_urg_inst_258349">u_m1_fil_bypass_data</a></td>
<td class="s0 cl rt">  1.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77499" id="tag_urg_inst_77499">u_m1_grn</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204835" id="tag_urg_inst_204835">u_m1_rmask_cmt_bit</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3067.html#inst_tag_231680" id="tag_urg_inst_231680">u_m1_source</a></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204837" id="tag_urg_inst_204837">u_m2_beat_mask_bit</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204831" id="tag_urg_inst_204831">u_m2_data0_mask_bit</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204832" id="tag_urg_inst_204832">u_m2_data1_mask_bit</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204833" id="tag_urg_inst_204833">u_m2_data2_mask_bit</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204834" id="tag_urg_inst_204834">u_m2_data3_mask_bit</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_9.html#inst_tag_205118" id="tag_urg_inst_205118">u_m2_ecc_data</a></td>
<td class="s8 cl rt"> 81.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3067.html#inst_tag_231682" id="tag_urg_inst_231682">u_m2_eccen</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod38.html#inst_tag_241" id="tag_urg_inst_241">u_m2_edata2</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_10.html#inst_tag_205120" id="tag_urg_inst_205120">u_m2_mant_tag_codeword</a></td>
<td class="s2 cl rt"> 25.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_14.html#inst_tag_173133" id="tag_urg_inst_173133">u_m2_mant_tag_codeword_ze</a></td>
<td class="s3 cl rt"> 30.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_11.html#inst_tag_205122" id="tag_urg_inst_205122">u_m2_replace_tag_corrdata</a></td>
<td class="s1 cl rt"> 17.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3067.html#inst_tag_231683" id="tag_urg_inst_231683">u_m2_source</a></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_10.html#inst_tag_205121" id="tag_urg_inst_205121">u_m2_tag_corrdata</a></td>
<td class="s2 cl rt"> 25.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77501" id="tag_urg_inst_77501">u_mant_data_ram_cs</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod38.html#inst_tag_244" id="tag_urg_inst_244">u_mant_shuffle</a></td>
<td class="s0 cl rt">  2.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod215.html#inst_tag_12083" id="tag_urg_inst_12083">u_replace_way</a></td>
<td class="s3 cl rt"> 37.93</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.69</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.11</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204836" id="tag_urg_inst_204836">u_sb_cmp_rmask_bit</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3229_0.html#inst_tag_236579" id="tag_urg_inst_236579">u_tag_arb</a></td>
<td class="s7 cl rt"> 72.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_dcu_ctl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod368.html" >kv_dcu_ctl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>142</td><td>140</td><td>98.59</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>44875</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>44884</td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>44903</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>44912</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>44923</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>44944</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45004</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45021</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45030</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45041</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45056</td><td>22</td><td>22</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45083</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45092</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45100</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45109</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45116</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45122</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45128</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45137</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>45833</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45991</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
44874                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
44875      1/1              if (!dcu_reset_n) begin
44876      1/1                  m1_valid &lt;= 1'b0;
44877                       end
44878                       else begin
44879      1/1                  m1_valid &lt;= m0_valid;
44880                       end
44881                   end
44882                   
44883                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
44884      1/1              if (!dcu_reset_n) begin
44885      1/1                  m1_lsu_valid &lt;= 1'b0;
44886      1/1                  m1_mant_valid &lt;= 1'b0;
44887      1/1                  m1_evt_valid &lt;= 1'b0;
44888      1/1                  m1_probe_valid &lt;= 1'b0;
44889      1/1                  m1_fil_valid &lt;= 1'b0;
44890      1/1                  m1_sb_valid &lt;= 1'b0;
44891                       end
44892                       else begin
44893      1/1                  m1_lsu_valid &lt;= m0_lsu_grant;
44894      1/1                  m1_mant_valid &lt;= m0_mant_grant;
44895      1/1                  m1_evt_valid &lt;= evt_req_grant;
44896      1/1                  m1_probe_valid &lt;= m0_probe_grant;
44897      1/1                  m1_fil_valid &lt;= fil_req_grant;
44898      1/1                  m1_sb_valid &lt;= m0_sb_valid;
44899                       end
44900                   end
44901                   
44902                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
44903      1/1              if (!dcu_reset_n) begin
44904      1/1                  m1_wbf_flush &lt;= 1'b0;
44905                       end
44906                       else begin
44907      1/1                  m1_wbf_flush &lt;= dcu_wbf_flush;
44908                       end
44909                   end
44910                   
44911                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
44912      1/1              if (!dcu_reset_n) begin
44913      1/1                  m1_evt_way &lt;= 4'b0001;
44914      1/1                  m1_evt_exclusive &lt;= 1'b0;
44915                       end
44916      1/1              else if (evt_req_grant) begin
44917      1/1                  m1_evt_way &lt;= evt_req_way;
44918      1/1                  m1_evt_exclusive &lt;= evt_req_mesi[TAG_E];
44919                       end
                        MISSING_ELSE
44920                   end
44921                   
44922                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
44923      1/1              if (!dcu_reset_n) begin
44924      1/1                  m1_data_arb_grant &lt;= {DATA_ARB_BITS{1'b0}};
44925      1/1                  m1_sb_read &lt;= 1'b0;
44926      1/1                  m1_sb_write &lt;= 1'b0;
44927      1/1                  m1_fil_payload &lt;= 1'b0;
44928      1/1                  m1_fil_last &lt;= 1'b0;
44929      1/1                  m1_fil_mesi &lt;= 3'd0;
44930      1/1                  m1_fil_fault &lt;= 1'd0;
44931                       end
44932      1/1              else if (m1_ctrl_en) begin
44933      1/1                  m1_data_arb_grant &lt;= data_arb_grant;
44934      1/1                  m1_sb_read &lt;= m0_sb_read;
44935      1/1                  m1_sb_write &lt;= m0_sb_write;
44936      1/1                  m1_fil_payload &lt;= fil_payload;
44937      1/1                  m1_fil_last &lt;= fil_last;
44938      1/1                  m1_fil_mesi &lt;= fil_mesi;
44939      1/1                  m1_fil_fault &lt;= fil_fault;
44940                       end
                        MISSING_ELSE
44941                   end
44942                   
44943                   always @(posedge dcu_clk) begin
44944      1/1              if (m1_addr_en) begin
44945      1/1                  m1_addr &lt;= m0_addr;
44946      1/1                  m1_func &lt;= m0_func;
44947      1/1                  m1_id &lt;= m0_id;
44948      1/1                  m1_mant_way &lt;= m0_mant_way;
44949                       end
                        MISSING_ELSE
44950                   end
44951                   
44952                   kv_dff_gen #(
44953                       .EXPRESSION(CM_SUPPORT_INT),
44954                       .W(SOURCE_WIDTH)
44955                   ) u_m1_source (
44956                       .clk(dcu_clk),
44957                       .en(m0_probe_grant),
44958                       .d(m0_source),
44959                       .q(m1_source)
44960                   );
44961                   kv_dff_gen #(
44962                       .EXPRESSION(DCACHE_ECC_TYPE_INT == 2),
44963                       .W(2)
44964                   ) u_m1_eccen (
44965                       .clk(dcu_clk),
44966                       .en(m1_ctrl_en),
44967                       .d(m0_eccen),
44968                       .q(m1_eccen)
44969                   );
44970                   assign m1_hitmiss_way[0] = (m1_addr[TAG_LSB +:TAG_WIDTH] == m1_tag0_codeword[TAG_RAM_DW - 1:4]) &amp; m1_tag0_codeword[TAG_S];
44971                   assign m1_hitmiss_way[1] = (m1_addr[TAG_LSB +:TAG_WIDTH] == m1_tag1_codeword[TAG_RAM_DW - 1:4]) &amp; m1_tag1_codeword[TAG_S] &amp; (DCACHE_WAY &gt;= 2);
44972                   assign m1_hitmiss_way[2] = (m1_addr[TAG_LSB +:TAG_WIDTH] == m1_tag2_codeword[TAG_RAM_DW - 1:4]) &amp; m1_tag2_codeword[TAG_S] &amp; (DCACHE_WAY &gt;= 4);
44973                   assign m1_hitmiss_way[3] = (m1_addr[TAG_LSB +:TAG_WIDTH] == m1_tag3_codeword[TAG_RAM_DW - 1:4]) &amp; m1_tag3_codeword[TAG_S] &amp; (DCACHE_WAY &gt;= 4);
44974                   assign m1_ctrl_en = m0_valid;
44975                   assign m1_addr_en = tag_arb_grant[TAG_ARB_MANT] | m0_lsu_grant | evt_req_grant | fil_req_grant | probe_req_grant;
44976                   assign m1_way = m1_mant_valid ? m1_mant_way : m1_hitmiss_way;
44977                   kv_bin2onehot #(
44978                       .N(4)
44979                   ) u_m1_grn (
44980                       .out(m1_grn),
44981                       .in(m1_addr[GRN_LSB +:2])
44982                   );
44983                   assign m1_ram_rdata_sel[0] = (way1 &amp; m1_grn[0]) | (way2 &amp; m1_grn[0] &amp; m1_way[0]) | (way2 &amp; m1_grn[2] &amp; m1_way[1]) | (way4 &amp; m1_grn[0] &amp; m1_way[0]) | (way4 &amp; m1_grn[1] &amp; m1_way[3]) | (way4 &amp; m1_grn[2] &amp; m1_way[2]) | (way4 &amp; m1_grn[3] &amp; m1_way[1]);
44984                   assign m1_ram_rdata_sel[1] = (way1 &amp; m1_grn[1]) | (way2 &amp; m1_grn[1] &amp; m1_way[0]) | (way2 &amp; m1_grn[3] &amp; m1_way[1]) | (way4 &amp; m1_grn[0] &amp; m1_way[1]) | (way4 &amp; m1_grn[1] &amp; m1_way[0]) | (way4 &amp; m1_grn[2] &amp; m1_way[3]) | (way4 &amp; m1_grn[3] &amp; m1_way[2]);
44985                   assign m1_ram_rdata_sel[2] = (way1 &amp; m1_grn[2]) | (way2 &amp; m1_grn[0] &amp; m1_way[1]) | (way2 &amp; m1_grn[2] &amp; m1_way[0]) | (way4 &amp; m1_grn[0] &amp; m1_way[2]) | (way4 &amp; m1_grn[1] &amp; m1_way[1]) | (way4 &amp; m1_grn[2] &amp; m1_way[0]) | (way4 &amp; m1_grn[3] &amp; m1_way[3]);
44986                   assign m1_ram_rdata_sel[3] = (way1 &amp; m1_grn[3]) | (way2 &amp; m1_grn[1] &amp; m1_way[1]) | (way2 &amp; m1_grn[3] &amp; m1_way[0]) | (way4 &amp; m1_grn[0] &amp; m1_way[3]) | (way4 &amp; m1_grn[1] &amp; m1_way[2]) | (way4 &amp; m1_grn[2] &amp; m1_way[1]) | (way4 &amp; m1_grn[3] &amp; m1_way[0]);
44987                   assign m1_data0_mask = {4{m1_ram_rdata_sel[0]}} &amp; ~m1_sb_rmask;
44988                   assign m1_data1_mask = {4{m1_ram_rdata_sel[1]}} &amp; ~m1_sb_rmask;
44989                   assign m1_data2_mask = {4{m1_ram_rdata_sel[2]}} &amp; ~m1_sb_rmask;
44990                   assign m1_data3_mask = {4{m1_ram_rdata_sel[3]}} &amp; ~m1_sb_rmask;
44991                   assign m1_m2_match_tag = (m1_addr[PALEN - 1:TAG_LSB] == m2_addr[PALEN - 1:TAG_LSB]);
44992                   assign m1_m2_match_idx = (m1_addr[IDX_MSB:IDX_LSB] == m2_addr[IDX_MSB:IDX_LSB]);
44993                   assign m1_m2_same_idx = m1_m2_match_idx &amp; ~m1_m2_match_tag;
44994                   assign m1_m2_same_line = m1_m2_match_idx &amp; m1_m2_match_tag;
44995                   assign m1_m2_same_beat = m1_m2_same_line &amp; (m1_addr[IDX_LSB - 1:GRN_LSB + 2] == m2_addr[IDX_LSB - 1:GRN_LSB + 2]);
44996                   assign m1_m2_same_xlen = m1_m2_same_beat &amp; (m1_addr[GRN_LSB +:2] == m2_addr[GRN_LSB +:2]);
44997                   assign m1_m2_sb_hit = sb_cmp_hit | (sb_enq_valid &amp; m1_m2_same_xlen);
44998                   assign m1_m2_sb_hit_ptr = sb_cmp_hit ? sb_cmp_hit_ptr : sb_enq_free_ptr;
44999                   assign m1_m2_sb_hit_line_ptr = sb_cmp_hit_line_ptr | ({SB_DEPTH{sb_enq_valid &amp; m1_m2_same_line}} &amp; sb_enq_free_ptr);
45000                   assign m1_m2_sb_hit_beat_ptr = sb_cmp_hit_beat_ptr | ({SB_DEPTH{sb_enq_valid &amp; ~sb_enq_mrg &amp; m1_m2_same_beat}} &amp; sb_enq_free_ptr);
45001                   assign m1_sb_rdata_valid = m1_m2_sb_hit &amp; |m1_sb_rmask;
45002                   assign m2_fil_en = m1_fil_valid;
45003                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
45004      1/1              if (!dcu_reset_n) begin
45005      1/1                  m2_lsu_valid &lt;= 1'b0;
45006      1/1                  m2_mant_valid &lt;= 1'b0;
45007      1/1                  m2_probe_valid &lt;= 1'b0;
45008      1/1                  m2_evt_valid &lt;= 1'b0;
45009      1/1                  m2_fil_valid &lt;= 1'b0;
45010                       end
45011                       else begin
45012      1/1                  m2_lsu_valid &lt;= m1_lsu_valid;
45013      1/1                  m2_mant_valid &lt;= m1_mant_valid;
45014      1/1                  m2_probe_valid &lt;= m1_probe_valid;
45015      1/1                  m2_evt_valid &lt;= m1_evt_valid;
45016      1/1                  m2_fil_valid &lt;= m1_fil_valid;
45017                       end
45018                   end
45019                   
45020                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
45021      1/1              if (!dcu_reset_n) begin
45022      1/1                  m2_wbf_flush &lt;= 1'b0;
45023                       end
45024                       else begin
45025      1/1                  m2_wbf_flush &lt;= m1_wbf_flush;
45026                       end
45027                   end
45028                   
45029                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
45030      1/1              if (!dcu_reset_n) begin
45031      1/1                  m2_evt_way &lt;= 4'b0001;
45032      1/1                  m2_evt_exclusive &lt;= 1'd0;
45033                       end
45034      1/1              else if (m1_evt_valid) begin
45035      1/1                  m2_evt_way &lt;= m1_evt_way;
45036      1/1                  m2_evt_exclusive &lt;= m1_evt_exclusive;
45037                       end
                        MISSING_ELSE
45038                   end
45039                   
45040                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
45041      1/1              if (!dcu_reset_n) begin
45042      1/1                  m2_fil_mesi &lt;= 3'd0;
45043      1/1                  m2_fil_payload &lt;= 1'd0;
45044      1/1                  m2_fil_fault &lt;= 1'd0;
45045      1/1                  m2_fil_last &lt;= 1'd0;
45046                       end
45047      1/1              else if (m2_fil_en) begin
45048      1/1                  m2_fil_mesi &lt;= m1_fil_mesi;
45049      1/1                  m2_fil_payload &lt;= m1_fil_payload;
45050      1/1                  m2_fil_fault &lt;= m1_fil_fault;
45051      1/1                  m2_fil_last &lt;= m1_fil_last;
45052                       end
                        MISSING_ELSE
45053                   end
45054                   
45055                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
45056      1/1              if (!dcu_reset_n) begin
45057      1/1                  m2_mshr_hit &lt;= 1'b0;
45058      1/1                  m2_mshr_hit_ptr &lt;= {MSHR_DEPTH{1'b0}};
45059      1/1                  m2_mshr_hit_way &lt;= 4'd0;
45060      1/1                  m2_mshr_hit_mesi &lt;= 3'b0;
45061      1/1                  m2_mshr_hit_changing &lt;= 1'b0;
45062      1/1                  m2_mshr_sameidx &lt;= 1'b0;
45063      1/1                  m2_mshr_sameidx_ptr &lt;= {MSHR_DEPTH{1'b0}};
45064      1/1                  m2_evb_hit_ptr &lt;= {EVB_DEPTH{1'b0}};
45065      1/1                  m2_evb_hit_speculative &lt;= 1'b0;
45066      1/1                  m2_evb_cft &lt;= 4'b0;
45067                       end
45068      1/1              else if (m2_addr_en) begin
45069      1/1                  m2_mshr_hit &lt;= m1_mshr_hit;
45070      1/1                  m2_mshr_hit_ptr &lt;= m1_mshr_hit_ptr;
45071      1/1                  m2_mshr_hit_way &lt;= m1_mshr_hit_way;
45072      1/1                  m2_mshr_hit_changing &lt;= m1_mshr_hit_changing;
45073      1/1                  m2_mshr_hit_mesi &lt;= m1_mshr_hit_mesi;
45074      1/1                  m2_mshr_sameidx &lt;= m1_mshr_sameidx;
45075      1/1                  m2_mshr_sameidx_ptr &lt;= m1_mshr_sameidx_ptr;
45076      1/1                  m2_evb_hit_ptr &lt;= m1_evb_hit_ptr;
45077      1/1                  m2_evb_hit_speculative &lt;= m1_evb_hit_speculative;
45078      1/1                  m2_evb_cft &lt;= m1_evb_cft;
45079                       end
                        MISSING_ELSE
45080                   end
45081                   
45082                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
45083      1/1              if (!dcu_reset_n) begin
45084      1/1                  m2_way &lt;= 4'd0;
45085                       end
45086      1/1              else if (m2_addr_en) begin
45087      1/1                  m2_way &lt;= m1_way;
45088                       end
                        MISSING_ELSE
45089                   end
45090                   
45091                   always @(posedge dcu_clk) begin
45092      1/1              if (m2_addr_en) begin
45093      1/1                  m2_func &lt;= m1_func;
45094      1/1                  m2_addr &lt;= m1_addr;
45095      1/1                  m2_id &lt;= m1_id;
45096                       end
                        MISSING_ELSE
45097                   end
45098                   
45099                   always @(posedge dcu_clk) begin
45100      1/1              if (m2_sb_en) begin
45101      1/1                  m2_sb_hit &lt;= m1_m2_sb_hit;
45102      1/1                  m2_sb_hit_ptr &lt;= m1_m2_sb_hit_ptr;
45103      1/1                  m2_sb_hit_line_ptr &lt;= m1_m2_sb_hit_line_ptr;
45104      1/1                  m2_sb_hit_beat_ptr &lt;= m1_m2_sb_hit_beat_ptr;
45105                       end
                        MISSING_ELSE
45106                   end
45107                   
45108                   always @(posedge dcu_clk) begin
45109      1/1              if (m2_sb_rdata_en) begin
45110      1/1                  m2_sb_rdata &lt;= m1_sb_rdata;
45111      1/1                  m2_sb_rdata_valid &lt;= m1_sb_rdata_valid;
45112                       end
                        MISSING_ELSE
45113                   end
45114                   
45115                   always @(posedge dcu_clk) begin
45116      1/1              if (m2_beat_data_en) begin
45117      1/1                  m2_beat_data &lt;= m2_beat_data_nx;
45118                       end
                        MISSING_ELSE
45119                   end
45120                   
45121                   always @(posedge dcu_clk) begin
45122      1/1              if (m2_beat_mask_en) begin
45123      1/1                  m2_beat_mask &lt;= m2_beat_mask_nx;
45124                       end
                        MISSING_ELSE
45125                   end
45126                   
45127                   always @(posedge dcu_clk) begin
45128      1/1              if (m2_tag_rdata_en) begin
45129      1/1                  m2_tag0_codeword &lt;= m1_tag0_codeword;
45130      1/1                  m2_tag1_codeword &lt;= m1_tag1_codeword;
45131      1/1                  m2_tag2_codeword &lt;= m1_tag2_codeword;
45132      1/1                  m2_tag3_codeword &lt;= m1_tag3_codeword;
45133                       end
                        MISSING_ELSE
45134                   end
45135                   
45136                   always @(posedge dcu_clk) begin
45137      1/1              if (m2_ram_rdata_en) begin
45138      1/1                  m2_data0_codeword &lt;= dcache_data0_rdata;
45139      1/1                  m2_data1_codeword &lt;= dcache_data1_rdata;
45140      1/1                  m2_data2_codeword &lt;= dcache_data2_rdata;
45141      1/1                  m2_data3_codeword &lt;= dcache_data3_rdata;
45142      1/1                  m2_ram_rdata_sel &lt;= m1_ram_rdata_sel;
45143      1/1                  m2_data0_mask &lt;= m1_data0_mask;
45144      1/1                  m2_data1_mask &lt;= m1_data1_mask;
45145      1/1                  m2_data2_mask &lt;= m1_data2_mask;
45146      1/1                  m2_data3_mask &lt;= m1_data3_mask;
45147                       end
                        MISSING_ELSE
45148                   end
45149                   
45150                   kv_dff_gen #(
45151                       .EXPRESSION(DCACHE_ECC_TYPE_INT == 2),
45152                       .W(2)
45153                   ) u_m2_eccen (
45154                       .clk(dcu_clk),
45155                       .en(m2_ctrl_en),
45156                       .d(m1_eccen),
45157                       .q(m2_eccen)
45158                   );
45159                   kv_dff_gen #(
45160                       .EXPRESSION(CM_SUPPORT_INT),
45161                       .W(SOURCE_WIDTH)
45162                   ) u_m2_source (
45163                       .clk(dcu_clk),
45164                       .en(m1_probe_valid),
45165                       .d(m1_source),
45166                       .q(m2_source)
45167                   );
45168                   generate
45169                       if (DCACHE_ECC_TYPE_INT == 2) begin:gen_eccdec
45170                           wire m1_inval = m1_func[7];
45171                           wire m1_wb = m1_func[25];
45172                           wire m1_wbinval = m1_func[26];
45173                           wire m1_release = m1_inval | m1_wb | m1_wbinval;
45174                           wire m1_tag0_check_en;
45175                           wire m1_tag1_check_en;
45176                           wire m1_tag2_check_en;
45177                           wire m1_tag3_check_en;
45178                           wire m1_data_check_en;
45179                           wire m1_eccen23 = m1_eccen[1];
45180                           wire [1:0] m2_tag0_error;
45181                           wire [1:0] m2_tag1_error;
45182                           wire [1:0] m2_tag2_error;
45183                           wire [1:0] m2_tag3_error;
45184                           wire [7:0] m2_tag_ecc_code;
45185                           wire [7:0] m2_data_ecc_code;
45186                           reg m2_tag0_check_en;
45187                           reg m2_tag1_check_en;
45188                           reg m2_tag2_check_en;
45189                           reg m2_tag3_check_en;
45190                           reg m2_data_check_en;
45191                           wire [1:0] m2_data0_error;
45192                           wire [1:0] m2_data1_error;
45193                           wire [1:0] m2_data2_error;
45194                           wire [1:0] m2_data3_error;
45195                           wire [1:0] m2_ram_rdata_error;
45196                           wire [TAG_RAM_PW - 1:0] m2_tag0_parity;
45197                           wire [TAG_RAM_PW - 1:0] m2_tag1_parity;
45198                           wire [TAG_RAM_PW - 1:0] m2_tag2_parity;
45199                           wire [TAG_RAM_PW - 1:0] m2_tag3_parity;
45200                           wire [TAG_RAM_PW - 1:0] m2_mant_tag_parity;
45201                           wire [TAG_RAM_PW - 1:0] m2_tag_parity;
45202                           wire [DATA_RAM_PW - 1:0] m2_data0_parity;
45203                           wire [DATA_RAM_PW - 1:0] m2_data1_parity;
45204                           wire [DATA_RAM_PW - 1:0] m2_data2_parity;
45205                           wire [DATA_RAM_PW - 1:0] m2_data3_parity;
45206                           wire [DATA_RAM_PW - 1:0] m2_mant_data_parity;
45207                           wire [DATA_RAM_PW - 1:0] m2_data_parity;
45208                           wire [3:0] m2_edata_error1;
45209                           wire [3:0] m2_edata_error2;
45210                           wire [3:0] nds_unused_tag_repair_way_ready;
45211                           wire [TAG_RAM_DW - 1:0] m2_tag0_decdata;
45212                           wire [TAG_RAM_DW - 1:0] m2_tag1_decdata;
45213                           wire [TAG_RAM_DW - 1:0] m2_tag2_decdata;
45214                           wire [TAG_RAM_DW - 1:0] m2_tag3_decdata;
45215                           assign m2_tag0_corrdata = m2_tag0_decdata ^ {{TAG_RAM_DW - 4{1'b0}},tb_lock[0] &amp; m2_tag0_decdata[0],3'b0};
45216                           assign m2_tag1_corrdata = m2_tag1_decdata ^ {{TAG_RAM_DW - 4{1'b0}},tb_lock[1] &amp; m2_tag1_decdata[0],3'b0};
45217                           assign m2_tag2_corrdata = m2_tag2_decdata ^ {{TAG_RAM_DW - 4{1'b0}},tb_lock[2] &amp; m2_tag2_decdata[0],3'b0};
45218                           assign m2_tag3_corrdata = m2_tag3_decdata ^ {{TAG_RAM_DW - 4{1'b0}},tb_lock[3] &amp; m2_tag3_decdata[0],3'b0};
45219                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
45220                               if (!dcu_reset_n) begin
45221                                   m2_tag0_check_en &lt;= 1'b0;
45222                                   m2_tag1_check_en &lt;= 1'b0;
45223                                   m2_tag2_check_en &lt;= 1'b0;
45224                                   m2_tag3_check_en &lt;= 1'b0;
45225                                   m2_data_check_en &lt;= 1'b0;
45226                               end
45227                               else begin
45228                                   m2_tag0_check_en &lt;= m1_tag0_check_en;
45229                                   m2_tag1_check_en &lt;= m1_tag1_check_en;
45230                                   m2_tag2_check_en &lt;= m1_tag2_check_en;
45231                                   m2_tag3_check_en &lt;= m1_tag3_check_en;
45232                                   m2_data_check_en &lt;= m1_data_check_en;
45233                               end
45234                           end
45235                   
45236                           kv_dcu_eccdec_data #(
45237                               .DATA_RAM_CW(DCACHE_DATA_RAM_DW)
45238                           ) u_eccdec_data (
45239                               .check_en(m2_data_check_en),
45240                               .data0_codeword(m2_data0_codeword),
45241                               .data1_codeword(m2_data1_codeword),
45242                               .data2_codeword(m2_data2_codeword),
45243                               .data3_codeword(m2_data3_codeword),
45244                               .data0_corrdata(m2_data0_corrdata),
45245                               .data1_corrdata(m2_data1_corrdata),
45246                               .data2_corrdata(m2_data2_corrdata),
45247                               .data3_corrdata(m2_data3_corrdata),
45248                               .data0_error(m2_data0_error),
45249                               .data1_error(m2_data1_error),
45250                               .data2_error(m2_data2_error),
45251                               .data3_error(m2_data3_error)
45252                           );
45253                           kv_dcu_eccdec_tag #(
45254                               .DCACHE_WAY(DCACHE_WAY),
45255                               .TAG_RAM_CW(DCACHE_TAG_RAM_DW)
45256                           ) u_eccdec_tag (
45257                               .tag0_check_en(m2_tag0_check_en),
45258                               .tag1_check_en(m2_tag1_check_en),
45259                               .tag2_check_en(m2_tag2_check_en),
45260                               .tag3_check_en(m2_tag3_check_en),
45261                               .tag0_codeword(m2_tag0_codeword),
45262                               .tag1_codeword(m2_tag1_codeword),
45263                               .tag2_codeword(m2_tag2_codeword),
45264                               .tag3_codeword(m2_tag3_codeword),
45265                               .tag0_corrdata(m2_tag0_decdata),
45266                               .tag1_corrdata(m2_tag1_decdata),
45267                               .tag2_corrdata(m2_tag2_decdata),
45268                               .tag3_corrdata(m2_tag3_decdata),
45269                               .tag0_error(m2_tag0_error),
45270                               .tag1_error(m2_tag1_error),
45271                               .tag2_error(m2_tag2_error),
45272                               .tag3_error(m2_tag3_error)
45273                           );
45274                           assign m2_tag0_parity = m2_tag0_codeword[TAG_RAM_DW +:TAG_RAM_PW];
45275                           assign m2_tag1_parity = m2_tag1_codeword[TAG_RAM_DW +:TAG_RAM_PW];
45276                           assign m2_tag2_parity = m2_tag2_codeword[TAG_RAM_DW +:TAG_RAM_PW];
45277                           assign m2_tag3_parity = m2_tag3_codeword[TAG_RAM_DW +:TAG_RAM_PW];
45278                           assign m2_data0_parity = m2_data0_codeword[DATA_RAM_DW +:DATA_RAM_PW];
45279                           assign m2_data1_parity = m2_data1_codeword[DATA_RAM_DW +:DATA_RAM_PW];
45280                           assign m2_data2_parity = m2_data2_codeword[DATA_RAM_DW +:DATA_RAM_PW];
45281                           assign m2_data3_parity = m2_data3_codeword[DATA_RAM_DW +:DATA_RAM_PW];
45282                           assign m2_tag_parity = (|m2_tag0_error) ? m2_tag0_parity : (|m2_tag1_error) ? m2_tag1_parity : (|m2_tag2_error) ? m2_tag2_parity : m2_tag3_parity;
45283                           assign m2_data_parity = (|m2_data0_error) ? m2_data0_parity : (|m2_data1_error) ? m2_data1_parity : (|m2_data2_error) ? m2_data2_parity : m2_data3_parity;
45284                           kv_zero_ext #(
45285                               .OW(8),
45286                               .IW(TAG_RAM_PW)
45287                           ) u_m2_tag_ecc_code (
45288                               .out(m2_tag_ecc_code),
45289                               .in(m2_tag_parity)
45290                           );
45291                           kv_zero_ext #(
45292                               .OW(8),
45293                               .IW(DATA_RAM_PW)
45294                           ) u_m2_datd_ecc_code (
45295                               .out(m2_data_ecc_code),
45296                               .in(m2_data_parity)
45297                           );
45298                           kv_mux_onehot #(
45299                               .N(4),
45300                               .W(2)
45301                           ) u_m2_rdata_error (
45302                               .out(m2_ram_rdata_error),
45303                               .sel(m2_ram_rdata_sel),
45304                               .in({m2_data3_error,m2_data2_error,m2_data1_error,m2_data0_error})
45305                           );
45306                           kv_arb_fp #(
45307                               .N(4)
45308                           ) u_tag_repair_way (
45309                               .valid({m2_tag3_error[0],m2_tag2_error[0],m2_tag1_error[0],m2_tag0_error[0]}),
45310                               .ready(nds_unused_tag_repair_way_ready),
45311                               .grant(m2_tag_repair_way)
45312                           );
45313                           kv_mux_onehot #(
45314                               .N(4),
45315                               .W(TAG_RAM_PW)
45316                           ) u_m2_victim_tag_corrdata (
45317                               .out(m2_mant_tag_parity),
45318                               .sel(m2_way[3:0]),
45319                               .in({m2_tag3_parity,m2_tag2_parity,m2_tag1_parity,m2_tag0_parity})
45320                           );
45321                           kv_dcu_shuffle #(
45322                               .DCACHE_WAY(DCACHE_WAY),
45323                               .W(1),
45324                               .REVERSE(1)
45325                           ) u_m2_edata_error1 (
45326                               .way(m2_evt_way),
45327                               .din({m2_data3_error[0],m2_data2_error[0],m2_data1_error[0],m2_data0_error[0]}),
45328                               .dout(m2_edata_error1[3:0])
45329                           );
45330                           kv_dcu_shuffle #(
45331                               .DCACHE_WAY(DCACHE_WAY),
45332                               .W(1),
45333                               .REVERSE(1)
45334                           ) u_m2_edata_error2 (
45335                               .way(m2_evt_way),
45336                               .din({m2_data3_error[1],m2_data2_error[1],m2_data1_error[1],m2_data0_error[1]}),
45337                               .dout(m2_edata_error2[3:0])
45338                           );
45339                           kv_zero_ext #(
45340                               .OW(8),
45341                               .IW(TAG_RAM_PW)
45342                           ) u_m2_mant_tag_parity_ze (
45343                               .out(m2_mant_tag_parity_ze),
45344                               .in(m2_mant_tag_parity)
45345                           );
45346                           assign {m2_data_error2,m2_data_error1} = m2_sb_rdata_valid ? 2'd0 : (m2_hit &amp; (m2_read | m2_rmw) &amp; ~m2_tag_error) ? m2_ram_rdata_error[1:0] : 2'd0;
45347                           kv_mux_onehot #(
45348                               .N(4),
45349                               .W(DATA_RAM_PW)
45350                           ) u_m2_mant_data_parity (
45351                               .out(m2_mant_data_parity),
45352                               .sel(m2_ram_rdata_sel),
45353                               .in({m2_data3_parity,m2_data2_parity,m2_data1_parity,m2_data0_parity})
45354                           );
45355                           kv_zero_ext #(
45356                               .OW(8),
45357                               .IW(DATA_RAM_PW)
45358                           ) u_m2_mant_data_parity_ze (
45359                               .out(m2_mant_data_parity_ze),
45360                               .in(m2_mant_data_parity)
45361                           );
45362                           assign m1_tag0_check_en = m1_eccen23 &amp; (m1_lsu_valid | m1_probe_valid | (m1_mant_valid &amp; m1_way[0] &amp; m1_release));
45363                           assign m1_tag1_check_en = m1_eccen23 &amp; (m1_lsu_valid | m1_probe_valid | (m1_mant_valid &amp; m1_way[1] &amp; m1_release));
45364                           assign m1_tag2_check_en = m1_eccen23 &amp; (m1_lsu_valid | m1_probe_valid | (m1_mant_valid &amp; m1_way[2] &amp; m1_release));
45365                           assign m1_tag3_check_en = m1_eccen23 &amp; (m1_lsu_valid | m1_probe_valid | (m1_mant_valid &amp; m1_way[3] &amp; m1_release));
45366                           assign m1_data_check_en = m1_eccen23;
45367                           assign m2_tag_error1 = m2_tag0_error[0] | m2_tag1_error[0] | m2_tag2_error[0] | m2_tag3_error[0];
45368                           assign m2_tag_error2 = m2_tag0_error[1] | m2_tag1_error[1] | m2_tag2_error[1] | m2_tag3_error[1];
45369                           assign m2_corr_error = m2_tag_error1 | m2_data_error1 | (m2_data_error2 &amp; ~m2_tag_corrdata[TAG_M]);
45370                           assign m2_uncorr_error = m2_tag_error2 | (m2_data_error2 &amp; m2_tag_corrdata[TAG_M]);
45371                           assign m2_fault = (m2_eccen2 &amp; (m2_uncorr_error)) | (m2_eccen3 &amp; (m2_uncorr_error | m2_corr_error));
45372                           assign m2_ecc_code = m2_tag_error ? m2_tag_ecc_code : m2_data_ecc_code;
45373                           assign evt_ack_error1 = (~m2_beat_mask[0] &amp; m2_edata_error1[0]) | (~m2_beat_mask[4] &amp; m2_edata_error1[1]) | (~m2_beat_mask[8] &amp; m2_edata_error1[2]) | (~m2_beat_mask[12] &amp; m2_edata_error1[3]);
45374                           assign evt_ack_error2 = (~m2_beat_mask[0] &amp; m2_edata_error2[0]) | (~m2_beat_mask[4] &amp; m2_edata_error2[1]) | (~m2_beat_mask[8] &amp; m2_edata_error2[2]) | (~m2_beat_mask[12] &amp; m2_edata_error2[3]);
45375                       end
45376                       else begin:gen_eccdec_stub
45377                           assign m2_data_error1 = 1'b0;
45378                           assign m2_data_error2 = 1'b0;
45379                           assign m2_data0_corrdata = m2_data0_codeword[31:0];
45380                           assign m2_data1_corrdata = m2_data1_codeword[31:0];
45381                           assign m2_data2_corrdata = m2_data2_codeword[31:0];
45382                           assign m2_data3_corrdata = m2_data3_codeword[31:0];
45383                           assign m2_tag_repair_way = 4'd0;
45384                           assign m2_tag0_corrdata = m2_tag0_codeword[TAG_RAM_DW - 1:0] ^ {{TAG_RAM_DW - 4{1'b0}},tb_lock[0] &amp; m2_tag0_codeword[0],3'b0};
45385                           assign m2_tag1_corrdata = m2_tag1_codeword[TAG_RAM_DW - 1:0] ^ {{TAG_RAM_DW - 4{1'b0}},tb_lock[1] &amp; m2_tag1_codeword[0],3'b0};
45386                           assign m2_tag2_corrdata = m2_tag2_codeword[TAG_RAM_DW - 1:0] ^ {{TAG_RAM_DW - 4{1'b0}},tb_lock[2] &amp; m2_tag2_codeword[0],3'b0};
45387                           assign m2_tag3_corrdata = m2_tag3_codeword[TAG_RAM_DW - 1:0] ^ {{TAG_RAM_DW - 4{1'b0}},tb_lock[3] &amp; m2_tag3_codeword[0],3'b0};
45388                           assign m2_tag_error1 = 1'b0;
45389                           assign m2_tag_error2 = 1'b0;
45390                           assign m2_mant_tag_parity_ze = 8'd0;
45391                           assign m2_mant_data_parity_ze = 8'd0;
45392                           assign m2_corr_error = 1'b0;
45393                           assign m2_uncorr_error = 1'b0;
45394                           assign m2_fault = 1'b0;
45395                           assign m2_ecc_code = 8'd0;
45396                           assign evt_ack_error1 = 1'b0;
45397                           assign evt_ack_error2 = 1'b0;
45398                       end
45399                   endgenerate
45400                   generate
45401                       if (DCACHE_ECC_TYPE_INT == 2) begin:gen_dcu_async_ecc_error
45402                           reg async_ecc_error;
45403                           wire async_ecc_error_set;
45404                           reg async_ecc_corr;
45405                           wire async_ecc_corr_nx;
45406                           reg [3:0] async_ecc_ramid;
45407                           wire [3:0] async_ecc_ramid_nx;
45408                           wire async_ecc_error_sel_evb;
45409                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
45410                               if (!dcu_reset_n) begin
45411                                   async_ecc_error &lt;= 1'b0;
45412                               end
45413                               else begin
45414                                   async_ecc_error &lt;= async_ecc_error_set;
45415                               end
45416                           end
45417                   
45418                           always @(posedge dcu_clk) begin
45419                               if (async_ecc_error_set) begin
45420                                   async_ecc_corr &lt;= async_ecc_corr_nx;
45421                                   async_ecc_ramid &lt;= async_ecc_ramid_nx;
45422                               end
45423                           end
45424                   
45425                           assign async_ecc_error_set = evb_async_ecc_error | probe_async_ecc_error;
45426                           assign async_ecc_error_sel_evb = (evb_async_ecc_error &amp; ~evb_async_ecc_corr) ? 1'b1 : (probe_async_ecc_error &amp; ~probe_async_ecc_corr) ? 1'b0 : evb_async_ecc_error;
45427                           assign async_ecc_corr_nx = async_ecc_error_sel_evb ? evb_async_ecc_corr : probe_async_ecc_corr;
45428                           assign async_ecc_ramid_nx = async_ecc_error_sel_evb ? 4'd5 : 4'd4;
45429                           assign dcu_async_ecc_error = async_ecc_error;
45430                           assign dcu_async_ecc_corr = async_ecc_corr;
45431                           assign dcu_async_ecc_ramid = async_ecc_ramid;
45432                       end
45433                       else begin:gen_dcu_async_ecc_error_stub
45434                           assign dcu_async_ecc_error = 1'b0;
45435                           assign dcu_async_ecc_corr = 1'b0;
45436                           assign dcu_async_ecc_ramid = 4'd0;
45437                       end
45438                   endgenerate
45439                   generate
45440                       if ((DCACHE_ECC_TYPE_INT == 2) &amp;&amp; (CM_SUPPORT_INT == 1)) begin:gen_probe_async_ecc_error
45441                           assign probe_async_ecc_error = (m2_probe_valid &amp; m2_eccen2 &amp; (m2_tag_error2)) | (m2_probe_valid &amp; m2_eccen3 &amp; (m2_tag_error1 | m2_tag_error2));
45442                           assign probe_async_ecc_corr = ~m2_tag_error2;
45443                       end
45444                       else begin:gen_probe_async_ecc_error_stub
45445                           assign probe_async_ecc_error = 1'b0;
45446                           assign probe_async_ecc_corr = 1'b0;
45447                       end
45448                   endgenerate
45449                   generate
45450                       if (DCACHE_ECC_TYPE_INT == 2) begin:gen_fil_data_ecc
45451                           reg [127:0] reg_m1_fil_data;
45452                           wire reg_m1_fil_data_en;
45453                           always @(posedge dcu_clk) begin
45454                               if (reg_m1_fil_data_en) begin
45455                                   reg_m1_fil_data &lt;= fil_wdata;
45456                               end
45457                           end
45458                   
45459                           assign reg_m1_fil_data_en = fil_req_grant &amp; fil_payload;
45460                           assign m1_fil_data = reg_m1_fil_data;
45461                       end
45462                       else begin:gen_fil_data_stub
45463                           assign m1_fil_data = {128{1'b0}};
45464                       end
45465                   endgenerate
45466                   assign m2_beat_mask_en = m1_evt_valid;
45467                   assign m2_beat_mask_nx = sb_cmp_beat_mask;
45468                   assign m2_beat_data_en = m1_evt_valid | (m1_fil_valid &amp; m1_fil_payload &amp; ecccfg);
45469                   assign m2_beat_data_nx = ({128{m1_evt_valid}} &amp; sb_cmp_beat_data) | ({128{m1_fil_valid}} &amp; m1_fil_data);
45470                   assign m2_ctrl_en = m1_valid;
45471                   assign m2_tag_rdata_en = m1_lsu_valid | m1_mant_valid | m1_probe_valid;
45472                   assign m2_addr_en = m1_lsu_valid | m1_mant_valid | m1_probe_valid;
45473                   assign m2_sb_en = m1_sb_valid;
45474                   assign m2_sb_rdata_en = m1_sb_valid &amp; m1_sb_read &amp; m1_lsu_valid;
45475                   assign m2_sb_ptr = sb_enq_mrg ? sb_enq_mrg_ptr : sb_enq_free_ptr;
45476                   assign m2_ram_rdata_en = |m1_data_arb_grant;
45477                   kv_bit_expand #(
45478                       .N(4),
45479                       .M(8)
45480                   ) u_m2_data0_mask_bit (
45481                       .out(m2_data0_mask_bit),
45482                       .in(m2_data0_mask)
45483                   );
45484                   kv_bit_expand #(
45485                       .N(4),
45486                       .M(8)
45487                   ) u_m2_data1_mask_bit (
45488                       .out(m2_data1_mask_bit),
45489                       .in(m2_data1_mask)
45490                   );
45491                   kv_bit_expand #(
45492                       .N(4),
45493                       .M(8)
45494                   ) u_m2_data2_mask_bit (
45495                       .out(m2_data2_mask_bit),
45496                       .in(m2_data2_mask)
45497                   );
45498                   kv_bit_expand #(
45499                       .N(4),
45500                       .M(8)
45501                   ) u_m2_data3_mask_bit (
45502                       .out(m2_data3_mask_bit),
45503                       .in(m2_data3_mask)
45504                   );
45505                   assign m2_ram_rdata = (m2_data0_mask_bit &amp; m2_data0_codeword[31:0]) | (m2_data1_mask_bit &amp; m2_data1_codeword[31:0]) | (m2_data2_mask_bit &amp; m2_data2_codeword[31:0]) | (m2_data3_mask_bit &amp; m2_data3_codeword[31:0]);
45506                   kv_mux_onehot #(
45507                       .N(4),
45508                       .W(32)
45509                   ) u_m2_ecc_data (
45510                       .out(m2_corrdata),
45511                       .sel(m2_ram_rdata_sel),
45512                       .in({m2_data3_corrdata,m2_data2_corrdata,m2_data1_corrdata,m2_data0_corrdata})
45513                   );
45514                   assign m2_rdata = m2_ram_rdata | m2_sb_rdata;
45515                   assign m2_part = (m2_size == 2'd0) | (m2_size == 2'd1) | ((m2_size == 2'd2) &amp; xlen64);
45516                   assign m2_rmw = m2_write &amp; m2_part &amp; ecccfg;
45517                   assign m2_hit = |m2_way;
45518                   assign m2_modified = m2_tag_corrdata[TAG_M];
45519                   assign m2_locked = m2_tag_corrdata[TAG_L];
45520                   kv_dcu_replace_way #(
45521                       .DCACHE_WAY(DCACHE_WAY),
45522                       .TAG_RAM_DW(TAG_RAM_DW)
45523                   ) u_replace_way (
45524                       .tag0_rdata(m2_tag0_codeword[TAG_RAM_DW - 1:0]),
45525                       .tag1_rdata(m2_tag1_codeword[TAG_RAM_DW - 1:0]),
45526                       .tag2_rdata(m2_tag2_codeword[TAG_RAM_DW - 1:0]),
45527                       .tag3_rdata(m2_tag3_codeword[TAG_RAM_DW - 1:0]),
45528                       .lru_rdata(lru_ack_rdata),
45529                       .replace_way(m2_replace_way),
45530                       .replace_tag(m2_replace_tag)
45531                   );
45532                   kv_mux_onehot #(
45533                       .N(4),
45534                       .W(TAG_RAM_DW)
45535                   ) u_m2_mant_tag_codeword (
45536                       .out(m2_tag_codeword),
45537                       .sel(m2_way[3:0]),
45538                       .in({m2_tag3_codeword[TAG_RAM_DW - 1:0],m2_tag2_codeword[TAG_RAM_DW - 1:0],m2_tag1_codeword[TAG_RAM_DW - 1:0],m2_tag0_codeword[TAG_RAM_DW - 1:0]})
45539                   );
45540                   kv_mux_onehot #(
45541                       .N(4),
45542                       .W(TAG_RAM_DW)
45543                   ) u_m2_tag_corrdata (
45544                       .out(m2_tag_corrdata),
45545                       .sel(m2_way[3:0]),
45546                       .in({m2_tag3_corrdata[TAG_RAM_DW - 1:0],m2_tag2_corrdata[TAG_RAM_DW - 1:0],m2_tag1_corrdata[TAG_RAM_DW - 1:0],m2_tag0_corrdata[TAG_RAM_DW - 1:0]})
45547                   );
45548                   kv_mux_onehot #(
45549                       .N(4),
45550                       .W(TAG_RAM_DW)
45551                   ) u_m2_replace_tag_corrdata (
45552                       .out(m2_replace_tag_corrdata),
45553                       .sel(m2_replace_way[3:0]),
45554                       .in({m2_tag3_corrdata[TAG_RAM_DW - 1:0],m2_tag2_corrdata[TAG_RAM_DW - 1:0],m2_tag1_corrdata[TAG_RAM_DW - 1:0],m2_tag0_corrdata[TAG_RAM_DW - 1:0]})
45555                   );
45556                   assign m2_replace = (m2_read | m2_write | m2_lock) &amp; ~m2_hit &amp; ~m2_mshr_hit &amp; m2_replace_valid &amp; ~m2_replace_locked &amp; ~m2_na_int &amp; ~(~cmt_fifo_rvalid &amp; dcu_cmt_valid &amp; dcu_cmt_na);
45557                   assign m2_evb_replace = (m2_read | m2_write | m2_lock) &amp; ~m2_hit;
45558                   assign m2_evb_kill = (m2_read | m2_write | m2_lock) &amp; m2_replace_locked &amp; ~m2_data_error2;
45559                   assign m2_mshr_defer = m2_mshr_sameidx | m2_mshr_speculative | m2_mshr_wbf_cft | m2_mshr_defer_hit_killed | m2_mshr_defer_na | m2_mshr_defer_write;
45560                   assign m2_mshr_wbf_cft = m2_write &amp; ~m2_mshr_hit &amp; ~linemask_full &amp; |mshr_ent_wbf_cft;
45561                   assign m2_mshr_defer_hit_killed = |(m2_mshr_hit_ptr &amp; mshr_ent_killed);
45562                   assign m2_mshr_defer_na = (|m2_mshr_ent_defer_na);
45563                   assign m2_mshr_ent_defer_na = (m2_mshr_hit_ptr &amp; mshr_ent_na) &amp; ~(mshr_ent_na_mrg &amp; {MSHR_DEPTH{m2_write &amp; ~m2_wbf_flush &amp; ~linemask_full}});
45564                   assign m2_mshr_defer_write = (|m2_mshr_ent_defer_write);
45565                   assign m2_mshr_ent_defer_write = (m2_mshr_hit_ptr &amp; mshr_ent_write) &amp; ~(mshr_ent_write_mrg &amp; {MSHR_DEPTH{m2_write}});
45566                   assign m2_defer = m2_evb_hit | m2_mshr_wt | (~m2_read_hit &amp; ~m2_mshr_hit &amp; mshr_full) | (~m2_hit &amp; ~evb_enq_ready) | (~m2_tag_codeword[TAG_S] &amp; m2_replace_way_hit_evb) | (~m2_tag_codeword[TAG_S] &amp; m2_mshr_defer) | (m2_write &amp; ~m2_tag_codeword[TAG_M] &amp; m2_mshr_defer) | (m2_read &amp; ~m2_hit &amp; m2_mshr_hit) | (m2_replace &amp; m2_replace_tag[TAG_M] &amp; ~wbf_a0_ready) | (m2_inval &amp; m2_tag_codeword[TAG_S] &amp; ~evb_enq_ready) | (m2_wb &amp; m2_tag_codeword[TAG_M] &amp; ~wbf_a0_ready) | (m2_wb &amp; m2_tag_codeword[TAG_S] &amp; ~evb_enq_ready) | (m2_wbinval &amp; m2_tag_codeword[TAG_M] &amp; ~wbf_a0_ready) | (m2_wbinval &amp; m2_tag_codeword[TAG_S] &amp; ~evb_enq_ready) | (m2_write &amp; sb_full_final) | (m2_lr &amp; ~(mshr_empty &amp; evb_empty &amp; sb_empty)) | repair_valid | m2_pending_speculative;
45567                   assign m2_nullify = m2_defer | m2_sc_fail | m2_lr_fail | m2_uncorr_error | m2_corr_error;
45568                   assign m2_lsu_way = m2_hit ? m2_way : m2_mshr_hit ? m2_mshr_hit_way : m2_replace_way;
45569                   assign m2_replace_way_hit_evb = |(m2_replace_way &amp; m2_evb_cft);
45570                   assign m2_mant_defer0 = |(m2_evb_cft &amp; m2_way) | m2_evb_hit;
45571                   assign m2_mant_defer1 = (m2_inval &amp; m2_tag_codeword[TAG_M] &amp; ~wbf_a0_ready) | (m2_wb &amp; m2_tag_codeword[TAG_M] &amp; ~wbf_a0_ready) | (m2_wbinval &amp; m2_tag_codeword[TAG_M] &amp; ~wbf_a0_ready);
45572                   assign m2_mant_defer2 = (m2_inval &amp; ~evb_enq_ready) | (m2_wb &amp; ~evb_enq_ready) | (m2_wbinval &amp; ~evb_enq_ready);
45573                   assign m2_mant_defer_evb = m2_mant_defer0 | m2_mant_defer1;
45574                   assign m2_mant_defer_wbf = m2_mant_defer0 | m2_mant_defer2;
45575                   generate
45576                       if (DCACHE_ECC_TYPE_INT == 2) begin:gen_repair
45577                           reg reg_tag_repair_valid;
45578                           reg [IDX_MSB:IDX_LSB] reg_tag_repair_index;
45579                           reg [3:0] reg_tag_repair_way;
45580                           reg [TAG_RAM_DW - 1:0] reg_tag_repair_corrdata;
45581                           wire reg_tag_repair_valid_set;
45582                           wire reg_tag_repair_valid_clr;
45583                           wire reg_tag_repair_valid_nx;
45584                           reg reg_data_repair_valid;
45585                           reg [PALEN - 1:0] reg_data_repair_addr;
45586                           reg [3:0] reg_data_repair_way;
45587                           reg [31:0] reg_data_repair_corrdata;
45588                           wire reg_data_repair_valid_set;
45589                           wire reg_data_repair_valid_clr;
45590                           wire reg_data_repair_valid_nx;
45591                           wire [3:0] rep_data_ram_cs;
45592                           wire [3:0] rep_data_ram_cs_shuffle;
45593                           reg m2_mshr_tagw;
45594                           wire [TAG_RAM_DW - 1:0] m2_tag_repair_corrdata;
45595                           wire m2_tag_repair_way_hit_evb;
45596                           wire m1_mshr_tagw;
45597                           wire m2_lsu_repair_tag;
45598                           wire m2_mant_repair_tag;
45599                           kv_mux_onehot #(
45600                               .N(4),
45601                               .W(TAG_RAM_DW)
45602                           ) u_m2_tag_repair_corrdata (
45603                               .out(m2_tag_repair_corrdata),
45604                               .sel(m2_tag_repair_way[3:0]),
45605                               .in({m2_tag3_corrdata[TAG_RAM_DW - 1:0],m2_tag2_corrdata[TAG_RAM_DW - 1:0],m2_tag1_corrdata[TAG_RAM_DW - 1:0],m2_tag0_corrdata[TAG_RAM_DW - 1:0]})
45606                           );
45607                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
45608                               if (!dcu_reset_n) begin
45609                                   m2_mshr_tagw &lt;= 1'd0;
45610                               end
45611                               else if (m2_addr_en) begin
45612                                   m2_mshr_tagw &lt;= m1_mshr_tagw;
45613                               end
45614                           end
45615                   
45616                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
45617                               if (!dcu_reset_n) begin
45618                                   reg_tag_repair_valid &lt;= 1'b0;
45619                               end
45620                               else begin
45621                                   reg_tag_repair_valid &lt;= reg_tag_repair_valid_nx;
45622                               end
45623                           end
45624                   
45625                           always @(posedge dcu_clk) begin
45626                               if (reg_tag_repair_valid_set) begin
45627                                   reg_tag_repair_index &lt;= m2_addr[IDX_MSB:IDX_LSB];
45628                                   reg_tag_repair_way &lt;= m2_tag_repair_way;
45629                                   reg_tag_repair_corrdata &lt;= m2_tag_repair_corrdata;
45630                               end
45631                           end
45632                   
45633                           assign m1_mshr_tagw = |mshr_cmp_tagw;
45634                           assign m2_tag_repair_way_hit_evb = |(m2_tag_repair_way &amp; m2_evb_cft);
45635                           assign m2_lsu_repair_tag = m2_lsu_valid &amp; m2_tag_error1 &amp; ~m2_mshr_hit &amp; ~m2_mshr_defer &amp; ~m2_mshr_tagw &amp; ~m2_defer &amp; ~m2_tag_repair_way_hit_evb;
45636                           assign m2_mant_repair_tag = m2_mant_valid &amp; ~m2_mant_defer_evb &amp; m2_wb &amp; m2_tag_error1 &amp; ~m2_tag_corrdata[TAG_M];
45637                           assign reg_tag_repair_valid_set = m2_lsu_repair_tag | m2_mant_repair_tag;
45638                           assign reg_tag_repair_valid_clr = tag_arb_grant[TAG_ARB_REPAIR];
45639                           assign reg_tag_repair_valid_nx = reg_tag_repair_valid_set | (reg_tag_repair_valid &amp; ~reg_tag_repair_valid_clr);
45640                           assign tag_repair_addr = {reg_tag_repair_corrdata[TAG_RAM_DW - 1:4],reg_tag_repair_index,{IDX_LSB{1'b0}}};
45641                           assign tag_repair_corrdata = reg_tag_repair_corrdata;
45642                           assign tag_repair_way = reg_tag_repair_way &amp; {4{reg_tag_repair_valid}};
45643                           always @(posedge dcu_clk) begin
45644                               if (reg_data_repair_valid_set) begin
45645                                   reg_data_repair_addr &lt;= m2_addr;
45646                                   reg_data_repair_way &lt;= m2_way;
45647                                   reg_data_repair_corrdata &lt;= m2_corrdata;
45648                               end
45649                           end
45650                   
45651                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
45652                               if (!dcu_reset_n) begin
45653                                   reg_data_repair_valid &lt;= 1'b0;
45654                               end
45655                               else begin
45656                                   reg_data_repair_valid &lt;= reg_data_repair_valid_nx;
45657                               end
45658                           end
45659                   
45660                           assign reg_data_repair_valid_set = m2_lsu_valid &amp; m2_data_error1 &amp; ~m2_evb_hit &amp; ~reg_data_repair_valid;
45661                           assign reg_data_repair_valid_clr = data_arb_grant[DATA_ARB_REPAIR];
45662                           assign reg_data_repair_valid_nx = reg_data_repair_valid_set | (reg_data_repair_valid &amp; ~reg_data_repair_valid_clr);
45663                           kv_bin2onehot #(
45664                               .N(4)
45665                           ) u_rep_data_ram_cs (
45666                               .out(rep_data_ram_cs),
45667                               .in(reg_data_repair_addr[GRN_LSB +:2])
45668                           );
45669                           kv_dcu_shuffle #(
45670                               .DCACHE_WAY(DCACHE_WAY),
45671                               .W(1)
45672                           ) u_rep_shuffle (
45673                               .way(reg_data_repair_way),
45674                               .din({rep_data_ram_cs[3],rep_data_ram_cs[2],rep_data_ram_cs[1],rep_data_ram_cs[0]}),
45675                               .dout({rep_data_ram_cs_shuffle[3],rep_data_ram_cs_shuffle[2],rep_data_ram_cs_shuffle[1],rep_data_ram_cs_shuffle[0]})
45676                           );
45677                           assign rep_data0_cs = reg_data_repair_valid &amp; rep_data_ram_cs_shuffle[0];
45678                           assign rep_data1_cs = reg_data_repair_valid &amp; rep_data_ram_cs_shuffle[1];
45679                           assign rep_data2_cs = reg_data_repair_valid &amp; rep_data_ram_cs_shuffle[2];
45680                           assign rep_data3_cs = reg_data_repair_valid &amp; rep_data_ram_cs_shuffle[3];
45681                           assign rep_data0_we = 1'b1;
45682                           assign rep_data1_we = 1'b1;
45683                           assign rep_data2_we = 1'b1;
45684                           assign rep_data3_we = 1'b1;
45685                           assign rep_data0_byte_we = {4{1'b1}};
45686                           assign rep_data1_byte_we = {4{1'b1}};
45687                           assign rep_data2_byte_we = {4{1'b1}};
45688                           assign rep_data3_byte_we = {4{1'b1}};
45689                           assign rep_data0_wdata = reg_data_repair_corrdata;
45690                           assign rep_data1_wdata = reg_data_repair_corrdata;
45691                           assign rep_data2_wdata = reg_data_repair_corrdata;
45692                           assign rep_data3_wdata = reg_data_repair_corrdata;
45693                           assign rep_data0_addr = reg_data_repair_addr[IDX_MSB -:DCACHE_DATA_RAM_AW];
45694                           assign rep_data1_addr = reg_data_repair_addr[IDX_MSB -:DCACHE_DATA_RAM_AW];
45695                           assign rep_data2_addr = reg_data_repair_addr[IDX_MSB -:DCACHE_DATA_RAM_AW];
45696                           assign rep_data3_addr = reg_data_repair_addr[IDX_MSB -:DCACHE_DATA_RAM_AW];
45697                           assign data_repair_corrdata = reg_data_repair_corrdata;
45698                           assign repair_valid = reg_tag_repair_valid | reg_data_repair_valid;
45699                       end
45700                       else begin:gen_repair_stub
45701                           assign repair_valid = 1'b0;
45702                           assign tag_repair_addr = {PALEN{1'b0}};
45703                           assign tag_repair_corrdata = {TAG_RAM_DW{1'b0}};
45704                           assign tag_repair_way = 4'd0;
45705                           assign data_repair_corrdata = {32{1'b0}};
45706                           assign rep_data0_addr = {DCACHE_DATA_RAM_AW{1'b0}};
45707                           assign rep_data1_addr = {DCACHE_DATA_RAM_AW{1'b0}};
45708                           assign rep_data2_addr = {DCACHE_DATA_RAM_AW{1'b0}};
45709                           assign rep_data3_addr = {DCACHE_DATA_RAM_AW{1'b0}};
45710                           assign rep_data0_cs = 1'b0;
45711                           assign rep_data1_cs = 1'b0;
45712                           assign rep_data2_cs = 1'b0;
45713                           assign rep_data3_cs = 1'b0;
45714                           assign rep_data0_we = 1'b0;
45715                           assign rep_data1_we = 1'b0;
45716                           assign rep_data2_we = 1'b0;
45717                           assign rep_data3_we = 1'b0;
45718                           assign rep_data0_byte_we = {4{1'b0}};
45719                           assign rep_data1_byte_we = {4{1'b0}};
45720                           assign rep_data2_byte_we = {4{1'b0}};
45721                           assign rep_data3_byte_we = {4{1'b0}};
45722                           assign rep_data0_wdata = {32{1'b0}};
45723                           assign rep_data1_wdata = {32{1'b0}};
45724                           assign rep_data2_wdata = {32{1'b0}};
45725                           assign rep_data3_wdata = {32{1'b0}};
45726                       end
45727                   endgenerate
45728                   assign m1_mshr_bypass_hit = m2_lsu_valid &amp; m1_m2_same_line &amp; ~mshr_enq_stall &amp; ~mshr_enq_mrg;
45729                   assign m1_mshr_bypass_sameidx = m2_lsu_valid &amp; m1_m2_same_idx &amp; ~mshr_enq_stall &amp; ~mshr_enq_mrg;
45730                   assign mshr_cmp_addr = m1_addr;
45731                   assign mshr_cmp_func[0] = m1_func[19];
45732                   assign mshr_cmp_func[1] = m1_func[28];
45733                   assign m1_mshr_hit = m1_mshr_bypass_hit | (|mshr_cmp_hit);
45734                   assign m1_mshr_hit_ptr = m1_mshr_bypass_hit ? mshr_free_ptr : mshr_cmp_hit;
45735                   assign m1_mshr_hit_way = m1_mshr_bypass_hit ? mshr_enq_way : mshr_cmp_way;
45736                   assign m1_mshr_hit_mesi = m1_mshr_bypass_hit ? mshr_enq_state[2:0] : mshr_cmp_mesi;
45737                   assign m1_mshr_hit_changing = mshr_cmp_changing | (m2_lsu_valid &amp; m2_write &amp; m2_tag_codeword[TAG_E] &amp; ~m2_tag_codeword[TAG_M] &amp; m1_m2_same_line);
45738                   assign m1_mshr_sameidx = m1_mshr_bypass_sameidx | (|mshr_cmp_sameidx);
45739                   assign m1_mshr_sameidx_ptr = m1_mshr_bypass_sameidx ? mshr_free_ptr : mshr_cmp_sameidx;
45740                   assign m2_mshr_abort = (mshr_full &amp; ~m2_mshr_hit) | mshr_enq_stall;
45741                   assign mshr_enq_valid = m2_lsu_valid;
45742                   assign mshr_enq_stall = m2_read_hit | m2_wb | m2_wbinval | m2_inval | m2_nullify | (m2_lock &amp; m2_hit &amp; m2_locked);
45743                   assign mshr_enq_mrg = m2_mshr_hit;
45744                   assign mshr_enq_mrg_ptr = m2_mshr_hit_ptr;
45745                   assign mshr_enq_id = m2_id;
45746                   assign mshr_enq_addr = m2_addr;
45747                   assign mshr_enq_spec = ~dcu_cmt_valid | cmt_fifo_rvalid;
45748                   assign mshr_enq_state[3:0] = m2_tag_corrdata[3:0];
45749                   assign mshr_enq_way = m2_mant_valid ? m2_way : m2_hit ? m2_way : m2_replace_way;
45750                   assign mshr_enq_l2_ways = wpt_ack_data;
45751                   assign mshr_enq_func[0] = m2_func[19];
45752                   assign mshr_enq_func[1] = m2_func[28];
45753                   assign mshr_enq_func[14] = m2_func[9];
45754                   assign mshr_enq_func[13] = m2_sc_retry;
45755                   assign mshr_enq_func[2 +:2] = m2_size;
45756                   assign mshr_enq_func[15 +:3] = m2_fmt;
45757                   assign mshr_enq_func[4] = m2_func[10];
45758                   assign mshr_enq_func[12] = m2_func[11];
45759                   assign mshr_enq_func[5 +:5] = m2_func[13 +:5];
45760                   assign mshr_enq_func[10] = m2_func[8] &amp; ~m2_replace_locked;
45761                   assign mshr_enq_func[11] = m2_func[24];
45762                   assign mshr_enq_func[18] = m2_func[6];
45763                   assign m2_mshr_ptr = m2_mshr_hit ? m2_mshr_hit_ptr : mshr_free_ptr;
45764                   assign mshr_cmt_valid = dcu_cmt_valid &amp; ~cmt_mshr_abort;
45765                   assign mshr_cmt_kill = dcu_cmt_kill | cmt_null;
45766                   assign mshr_cmt_addr = dcu_cmt_addr;
45767                   assign mshr_cmt_attr[0] = cmt_na;
45768                   assign mshr_cmt_attr[1] = dcu_cmt_wt;
45769                   assign mshr_cmt_attr[2 +:4] = (cmt_wa &amp; (dcu_cmt_pma == 4'b1010)) ? 4'b1000 : (cmt_wa &amp; (dcu_cmt_pma == 4'b1011)) ? 4'b1001 : dcu_cmt_pma;
45770                   assign mshr_cmt_wdata = dcu_cmt_wdata;
45771                   assign mshr_cmt_wmask = dcu_cmt_wmask;
45772                   assign mshr_cmt_ptr = cmt_mshr_ptr;
45773                   assign mshr_prb_valid = m2_probe_valid &amp; ~m2_probe_nullify;
45774                   assign mshr_prb_ptr = m2_mshr_ptr;
45775                   assign mshr_prb_mesi[TAG_M] = 1'b0;
45776                   assign mshr_prb_mesi[TAG_E] = ~m2_cap2n &amp; ~m2_cap2b;
45777                   assign mshr_prb_mesi[TAG_S] = ~m2_cap2n;
45778                   assign m2_mshr_sameidx_wbf = |(m2_mshr_sameidx_ptr &amp; mshr_ent_wbf);
45779                   assign m2_mshr_hit_wbf = |(m2_mshr_hit_ptr &amp; mshr_ent_wbf);
45780                   assign mshr_wbf_flush = m2_wbf_flush | linemask_full | (m2_lsu_valid &amp; m2_lr) | (m2_lsu_valid &amp; m2_replace &amp; m2_replace_tag[TAG_M] &amp; ~wbf_a0_ready) | (m2_lsu_valid &amp; m2_wbinval &amp; m2_tag_corrdata[TAG_M] &amp; ~wbf_a0_ready) | (m2_lsu_valid &amp; m2_wb &amp; m2_tag_corrdata[TAG_M] &amp; ~wbf_a0_ready) | (m2_mant_valid &amp; m2_wb &amp; m2_tag_corrdata[TAG_M] &amp; ~wbf_a0_ready &amp; ~m2_mant_defer_wbf) | (m2_mant_valid &amp; m2_wbinval &amp; m2_tag_corrdata[TAG_M] &amp; ~wbf_a0_ready &amp; ~m2_mant_defer_wbf) | (m2_probe_valid &amp; m2_tag_corrdata[TAG_M] &amp; ~wbf_a0_ready) | (m2_lsu_valid &amp; m2_read &amp; ~m2_tag_corrdata[TAG_S] &amp; m2_mshr_sameidx_wbf) | (m2_lsu_valid &amp; m2_read &amp; ~m2_tag_corrdata[TAG_S] &amp; m2_mshr_hit_wbf) | (m2_lsu_valid &amp; m2_write &amp; ~m2_tag_corrdata[TAG_M] &amp; m2_mshr_sameidx_wbf) | (m2_lsu_valid &amp; m2_write &amp; ~m2_tag_corrdata[TAG_M] &amp; m2_mshr_wbf_cft) | (m2_lsu_valid &amp; m2_write &amp; ~m2_tag_corrdata[TAG_M] &amp; ~m2_mshr_hit_na_mrg);
45781                   wire nds_unused_cmt_fifo_wready;
45782                   kv_fifo #(
45783                       .DEPTH(2),
45784                       .WIDTH(CMT_FIFO_DW)
45785                   ) u_cmt_null (
45786                       .clk(dcu_clk),
45787                       .reset_n(dcu_reset_n),
45788                       .flush(1'b0),
45789                       .wdata(cmt_fifo_wdata),
45790                       .wvalid(cmt_fifo_wvalid),
45791                       .wready(nds_unused_cmt_fifo_wready),
45792                       .rdata(cmt_fifo_rdata),
45793                       .rvalid(cmt_fifo_rvalid),
45794                       .rready(dcu_cmt_valid)
45795                   );
45796                   assign cmt_fifo_wdata = {m2_hit,m2_modified,m2_sc_retry,m2_lsu_way,evb_enq_valid,evb_enq_ptr,m2_evb_kill,m2_evb_replace,m2_nullify,m2_halt,m2_na_int,m2_mshr_abort,m2_mshr_hit,m2_mshr_ptr,m2_disable_na,m2_wa,m2_sb_ptr};
45797                   assign cmt_fifo_wvalid = (m2_lsu_valid &amp; ~dcu_cmt_valid) | (m2_lsu_valid &amp; cmt_fifo_rvalid);
45798                   assign {cmt_fifo_hit,cmt_fifo_modified,cmt_fifo_sc_retry,cmt_fifo_way,cmt_fifo_evb_enq,cmt_fifo_evb_ptr,cmt_fifo_evb_kill,cmt_fifo_evb_replace,cmt_fifo_null,cmt_fifo_halt,cmt_fifo_na_int,cmt_fifo_mshr_abort,cmt_fifo_mshr_hit,cmt_fifo_mshr_ptr,cmt_fifo_disable_na,cmt_fifo_wa,cmt_fifo_sb_ptr} = cmt_fifo_rdata;
45799                   assign cmt_hit = cmt_fifo_rvalid ? cmt_fifo_hit : m2_hit;
45800                   assign cmt_modified = cmt_fifo_rvalid ? cmt_fifo_modified : m2_modified;
45801                   assign cmt_sc_retry = cmt_fifo_rvalid ? cmt_fifo_sc_retry : m2_sc_retry;
45802                   assign cmt_way = cmt_fifo_rvalid ? cmt_fifo_way : m2_lsu_way;
45803                   assign cmt_evb_enq = cmt_fifo_rvalid ? cmt_fifo_evb_enq : evb_enq_valid;
45804                   assign cmt_evb_ptr = cmt_fifo_rvalid ? cmt_fifo_evb_ptr : evb_enq_ptr;
45805                   assign cmt_evb_kill = cmt_fifo_rvalid ? cmt_fifo_evb_kill : m2_evb_kill;
45806                   assign cmt_evb_replace = cmt_fifo_rvalid ? cmt_fifo_evb_replace : m2_evb_replace;
45807                   assign cmt_null = cmt_fifo_rvalid ? cmt_fifo_null : m2_nullify;
45808                   assign cmt_halt = cmt_fifo_rvalid ? cmt_fifo_halt : m2_halt;
45809                   assign cmt_na_int = cmt_fifo_rvalid ? cmt_fifo_na_int : m2_na_int;
45810                   assign cmt_mshr_abort = cmt_fifo_rvalid ? cmt_fifo_mshr_abort : m2_mshr_abort;
45811                   assign cmt_mshr_hit = cmt_fifo_rvalid ? cmt_fifo_mshr_hit : m2_mshr_hit;
45812                   assign cmt_mshr_ptr = cmt_fifo_rvalid ? cmt_fifo_mshr_ptr : m2_mshr_ptr;
45813                   assign cmt_disable_na = cmt_fifo_rvalid ? cmt_fifo_disable_na : m2_disable_na;
45814                   assign cmt_wa = cmt_fifo_rvalid ? cmt_fifo_wa : m2_wa;
45815                   assign cmt_sb_ptr = cmt_fifo_rvalid ? cmt_fifo_sb_ptr : m2_sb_ptr;
45816                   assign m2_pending_speculative = cmt_fifo_rvalid;
45817                   assign m2_wa = m2_write &amp; (m2_mshr_hit_na_mrg | wna_mode);
45818                   assign m2_na_switch = m2_wa | (m2_replace_locked &amp; ~m2_unlock);
45819                   assign m2_disable_na = |(m2_mshr_hit_ptr &amp; ~mshr_ent_na) | m2_hit;
45820                   assign m2_na_int = ~m2_disable_na &amp; m2_na_switch;
45821                   assign cmt_na = cmt_na_int | (~cmt_disable_na &amp; dcu_cmt_na);
45822                   assign m2_mshr_hit_na_mrg = |(m2_mshr_hit_ptr &amp; mshr_ent_na_mrg);
45823                   generate
45824                       if (WRITE_AROUND_SUPPORT_INT == 1) begin:gen_linemask
45825                           reg [63:0] reg_linemask;
45826                           wire [63:0] reg_linemask_nx;
45827                           wire reg_linemask_en;
45828                           wire [63:0] reg_linemask_clr;
45829                           wire [63:0] reg_linemask_set;
45830                           reg reg_linemask_full;
45831                           wire reg_linemask_full_nx;
45832                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
45833      1/1                      if (!dcu_reset_n) begin
45834      1/1                          reg_linemask &lt;= 64'b0;
45835      1/1                          reg_linemask_full &lt;= 1'b0;
45836                               end
45837      1/1                      else if (reg_linemask_en) begin
45838      <font color = "red">0/1     ==>                  reg_linemask &lt;= reg_linemask_nx;</font>
45839      <font color = "red">0/1     ==>                  reg_linemask_full &lt;= reg_linemask_full_nx;</font>
45840                               end
                        MISSING_ELSE
45841                           end
45842                   
45843                           kv_bin2onehot #(
45844                               .N(16)
45845                           ) u_cmt_addr_onehot (
45846                               .out(cmt_addr_onehot),
45847                               .in(dcu_cmt_addr[5:GRN_LSB])
45848                           );
45849                           assign reg_linemask_en = cmt_wna | linemask_full;
45850                           assign reg_linemask_nx = reg_linemask_set | (reg_linemask &amp; ~reg_linemask_clr);
45851                           assign reg_linemask_set = {64{cmt_wna}} &amp; cmt_linemask;
45852                           assign reg_linemask_clr = {64{cmt_wna &amp; ~cmt_mshr_hit}} | {64{mshr_wbf_flush}};
45853                           assign reg_linemask_full_nx = &amp;(cmt_linemask | reg_linemask) &amp; cmt_wna &amp; cmt_mshr_hit &amp; ~mshr_wbf_flush;
45854                           assign linemask = reg_linemask;
45855                           assign linemask_full = reg_linemask_full;
45856                       end
45857                       else begin:gen_linemask_stub
45858                           assign linemask = 64'b0;
45859                           assign linemask_full = 1'b0;
45860                           assign cmt_addr_onehot = {16{1'b0}};
45861                       end
45862                   endgenerate
45863                   assign cmt_wna = mshr_cmt_valid &amp; ~mshr_cmt_kill &amp; dcu_cmt_write &amp; cmt_na;
45864                   assign cmt_linemask[0 +:4] = {4{cmt_addr_onehot[0]}} &amp; mshr_cmt_wmask;
45865                   assign cmt_linemask[4 +:4] = {4{cmt_addr_onehot[1]}} &amp; mshr_cmt_wmask;
45866                   assign cmt_linemask[8 +:4] = {4{cmt_addr_onehot[2]}} &amp; mshr_cmt_wmask;
45867                   assign cmt_linemask[12 +:4] = {4{cmt_addr_onehot[3]}} &amp; mshr_cmt_wmask;
45868                   assign cmt_linemask[16 +:4] = {4{cmt_addr_onehot[4]}} &amp; mshr_cmt_wmask;
45869                   assign cmt_linemask[20 +:4] = {4{cmt_addr_onehot[5]}} &amp; mshr_cmt_wmask;
45870                   assign cmt_linemask[24 +:4] = {4{cmt_addr_onehot[6]}} &amp; mshr_cmt_wmask;
45871                   assign cmt_linemask[28 +:4] = {4{cmt_addr_onehot[7]}} &amp; mshr_cmt_wmask;
45872                   assign cmt_linemask[32 +:4] = {4{cmt_addr_onehot[8]}} &amp; mshr_cmt_wmask;
45873                   assign cmt_linemask[36 +:4] = {4{cmt_addr_onehot[9]}} &amp; mshr_cmt_wmask;
45874                   assign cmt_linemask[40 +:4] = {4{cmt_addr_onehot[10]}} &amp; mshr_cmt_wmask;
45875                   assign cmt_linemask[44 +:4] = {4{cmt_addr_onehot[11]}} &amp; mshr_cmt_wmask;
45876                   assign cmt_linemask[48 +:4] = {4{cmt_addr_onehot[12]}} &amp; mshr_cmt_wmask;
45877                   assign cmt_linemask[52 +:4] = {4{cmt_addr_onehot[13]}} &amp; mshr_cmt_wmask;
45878                   assign cmt_linemask[56 +:4] = {4{cmt_addr_onehot[14]}} &amp; mshr_cmt_wmask;
45879                   assign cmt_linemask[60 +:4] = {4{cmt_addr_onehot[15]}} &amp; mshr_cmt_wmask;
45880                   assign m0_sb_valid = m0_lsu_grant | evt_req_grant | fil_req_grant | probe_req_grant;
45881                   assign m0_sb_read = (tag_arb_grant[TAG_ARB_LSU] &amp; m0_sb_read_lsu) | (tag_arb_grant[TAG_ARB_EVB]);
45882                   assign m0_sb_write = (tag_arb_grant[TAG_ARB_LSU] &amp; m0_sb_write_lsu);
45883                   assign sb_cmp_addr = {m1_addr[PALEN - 1:GRN_LSB],{GRN_LSB{1'b0}}};
45884                   kv_mux #(
45885                       .N(4),
45886                       .W(32)
45887                   ) u_m1_fil_bypass_data (
45888                       .out(m1_fil_bypass_data),
45889                       .sel(sb_cmp_addr[GRN_LSB +:2]),
45890                       .in(sb_fil_beat_data)
45891                   );
45892                   assign m1_hit_cmt = (sb_cmt_valid &amp; ~sb_cmt_kill &amp; sb_cmp_hit &amp; (sb_cmt_ptr == sb_cmp_hit_ptr)) | (sb_cmt_valid &amp; ~sb_cmt_kill &amp; m1_hit_enq &amp; (sb_cmt_ptr == sb_enq_free_ptr));
45893                   assign m1_rmask_cmt = {4{m1_hit_cmt}} &amp; cmt_bypass_wmask;
45894                   kv_bit_expand #(
45895                       .N(4),
45896                       .M(8)
45897                   ) u_m1_rmask_cmt_bit (
45898                       .out(m1_rmask_cmt_bit),
45899                       .in(m1_rmask_cmt)
45900                   );
45901                   kv_bit_expand #(
45902                       .N(4),
45903                       .M(8)
45904                   ) u_sb_cmp_rmask_bit (
45905                       .out(sb_cmp_rmask_bit),
45906                       .in(sb_cmp_rmask)
45907                   );
45908                   assign m1_hit_fil = m2_fil_valid &amp; |(m2_sb_hit_beat_ptr &amp; sb_cmp_hit_ptr) &amp; m2_fil_payload;
45909                   assign m1_hit_enq = sb_enq_valid &amp; m1_m2_same_xlen;
45910                   assign m1_rmask_fil = {4{m1_hit_fil &amp; ecccfg}};
45911                   assign m1_rmask_fil_bit = {32{m1_hit_fil &amp; ecccfg}};
45912                   assign m1_rdata_fil = ~m1_rmask_cmt_bit &amp; m1_rmask_fil_bit &amp; ~sb_cmp_rmask_bit &amp; m1_fil_bypass_data;
45913                   assign m1_rdata_cmt = m1_rmask_cmt_bit &amp; sb_cmt_wdata;
45914                   assign m1_sb_rmask = (sb_cmp_rmask | m1_rmask_fil | m1_rmask_cmt) &amp; ~{4{m1_ix_rdata}};
45915                   assign m1_sb_rdata = (sb_cmp_rdata &amp; ~m1_rmask_cmt_bit &amp; sb_cmp_rmask_bit) | m1_rdata_fil | m1_rdata_cmt;
45916                   assign m0_sb_read_lsu = dcu_func_read | dcu_func_rmw;
45917                   assign m0_sb_write_lsu = dcu_func_write;
45918                   assign sb_full_final = sb_full | (sb_afull &amp; m1_sb_valid &amp; m1_sb_write);
45919                   assign sb_req_hit_line = m2_sb_hit_line_ptr;
45920                   assign sb_req_hit_beat = m2_sb_hit_beat_ptr;
45921                   assign sb_fil_valid = m2_fil_valid;
45922                   assign sb_fil_last = m2_fil_last;
45923                   assign sb_fil_mesi = m2_fil_mesi;
45924                   assign sb_fil_fault = m2_fil_fault;
45925                   assign sb_fil_payload = m2_fil_payload;
45926                   assign sb_evt_valid = m2_evt_valid;
45927                   assign sb_evt_exclusive = m2_evt_exclusive;
45928                   assign sb_probe_valid = m2_probe_valid &amp; ~m2_probe_nullify;
45929                   assign sb_probe_2n = m2_cap2n;
45930                   assign sb_probe_2b = m2_cap2b;
45931                   assign sb_enq_valid = m2_lsu_valid &amp; m2_write &amp; ~m2_defer &amp; ~m2_sc_retry;
45932                   assign sb_enq_mrg = m2_sb_hit;
45933                   assign sb_enq_mrg_ptr = m2_sb_hit_ptr;
45934                   assign sb_enq_spec = ~dcu_cmt_valid | cmt_fifo_rvalid;
45935                   assign sb_enq_addr = {m2_addr[PALEN - 1:GRN_LSB],{GRN_LSB{1'b0}}};
45936                   assign sb_enq_way = m2_lsu_way;
45937                   assign sb_enq_rmw = m2_rmw &amp; ~m2_nullify;
45938                   assign sb_enq_rmwdata = m2_rdata;
45939                   assign sb_enq_mesi = m2_mshr_hit ? m2_mshr_hit_mesi : m2_tag_corrdata[2:0];
45940                   assign sb_cmt_kill = sb_cmt_kill0 | (sb_cmt_kill1 &amp; sb_cmt_kill1_en);
45941                   assign sb_cmt_kill0 = dcu_cmt_kill | ~dcu_cmt_write | (cmt_miss &amp; cmt_na) | cmt_sc_retry | (cmt_fifo_rvalid &amp; cmt_fifo_null);
45942                   assign sb_cmt_kill1_en = ~cmt_fifo_rvalid;
45943                   assign sb_cmt_kill1 = m2_nullify;
45944                   assign sb_cmt_valid = dcu_cmt_valid;
45945                   assign sb_cmt_ptr = cmt_sb_ptr;
45946                   assign sb_cmt_miss = cmt_miss;
45947                   assign sb_cmt_wmask = dcu_cmt_wmask;
45948                   generate
45949                       if (DCACHE_ECC_TYPE_INT == 2) begin:gen_sb_cmt_wdata_ecc
45950                           wire [31:0] cmt_fifo_rmw_data;
45951                           wire [31:0] cmt_rmw_data;
45952                           wire [31:0] dcu_cmt_wmask_bit;
45953                           wire nds_unused_cmt_fifo_wready;
45954                           wire nds_unused_cmt_fifo_rvalid;
45955                           kv_fifo #(
45956                               .DEPTH(2),
45957                               .WIDTH(32)
45958                           ) u_cmt_fifo_rmw_data (
45959                               .clk(dcu_clk),
45960                               .reset_n(dcu_reset_n),
45961                               .flush(1'b0),
45962                               .wdata(m2_rdata),
45963                               .wvalid(cmt_fifo_wvalid),
45964                               .wready(nds_unused_cmt_fifo_wready),
45965                               .rdata(cmt_fifo_rmw_data),
45966                               .rvalid(nds_unused_cmt_fifo_rvalid),
45967                               .rready(dcu_cmt_valid)
45968                           );
45969                           assign cmt_rmw_data = cmt_fifo_rvalid ? cmt_fifo_rmw_data : m2_rdata;
45970                           kv_bit_expand #(
45971                               .N(4),
45972                               .M(8)
45973                           ) u_dcu_cmt_wmask_bit (
45974                               .out(dcu_cmt_wmask_bit),
45975                               .in(dcu_cmt_wmask)
45976                           );
45977                           assign sb_cmt_wdata = (dcu_cmt_wdata &amp; dcu_cmt_wmask_bit) | (cmt_rmw_data &amp; ~dcu_cmt_wmask_bit);
45978                           assign cmt_bypass_wmask = cmt_miss ? dcu_cmt_wmask : {4{1'b1}};
45979                       end
45980                       else begin:gen_sb_cmt_wdata_stub
45981                           assign sb_cmt_wdata = dcu_cmt_wdata;
45982                           assign cmt_bypass_wmask = dcu_cmt_wmask;
45983                       end
45984                   endgenerate
45985                   assign sb_fil_beat_data = m2_beat_data;
45986                   generate
45987                       if (PERFORMANCE_MONITOR_INT == 1) begin:gen_dcu_events
45988                           reg [6:0] reg_dcu_event;
45989                           wire [6:0] reg_dcu_event_nx;
45990                           always @(posedge dcu_clk or negedge dcu_reset_n) begin
45991      1/1                      if (!dcu_reset_n) begin
45992      1/1                          reg_dcu_event &lt;= {7{1'b0}};
45993                               end
45994                               else begin
45995      1/1                          reg_dcu_event &lt;= reg_dcu_event_nx;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod368.html" >kv_dcu_ctl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>82</td><td>76</td><td>92.68</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>82</td><td>76</td><td>92.68</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44976
 EXPRESSION (m1_mant_valid ? m1_mant_way : m1_hitmiss_way)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44998
 EXPRESSION (sb_cmp_hit ? sb_cmp_hit_ptr : sb_enq_free_ptr)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45475
 EXPRESSION (sb_enq_mrg ? sb_enq_mrg_ptr : sb_enq_free_ptr)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45568
 EXPRESSION (m2_hit ? m2_way : (m2_mshr_hit ? m2_mshr_hit_way : m2_replace_way))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45568
 SUB-EXPRESSION (m2_mshr_hit ? m2_mshr_hit_way : m2_replace_way)
                 -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45734
 EXPRESSION (m1_mshr_bypass_hit ? mshr_free_ptr : mshr_cmp_hit)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45735
 EXPRESSION (m1_mshr_bypass_hit ? mshr_enq_way : mshr_cmp_way)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45736
 EXPRESSION (m1_mshr_bypass_hit ? mshr_enq_state[2:0] : mshr_cmp_mesi)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45739
 EXPRESSION (m1_mshr_bypass_sameidx ? mshr_free_ptr : mshr_cmp_sameidx)
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45749
 EXPRESSION (m2_mant_valid ? m2_way : (m2_hit ? m2_way : m2_replace_way))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45749
 SUB-EXPRESSION (m2_hit ? m2_way : m2_replace_way)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45763
 EXPRESSION (m2_mshr_hit ? m2_mshr_hit_ptr : mshr_free_ptr)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45769
 EXPRESSION (((cmt_wa &amp; (dcu_cmt_pma == 4'b1010))) ? 4'b1000 : (((cmt_wa &amp; (dcu_cmt_pma == 4'b1011))) ? 4'b1001 : dcu_cmt_pma))
             ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45769
 SUB-EXPRESSION (((cmt_wa &amp; (dcu_cmt_pma == 4'b1011))) ? 4'b1001 : dcu_cmt_pma)
                 ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45799
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_hit : m2_hit)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45800
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_modified : m2_modified)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45801
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_sc_retry : m2_sc_retry)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45802
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_way : m2_lsu_way)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45803
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_evb_enq : evb_enq_valid)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45804
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_evb_ptr : evb_enq_ptr)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45805
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_evb_kill : m2_evb_kill)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45806
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_evb_replace : m2_evb_replace)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45807
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_null : m2_nullify)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45808
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_halt : m2_halt)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45809
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_na_int : m2_na_int)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45810
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_mshr_abort : m2_mshr_abort)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45811
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_mshr_hit : m2_mshr_hit)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45812
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_mshr_ptr : m2_mshr_ptr)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45813
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_disable_na : m2_disable_na)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45814
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_wa : m2_wa)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45815
 EXPRESSION (cmt_fifo_rvalid ? cmt_fifo_sb_ptr : m2_sb_ptr)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45939
 EXPRESSION (m2_mshr_hit ? m2_mshr_hit_mesi : m2_tag_corrdata[2:0])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46041
 EXPRESSION 
 Number  Term
      1  m2_probe_valid ? m2_addr[(PALEN - 1):(IDX_MSB + 1)] : (m2_mant_valid ? m2_tag_corrdata[(TAG_RAM_DW - 1):4] : (m2_hit ? m2_tag_corrdata[(TAG_RAM_DW - 1):4] : m2_replace_tag_corrdata[(TAG_RAM_DW - 1):4])))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46041
 SUB-EXPRESSION (m2_mant_valid ? m2_tag_corrdata[(TAG_RAM_DW - 1):4] : (m2_hit ? m2_tag_corrdata[(TAG_RAM_DW - 1):4] : m2_replace_tag_corrdata[(TAG_RAM_DW - 1):4]))
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46041
 SUB-EXPRESSION (m2_hit ? m2_tag_corrdata[(TAG_RAM_DW - 1):4] : m2_replace_tag_corrdata[(TAG_RAM_DW - 1):4])
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46042
 EXPRESSION (m2_probe_valid ? m2_tag_corrdata[3:0] : (m2_mant_valid ? m2_tag_corrdata[3:0] : (m2_hit ? m2_tag_corrdata[3:0] : m2_replace_tag_corrdata[3:0])))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46042
 SUB-EXPRESSION (m2_mant_valid ? m2_tag_corrdata[3:0] : (m2_hit ? m2_tag_corrdata[3:0] : m2_replace_tag_corrdata[3:0]))
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46042
 SUB-EXPRESSION (m2_hit ? m2_tag_corrdata[3:0] : m2_replace_tag_corrdata[3:0])
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46043
 EXPRESSION (m2_probe_valid ? m2_way : (m2_mant_valid ? m2_way : (m2_hit ? m2_way : m2_replace_way)))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46043
 SUB-EXPRESSION (m2_mant_valid ? m2_way : (m2_hit ? m2_way : m2_replace_way))
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46043
 SUB-EXPRESSION (m2_hit ? m2_way : m2_replace_way)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod368.html" >kv_dcu_ctl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">254</td>
<td class="rt">130</td>
<td class="rt">51.18 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">4872</td>
<td class="rt">3070</td>
<td class="rt">63.01 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2436</td>
<td class="rt">1537</td>
<td class="rt">63.10 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2436</td>
<td class="rt">1533</td>
<td class="rt">62.93 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">254</td>
<td class="rt">130</td>
<td class="rt">51.18 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">4872</td>
<td class="rt">3070</td>
<td class="rt">63.01 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">2436</td>
<td class="rt">1537</td>
<td class="rt">63.10 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">2436</td>
<td class="rt">1533</td>
<td class="rt">62.93 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ctl_idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_standby_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_wbf_flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evb_async_ecc_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>evb_async_ecc_corr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_async_ecc_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_async_ecc_corr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_async_ecc_ramid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_event[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_mcache_ctl_dc_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_dc_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mecc_code[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mant_idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mant_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mant_req_func[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mant_req_func[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mant_req_func[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mant_req_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mant_req_addr[12:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mant_req_addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mant_req_way[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mant_req_way[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mant_req_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mant_req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_ack_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_ack_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_ack_status[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_ack_defer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_func[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_func[8:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_func[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_func[14:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_func[17:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_func[20:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_func[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ack_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ack_id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ack_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ack_status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ack_status[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ack_status[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ack_status[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ack_status[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ack_status[18:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_func[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_func[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_func[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_func[8:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_func[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_wmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>probe_req_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>probe_req_func[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>probe_req_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>probe_req_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>probe_req_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>probe_ack_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>probe_ack_status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>probe_ack_status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmp_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmp_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmp_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmp_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmp_hit[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_cmp_hit[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_cmp_sameidx[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_cmp_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_cmp_way[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_cmp_tagw[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_cmp_tagw[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_cmp_tagw[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_cmp_mesi[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_cmp_changing</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_mrg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_spec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_func[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_func[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_func[9:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_func[14:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_func[17:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_func[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_state[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_way[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_mrg_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_mrg_ptr[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_enq_l2_ways[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_free_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_free_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_ent_speculative[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_ent_killed[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_ent_killed[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_ent_wt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_ent_na[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_ent_na_mrg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_ent_wbf[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_ent_wbf_cft[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_ent_write[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_ent_write[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_ent_write_mrg[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_ent_write_mrg[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_attr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_attr[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_attr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_attr[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_cmt_wmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_wbf_flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mshr_prb_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_prb_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_prb_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_prb_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_afull</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_pending[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_addr[17:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmp_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_hit_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_hit_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_hit_ptr[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_hit_ptr[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_hit_line_ptr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_hit_beat_ptr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_rmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[47:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[55:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[66:57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[82:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[86:84]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[95:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[100]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[106:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[110:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[112:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[114:113]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[117:115]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[118]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[121:119]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[122]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[125:123]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_data[127:126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_cmp_beat_mask[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_fil_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_fil_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_fil_mesi[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_fil_mesi[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_fil_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_fil_payload</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_evt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_evt_exclusive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_probe_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_probe_2n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_probe_2b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_spec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_mrg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_mrg_ptr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[17:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_mesi[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_way[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_rmw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_rmwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_enq_free_ptr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_fil_beat_data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_req_hit_line[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_req_hit_beat[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmt_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmt_kill0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmt_kill1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmt_kill1_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmt_wmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmt_miss</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_cmt_ptr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sb_drain_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drain_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drain_way[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drain_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drain_addr[17:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drain_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drain_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drain_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drain_mask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sb_drain_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lru_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lru_req_idx[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lru_ack_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lru_ack_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lru_ack_rdata[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lru_cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lru_cmt_idx[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lru_cmt_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lru_cmt_way[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_addr[17:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_way[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_mesi[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[12:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[20:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[23:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[33:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[36:35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[44:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[47:46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[57:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[60:59]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_wdata[127:62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_payload</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_data_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_data_way[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_reserve</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_exclusive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_l2_ways[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evb_cmp_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_cmp_addr[17:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_cmp_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_cmp_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_cmp_hit_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evb_cmp_hit_ptr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evb_cmp_speculative[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>evb_cmp_cft[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evb_cmp_cft[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evb_cmp_cft[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>evb_enq_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>evb_enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_source[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_spec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_addr[15:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_addr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_state[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_way[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_wbf[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_func[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_func[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_func[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_func[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_enq_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evb_mrg_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_mrg_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_probe_func[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_cmt_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_cmt_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_addr[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_addr[13:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_addr[17:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_way[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_mesi[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_mesi[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_data</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>evt_req_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[38:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[50:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[54:52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[58:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[62:60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[66:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[70:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[71]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[74:72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[75]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[78:76]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[79]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[86:84]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[94:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[95]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[99:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[111:110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[113:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[115:114]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[117:116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[119:118]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[121:120]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[123:122]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[125:124]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_rdata[127:126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_error1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evt_ack_error2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_a0_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_a0_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_a0_index[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_a0_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wa_cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wa_cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wa_cmt_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wa_cmt_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wa_cmt_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wa_cmt_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wa_cmt_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wa_cmt_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wa_cmt_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wa_cmt_wmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wa_cmt_func[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wna_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wpt_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wpt_req_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wpt_req_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wpt_req_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wpt_req_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wpt_req_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wpt_req_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wpt_req_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wpt_req_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wpt_req_data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wpt_ack_data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag0_wdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag0_wdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag0_wdata[8:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag0_wdata[21:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag0_wdata[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag0_rdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag0_rdata[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag0_rdata[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag0_rdata[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag0_rdata[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag0_rdata[21:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag0_rdata[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag0_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data0_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data0_byte_we[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data0_addr[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data0_rdata[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[15:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[23:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[27:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data0_rdata[31:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag1_wdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag1_wdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag1_wdata[8:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag1_wdata[21:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag1_wdata[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag1_rdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag1_rdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag1_rdata[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag1_rdata[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag1_rdata[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag1_rdata[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag1_rdata[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag1_rdata[21:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag1_rdata[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag1_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data1_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data1_byte_we[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data1_addr[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data1_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data1_rdata[31:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag2_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag2_wdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag2_wdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag2_wdata[8:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag2_wdata[21:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag2_wdata[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag2_rdata[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag2_rdata[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag2_rdata[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag2_rdata[21:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag2_rdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag2_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data2_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data2_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data2_byte_we[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data2_addr[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data2_rdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data2_rdata[18:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data2_rdata[20:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data2_rdata[22:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data2_rdata[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data2_rdata[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data2_rdata[28:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_data2_rdata[31:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag3_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag3_wdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag3_wdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag3_wdata[8:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag3_wdata[21:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag3_wdata[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag3_rdata[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_tag3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_tag3_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data3_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data3_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data3_byte_we[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data3_addr[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcache_data3_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod368.html" >kv_dcu_ctl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">122</td>
<td class="rt">115</td>
<td class="rt">94.26 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">44976</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">44998</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45475</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45568</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45734</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45735</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45736</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">45739</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45749</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45763</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">45769</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45799</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45800</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45801</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45802</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45803</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45804</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45805</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45806</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45807</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45808</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45810</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45811</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45812</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45813</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45814</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45815</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45939</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">46041</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">46042</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">46043</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">44875</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">44884</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">44903</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">44912</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">44923</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">44944</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45004</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45021</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45030</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45041</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45056</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45083</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45092</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45100</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45116</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45122</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45128</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45137</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">45833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45991</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44976      assign m1_way = m1_mant_valid ? m1_mant_way : m1_hitmiss_way;
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44998      assign m1_m2_sb_hit_ptr = sb_cmp_hit ? sb_cmp_hit_ptr : sb_enq_free_ptr;
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45475      assign m2_sb_ptr = sb_enq_mrg ? sb_enq_mrg_ptr : sb_enq_free_ptr;
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45568      assign m2_lsu_way = m2_hit ? m2_way : m2_mshr_hit ? m2_mshr_hit_way : m2_replace_way;
                                      <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
                                      <font color = "green">==></font>                    <font color = "green">==></font>   
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45734      assign m1_mshr_hit_ptr = m1_mshr_bypass_hit ? mshr_free_ptr : mshr_cmp_hit;
                                                       <font color = "green">-1-</font>  
                                                       <font color = "green">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45735      assign m1_mshr_hit_way = m1_mshr_bypass_hit ? mshr_enq_way : mshr_cmp_way;
                                                       <font color = "green">-1-</font>  
                                                       <font color = "green">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45736      assign m1_mshr_hit_mesi = m1_mshr_bypass_hit ? mshr_enq_state[2:0] : mshr_cmp_mesi;
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45739      assign m1_mshr_sameidx_ptr = m1_mshr_bypass_sameidx ? mshr_free_ptr : mshr_cmp_sameidx;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45749      assign mshr_enq_way = m2_mant_valid ? m2_way : m2_hit ? m2_way : m2_replace_way;
                                               <font color = "green">-1-</font>               <font color = "green">-2-</font>   
                                               <font color = "green">==></font>               <font color = "green">==></font>   
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45763      assign m2_mshr_ptr = m2_mshr_hit ? m2_mshr_hit_ptr : mshr_free_ptr;
                                            <font color = "green">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45769      assign mshr_cmt_attr[2 +:4] = (cmt_wa & (dcu_cmt_pma == 4'b1010)) ? 4'b1000 : (cmt_wa & (dcu_cmt_pma == 4'b1011)) ? 4'b1001 : dcu_cmt_pma;
                                                                             <font color = "red">-1-</font>                                             <font color = "red">-2-</font>   
                                                                             <font color = "red">==></font>                                             <font color = "red">==></font>   
                                                                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45799      assign cmt_hit = cmt_fifo_rvalid ? cmt_fifo_hit : m2_hit;
                                            <font color = "green">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45800      assign cmt_modified = cmt_fifo_rvalid ? cmt_fifo_modified : m2_modified;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45801      assign cmt_sc_retry = cmt_fifo_rvalid ? cmt_fifo_sc_retry : m2_sc_retry;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45802      assign cmt_way = cmt_fifo_rvalid ? cmt_fifo_way : m2_lsu_way;
                                            <font color = "green">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45803      assign cmt_evb_enq = cmt_fifo_rvalid ? cmt_fifo_evb_enq : evb_enq_valid;
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45804      assign cmt_evb_ptr = cmt_fifo_rvalid ? cmt_fifo_evb_ptr : evb_enq_ptr;
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45805      assign cmt_evb_kill = cmt_fifo_rvalid ? cmt_fifo_evb_kill : m2_evb_kill;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45806      assign cmt_evb_replace = cmt_fifo_rvalid ? cmt_fifo_evb_replace : m2_evb_replace;
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45807      assign cmt_null = cmt_fifo_rvalid ? cmt_fifo_null : m2_nullify;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45808      assign cmt_halt = cmt_fifo_rvalid ? cmt_fifo_halt : m2_halt;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45809      assign cmt_na_int = cmt_fifo_rvalid ? cmt_fifo_na_int : m2_na_int;
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45810      assign cmt_mshr_abort = cmt_fifo_rvalid ? cmt_fifo_mshr_abort : m2_mshr_abort;
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45811      assign cmt_mshr_hit = cmt_fifo_rvalid ? cmt_fifo_mshr_hit : m2_mshr_hit;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45812      assign cmt_mshr_ptr = cmt_fifo_rvalid ? cmt_fifo_mshr_ptr : m2_mshr_ptr;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45813      assign cmt_disable_na = cmt_fifo_rvalid ? cmt_fifo_disable_na : m2_disable_na;
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45814      assign cmt_wa = cmt_fifo_rvalid ? cmt_fifo_wa : m2_wa;
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45815      assign cmt_sb_ptr = cmt_fifo_rvalid ? cmt_fifo_sb_ptr : m2_sb_ptr;
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45939      assign sb_enq_mesi = m2_mshr_hit ? m2_mshr_hit_mesi : m2_tag_corrdata[2:0];
                                            <font color = "green">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46041      assign evb_enq_addr[PALEN - 1:TAG_LSB] = m2_probe_valid ? m2_addr[PALEN - 1:IDX_MSB + 1] : m2_mant_valid ? m2_tag_corrdata[TAG_RAM_DW - 1:4] : m2_hit ? m2_tag_corrdata[TAG_RAM_DW - 1:4] : m2_replace_tag_corrdata[TAG_RAM_DW - 1:4];
                                                                   <font color = "red">-1-</font>                                              <font color = "green">-2-</font>                                          <font color = "green">-3-</font>      
                                                                   <font color = "red">==></font>                                              <font color = "green">==></font>                                          <font color = "green">==></font>      
                                                                                                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46042      assign evb_enq_state = m2_probe_valid ? m2_tag_corrdata[3:0] : m2_mant_valid ? m2_tag_corrdata[3:0] : m2_hit ? m2_tag_corrdata[3:0] : m2_replace_tag_corrdata[3:0];
                                                 <font color = "red">-1-</font>                                    <font color = "green">-2-</font>                             <font color = "green">-3-</font>      
                                                 <font color = "red">==></font>                                    <font color = "green">==></font>                             <font color = "green">==></font>      
                                                                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46043      assign evb_enq_way = m2_probe_valid ? m2_way : m2_mant_valid ? m2_way : m2_hit ? m2_way : m2_replace_way;
                                               <font color = "red">-1-</font>                      <font color = "green">-2-</font>               <font color = "green">-3-</font>      
                                               <font color = "red">==></font>                      <font color = "green">==></font>               <font color = "green">==></font>      
                                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44875          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
44876              m1_valid <= 1'b0;
           <font color = "green">        ==></font>
44877          end
44878          else begin
44879              m1_valid <= m0_valid;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44884          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
44885              m1_lsu_valid <= 1'b0;
           <font color = "green">        ==></font>
44886              m1_mant_valid <= 1'b0;
44887              m1_evt_valid <= 1'b0;
44888              m1_probe_valid <= 1'b0;
44889              m1_fil_valid <= 1'b0;
44890              m1_sb_valid <= 1'b0;
44891          end
44892          else begin
44893              m1_lsu_valid <= m0_lsu_grant;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44903          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
44904              m1_wbf_flush <= 1'b0;
           <font color = "green">        ==></font>
44905          end
44906          else begin
44907              m1_wbf_flush <= dcu_wbf_flush;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44912          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
44913              m1_evt_way <= 4'b0001;
           <font color = "green">        ==></font>
44914              m1_evt_exclusive <= 1'b0;
44915          end
44916          else if (evt_req_grant) begin
                    <font color = "green">-2-</font>  
44917              m1_evt_way <= evt_req_way;
           <font color = "green">        ==></font>
44918              m1_evt_exclusive <= evt_req_mesi[TAG_E];
44919          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44923          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
44924              m1_data_arb_grant <= {DATA_ARB_BITS{1'b0}};
           <font color = "green">        ==></font>
44925              m1_sb_read <= 1'b0;
44926              m1_sb_write <= 1'b0;
44927              m1_fil_payload <= 1'b0;
44928              m1_fil_last <= 1'b0;
44929              m1_fil_mesi <= 3'd0;
44930              m1_fil_fault <= 1'd0;
44931          end
44932          else if (m1_ctrl_en) begin
                    <font color = "green">-2-</font>  
44933              m1_data_arb_grant <= data_arb_grant;
           <font color = "green">        ==></font>
44934              m1_sb_read <= m0_sb_read;
44935              m1_sb_write <= m0_sb_write;
44936              m1_fil_payload <= fil_payload;
44937              m1_fil_last <= fil_last;
44938              m1_fil_mesi <= fil_mesi;
44939              m1_fil_fault <= fil_fault;
44940          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44944          if (m1_addr_en) begin
               <font color = "green">-1-</font>  
44945              m1_addr <= m0_addr;
           <font color = "green">        ==></font>
44946              m1_func <= m0_func;
44947              m1_id <= m0_id;
44948              m1_mant_way <= m0_mant_way;
44949          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45004          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
45005              m2_lsu_valid <= 1'b0;
           <font color = "green">        ==></font>
45006              m2_mant_valid <= 1'b0;
45007              m2_probe_valid <= 1'b0;
45008              m2_evt_valid <= 1'b0;
45009              m2_fil_valid <= 1'b0;
45010          end
45011          else begin
45012              m2_lsu_valid <= m1_lsu_valid;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45021          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
45022              m2_wbf_flush <= 1'b0;
           <font color = "green">        ==></font>
45023          end
45024          else begin
45025              m2_wbf_flush <= m1_wbf_flush;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45030          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
45031              m2_evt_way <= 4'b0001;
           <font color = "green">        ==></font>
45032              m2_evt_exclusive <= 1'd0;
45033          end
45034          else if (m1_evt_valid) begin
                    <font color = "green">-2-</font>  
45035              m2_evt_way <= m1_evt_way;
           <font color = "green">        ==></font>
45036              m2_evt_exclusive <= m1_evt_exclusive;
45037          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45041          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
45042              m2_fil_mesi <= 3'd0;
           <font color = "green">        ==></font>
45043              m2_fil_payload <= 1'd0;
45044              m2_fil_fault <= 1'd0;
45045              m2_fil_last <= 1'd0;
45046          end
45047          else if (m2_fil_en) begin
                    <font color = "green">-2-</font>  
45048              m2_fil_mesi <= m1_fil_mesi;
           <font color = "green">        ==></font>
45049              m2_fil_payload <= m1_fil_payload;
45050              m2_fil_fault <= m1_fil_fault;
45051              m2_fil_last <= m1_fil_last;
45052          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45056          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
45057              m2_mshr_hit <= 1'b0;
           <font color = "green">        ==></font>
45058              m2_mshr_hit_ptr <= {MSHR_DEPTH{1'b0}};
45059              m2_mshr_hit_way <= 4'd0;
45060              m2_mshr_hit_mesi <= 3'b0;
45061              m2_mshr_hit_changing <= 1'b0;
45062              m2_mshr_sameidx <= 1'b0;
45063              m2_mshr_sameidx_ptr <= {MSHR_DEPTH{1'b0}};
45064              m2_evb_hit_ptr <= {EVB_DEPTH{1'b0}};
45065              m2_evb_hit_speculative <= 1'b0;
45066              m2_evb_cft <= 4'b0;
45067          end
45068          else if (m2_addr_en) begin
                    <font color = "green">-2-</font>  
45069              m2_mshr_hit <= m1_mshr_hit;
           <font color = "green">        ==></font>
45070              m2_mshr_hit_ptr <= m1_mshr_hit_ptr;
45071              m2_mshr_hit_way <= m1_mshr_hit_way;
45072              m2_mshr_hit_changing <= m1_mshr_hit_changing;
45073              m2_mshr_hit_mesi <= m1_mshr_hit_mesi;
45074              m2_mshr_sameidx <= m1_mshr_sameidx;
45075              m2_mshr_sameidx_ptr <= m1_mshr_sameidx_ptr;
45076              m2_evb_hit_ptr <= m1_evb_hit_ptr;
45077              m2_evb_hit_speculative <= m1_evb_hit_speculative;
45078              m2_evb_cft <= m1_evb_cft;
45079          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45083          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
45084              m2_way <= 4'd0;
           <font color = "green">        ==></font>
45085          end
45086          else if (m2_addr_en) begin
                    <font color = "green">-2-</font>  
45087              m2_way <= m1_way;
           <font color = "green">        ==></font>
45088          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45092          if (m2_addr_en) begin
               <font color = "green">-1-</font>  
45093              m2_func <= m1_func;
           <font color = "green">        ==></font>
45094              m2_addr <= m1_addr;
45095              m2_id <= m1_id;
45096          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45100          if (m2_sb_en) begin
               <font color = "green">-1-</font>  
45101              m2_sb_hit <= m1_m2_sb_hit;
           <font color = "green">        ==></font>
45102              m2_sb_hit_ptr <= m1_m2_sb_hit_ptr;
45103              m2_sb_hit_line_ptr <= m1_m2_sb_hit_line_ptr;
45104              m2_sb_hit_beat_ptr <= m1_m2_sb_hit_beat_ptr;
45105          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45109          if (m2_sb_rdata_en) begin
               <font color = "green">-1-</font>  
45110              m2_sb_rdata <= m1_sb_rdata;
           <font color = "green">        ==></font>
45111              m2_sb_rdata_valid <= m1_sb_rdata_valid;
45112          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45116          if (m2_beat_data_en) begin
               <font color = "green">-1-</font>  
45117              m2_beat_data <= m2_beat_data_nx;
           <font color = "green">        ==></font>
45118          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45122          if (m2_beat_mask_en) begin
               <font color = "green">-1-</font>  
45123              m2_beat_mask <= m2_beat_mask_nx;
           <font color = "green">        ==></font>
45124          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45128          if (m2_tag_rdata_en) begin
               <font color = "green">-1-</font>  
45129              m2_tag0_codeword <= m1_tag0_codeword;
           <font color = "green">        ==></font>
45130              m2_tag1_codeword <= m1_tag1_codeword;
45131              m2_tag2_codeword <= m1_tag2_codeword;
45132              m2_tag3_codeword <= m1_tag3_codeword;
45133          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45137          if (m2_ram_rdata_en) begin
               <font color = "green">-1-</font>  
45138              m2_data0_codeword <= dcache_data0_rdata;
           <font color = "green">        ==></font>
45139              m2_data1_codeword <= dcache_data1_rdata;
45140              m2_data2_codeword <= dcache_data2_rdata;
45141              m2_data3_codeword <= dcache_data3_rdata;
45142              m2_ram_rdata_sel <= m1_ram_rdata_sel;
45143              m2_data0_mask <= m1_data0_mask;
45144              m2_data1_mask <= m1_data1_mask;
45145              m2_data2_mask <= m1_data2_mask;
45146              m2_data3_mask <= m1_data3_mask;
45147          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45833                  if (!dcu_reset_n) begin
                       <font color = "green">-1-</font>  
45834                      reg_linemask <= 64'b0;
           <font color = "green">                ==></font>
45835                      reg_linemask_full <= 1'b0;
45836                  end
45837                  else if (reg_linemask_en) begin
                            <font color = "red">-2-</font>  
45838                      reg_linemask <= reg_linemask_nx;
           <font color = "red">                ==></font>
45839                      reg_linemask_full <= reg_linemask_full_nx;
45840                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45991                  if (!dcu_reset_n) begin
                       <font color = "green">-1-</font>  
45992                      reg_dcu_event <= {7{1'b0}};
           <font color = "green">                ==></font>
45993                  end
45994                  else begin
45995                      reg_dcu_event <= reg_dcu_event_nx;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_16295">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_dcu_ctl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
