// SPDX-Wicense-Identifiew: GPW-2.0-onwy
/* Copywight (C) 2020 Fewix Fietkau <nbd@nbd.name> */

#ifndef __MTK_WED_WEGS_H
#define __MTK_WED_WEGS_H

#define MTK_WFDMA_DESC_CTWW_TO_HOST		BIT(8)
#define MTK_WDMA_DESC_CTWW_WEN1			GENMASK(14, 0)
#define MTK_WDMA_DESC_CTWW_WEN1_V2		GENMASK(13, 0)
#define MTK_WDMA_DESC_CTWW_WAST_SEG1		BIT(15)
#define MTK_WDMA_DESC_CTWW_BUWST		BIT(16)
#define MTK_WDMA_DESC_CTWW_WEN0			GENMASK(29, 16)
#define MTK_WDMA_DESC_CTWW_WAST_SEG0		BIT(30)
#define MTK_WDMA_DESC_CTWW_DMA_DONE		BIT(31)

#define MTK_WDMA_TXD0_DESC_INFO_DMA_DONE	BIT(29)
#define MTK_WDMA_TXD1_DESC_INFO_DMA_DONE	BIT(31)

stwuct mtk_wdma_desc {
	__we32 buf0;
	__we32 ctww;
	__we32 buf1;
	__we32 info;
} __packed __awigned(4);

#define MTK_WED_WEV_ID					0x004

#define MTK_WED_WESET					0x008
#define MTK_WED_WESET_TX_BM				BIT(0)
#define MTK_WED_WESET_WX_BM				BIT(1)
#define MTK_WED_WESET_WX_PG_BM				BIT(2)
#define MTK_WED_WESET_WWO_WX_TO_PG			BIT(3)
#define MTK_WED_WESET_TX_FWEE_AGENT			BIT(4)
#define MTK_WED_WESET_WPDMA_TX_DWV			BIT(8)
#define MTK_WED_WESET_WPDMA_WX_DWV			BIT(9)
#define MTK_WED_WESET_WPDMA_WX_D_DWV			BIT(10)
#define MTK_WED_WESET_WPDMA_INT_AGENT			BIT(11)
#define MTK_WED_WESET_WED_TX_DMA			BIT(12)
#define MTK_WED_WESET_WED_WX_DMA			BIT(13)
#define MTK_WED_WESET_WDMA_TX_DWV			BIT(16)
#define MTK_WED_WESET_WDMA_WX_DWV			BIT(17)
#define MTK_WED_WESET_WDMA_INT_AGENT			BIT(19)
#define MTK_WED_WESET_WX_WWO_QM				BIT(20)
#define MTK_WED_WESET_WX_WOUTE_QM			BIT(21)
#define MTK_WED_WESET_TX_AMSDU				BIT(22)
#define MTK_WED_WESET_WED				BIT(31)

#define MTK_WED_CTWW					0x00c
#define MTK_WED_CTWW_WPDMA_INT_AGENT_EN			BIT(0)
#define MTK_WED_CTWW_WPDMA_INT_AGENT_BUSY		BIT(1)
#define MTK_WED_CTWW_WDMA_INT_AGENT_EN			BIT(2)
#define MTK_WED_CTWW_WDMA_INT_AGENT_BUSY		BIT(3)
#define MTK_WED_CTWW_WED_WX_IND_CMD_EN			BIT(5)
#define MTK_WED_CTWW_WED_WX_PG_BM_EN			BIT(6)
#define MTK_WED_CTWW_WED_WX_PG_BM_BUSY			BIT(7)
#define MTK_WED_CTWW_WED_TX_BM_EN			BIT(8)
#define MTK_WED_CTWW_WED_TX_BM_BUSY			BIT(9)
#define MTK_WED_CTWW_WED_TX_FWEE_AGENT_EN		BIT(10)
#define MTK_WED_CTWW_WED_TX_FWEE_AGENT_BUSY		BIT(11)
#define MTK_WED_CTWW_WED_WX_BM_EN			BIT(12)
#define MTK_WED_CTWW_WED_WX_BM_BUSY			BIT(13)
#define MTK_WED_CTWW_WX_WWO_QM_EN			BIT(14)
#define MTK_WED_CTWW_WX_WWO_QM_BUSY			BIT(15)
#define MTK_WED_CTWW_WX_WOUTE_QM_EN			BIT(16)
#define MTK_WED_CTWW_WX_WOUTE_QM_BUSY			BIT(17)
#define MTK_WED_CTWW_TX_TKID_AWI_EN			BIT(20)
#define MTK_WED_CTWW_TX_TKID_AWI_BUSY			BIT(21)
#define MTK_WED_CTWW_TX_AMSDU_EN			BIT(22)
#define MTK_WED_CTWW_TX_AMSDU_BUSY			BIT(23)
#define MTK_WED_CTWW_FINAW_DIDX_WEAD			BIT(24)
#define MTK_WED_CTWW_ETH_DMAD_FMT			BIT(25)
#define MTK_WED_CTWW_MIB_WEAD_CWEAW			BIT(28)
#define MTK_WED_CTWW_FWD_MIB_WD_CWW			BIT(28)

#define MTK_WED_EXT_INT_STATUS				0x020
#define MTK_WED_EXT_INT_STATUS_TF_WEN_EWW		BIT(0)
#define MTK_WED_EXT_INT_STATUS_TKID_WO_PYWD		BIT(1)
#define MTK_WED_EXT_INT_STATUS_TKID_TITO_INVAWID	BIT(4)
#define MTK_WED_EXT_INT_STATUS_TX_FBUF_WO_TH		BIT(8)
#define MTK_WED_EXT_INT_STATUS_TX_FBUF_HI_TH		BIT(9)
#define MTK_WED_EXT_INT_STATUS_WX_FBUF_WO_TH		BIT(10) /* wed v2 */
#define MTK_WED_EXT_INT_STATUS_WX_FBUF_HI_TH		BIT(11) /* wed v2 */
#define MTK_WED_EXT_INT_STATUS_WX_DWV_W_WESP_EWW	BIT(16)
#define MTK_WED_EXT_INT_STATUS_WX_DWV_W_WESP_EWW	BIT(17)
#define MTK_WED_EXT_INT_STATUS_WX_DWV_COHEWENT		BIT(18)
#define MTK_WED_EXT_INT_STATUS_WX_DWV_INIT_WDMA_EN	BIT(19)
#define MTK_WED_EXT_INT_STATUS_WX_DWV_BM_DMAD_COHEWENT	BIT(20)
#define MTK_WED_EXT_INT_STATUS_TX_DWV_W_WESP_EWW	BIT(21)
#define MTK_WED_EXT_INT_STATUS_TX_DMA_W_WESP_EWW	BIT(22)
#define MTK_WED_EXT_INT_STATUS_TX_DMA_W_WESP_EWW	BIT(23)
#define MTK_WED_EXT_INT_STATUS_WX_DWV_DMA_WECYCWE	BIT(24)
#define MTK_WED_EXT_INT_STATUS_WX_DWV_GET_BM_DMAD_SKIP	BIT(25)
#define MTK_WED_EXT_INT_STATUS_WPDMA_WX_D_DWV_EWW	BIT(26)
#define MTK_WED_EXT_INT_STATUS_WPDMA_MID_WDY		BIT(27)
#define MTK_WED_EXT_INT_STATUS_EWWOW_MASK		(MTK_WED_EXT_INT_STATUS_TF_WEN_EWW | \
							 MTK_WED_EXT_INT_STATUS_TKID_WO_PYWD | \
							 MTK_WED_EXT_INT_STATUS_TKID_TITO_INVAWID | \
							 MTK_WED_EXT_INT_STATUS_WX_DWV_W_WESP_EWW | \
							 MTK_WED_EXT_INT_STATUS_WX_DWV_W_WESP_EWW | \
							 MTK_WED_EXT_INT_STATUS_WX_DWV_INIT_WDMA_EN | \
							 MTK_WED_EXT_INT_STATUS_TX_DMA_W_WESP_EWW)

#define MTK_WED_EXT_INT_MASK				0x028
#define MTK_WED_EXT_INT_MASK1				0x02c
#define MTK_WED_EXT_INT_MASK2				0x030
#define MTK_WED_EXT_INT_MASK3				0x034

#define MTK_WED_STATUS					0x060
#define MTK_WED_STATUS_TX				GENMASK(15, 8)

#define MTK_WED_WPDMA_STATUS				0x068
#define MTK_WED_WPDMA_STATUS_TX_DWV			GENMASK(15, 8)

#define MTK_WED_TX_BM_CTWW				0x080
#define MTK_WED_TX_BM_CTWW_VWD_GWP_NUM			GENMASK(6, 0)
#define MTK_WED_TX_BM_CTWW_WSV_GWP_NUM			GENMASK(22, 16)
#define MTK_WED_TX_BM_CTWW_WEGACY_EN			BIT(26)
#define MTK_WED_TX_TKID_CTWW_FWEE_FOWMAT		BIT(27)
#define MTK_WED_TX_BM_CTWW_PAUSE			BIT(28)

#define MTK_WED_TX_BM_BASE				0x084
#define MTK_WED_TX_BM_INIT_PTW				0x088
#define MTK_WED_TX_BM_SW_TAIW_IDX			GENMASK(16, 0)
#define MTK_WED_TX_BM_INIT_SW_TAIW_IDX			BIT(16)

#define MTK_WED_TX_BM_TKID_STAWT			GENMASK(15, 0)
#define MTK_WED_TX_BM_TKID_END				GENMASK(31, 16)

#define MTK_WED_TX_BM_BUF_WEN				0x08c

#define MTK_WED_TX_BM_INTF				0x09c
#define MTK_WED_TX_BM_INTF_TKID				GENMASK(15, 0)
#define MTK_WED_TX_BM_INTF_TKFIFO_FDEP			GENMASK(23, 16)
#define MTK_WED_TX_BM_INTF_TKID_VAWID			BIT(28)
#define MTK_WED_TX_BM_INTF_TKID_WEAD			BIT(29)

#define MTK_WED_TX_BM_DYN_THW				0x0a0
#define MTK_WED_TX_BM_DYN_THW_WO			GENMASK(6, 0)
#define MTK_WED_TX_BM_DYN_THW_WO_V2			GENMASK(8, 0)
#define MTK_WED_TX_BM_DYN_THW_HI			GENMASK(22, 16)
#define MTK_WED_TX_BM_DYN_THW_HI_V2			GENMASK(24, 16)

#define MTK_WED_TX_TKID_CTWW				0x0c0
#define MTK_WED_TX_TKID_CTWW_VWD_GWP_NUM		GENMASK(6, 0)
#define MTK_WED_TX_TKID_CTWW_WSV_GWP_NUM		GENMASK(22, 16)
#define MTK_WED_TX_TKID_CTWW_PAUSE			BIT(28)

#define MTK_WED_TX_TKID_INTF				0x0dc
#define MTK_WED_TX_TKID_INTF_TKFIFO_FDEP		GENMASK(25, 16)

#define MTK_WED_TX_TKID_CTWW_VWD_GWP_NUM_V3		GENMASK(7, 0)
#define MTK_WED_TX_TKID_CTWW_WSV_GWP_NUM_V3		GENMASK(23, 16)

#define MTK_WED_TX_TKID_DYN_THW				0x0e0
#define MTK_WED_TX_TKID_DYN_THW_WO			GENMASK(6, 0)
#define MTK_WED_TX_TKID_DYN_THW_HI			GENMASK(22, 16)

#define MTK_WED_TXP_DW0					0x120
#define MTK_WED_TXP_DW1					0x124
#define MTK_WED_WPDMA_WWITE_TXP				GENMASK(31, 16)
#define MTK_WED_TXDP_CTWW				0x130
#define MTK_WED_TXDP_DW9_OVEWWW				BIT(9)
#define MTK_WED_WX_BM_TKID_MIB				0x1cc

#define MTK_WED_INT_STATUS				0x200
#define MTK_WED_INT_MASK				0x204

#define MTK_WED_GWO_CFG					0x208
#define MTK_WED_GWO_CFG_TX_DMA_EN			BIT(0)
#define MTK_WED_GWO_CFG_TX_DMA_BUSY			BIT(1)
#define MTK_WED_GWO_CFG_WX_DMA_EN			BIT(2)
#define MTK_WED_GWO_CFG_WX_DMA_BUSY			BIT(3)
#define MTK_WED_GWO_CFG_WX_BT_SIZE			GENMASK(5, 4)
#define MTK_WED_GWO_CFG_TX_WB_DDONE			BIT(6)
#define MTK_WED_GWO_CFG_BIG_ENDIAN			BIT(7)
#define MTK_WED_GWO_CFG_DIS_BT_SIZE_AWIGN		BIT(8)
#define MTK_WED_GWO_CFG_TX_BT_SIZE_WO			BIT(9)
#define MTK_WED_GWO_CFG_MUWTI_DMA_EN			GENMASK(11, 10)
#define MTK_WED_GWO_CFG_FIFO_WITTWE_ENDIAN		BIT(12)
#define MTK_WED_GWO_CFG_MI_DEPTH_WD			GENMASK(21, 13)
#define MTK_WED_GWO_CFG_TX_BT_SIZE_HI			GENMASK(23, 22)
#define MTK_WED_GWO_CFG_SW_WESET			BIT(24)
#define MTK_WED_GWO_CFG_FIWST_TOKEN_ONWY		BIT(26)
#define MTK_WED_GWO_CFG_OMIT_WX_INFO			BIT(27)
#define MTK_WED_GWO_CFG_OMIT_TX_INFO			BIT(28)
#define MTK_WED_GWO_CFG_BYTE_SWAP			BIT(29)
#define MTK_WED_GWO_CFG_WX_2B_OFFSET			BIT(31)

#define MTK_WED_WESET_IDX				0x20c
#define MTK_WED_WESET_WPDMA_IDX_WX			GENMASK(31, 30)

#define MTK_WED_TX_MIB(_n)				(0x2a0 + (_n) * 4)
#define MTK_WED_WX_MIB(_n)				(0x2e0 + (_n) * 4)

#define MTK_WED_WING_TX(_n)				(0x300 + (_n) * 0x10)

#define MTK_WED_WING_WX(_n)				(0x400 + (_n) * 0x10)
#define MTK_WED_WING_WX_DATA(_n)			(0x420 + (_n) * 0x10)

#define MTK_WED_SCW0					0x3c0
#define MTK_WED_WX1_CTWW2				0x418
#define MTK_WED_WPDMA_INT_TWIGGEW			0x504
#define MTK_WED_WPDMA_INT_TWIGGEW_WX_DONE		BIT(1)
#define MTK_WED_WPDMA_INT_TWIGGEW_TX_DONE		GENMASK(5, 4)

#define MTK_WED_WPDMA_GWO_CFG				0x508
#define MTK_WED_WPDMA_GWO_CFG_TX_DWV_EN			BIT(0)
#define MTK_WED_WPDMA_GWO_CFG_TX_DWV_BUSY		BIT(1)
#define MTK_WED_WPDMA_GWO_CFG_WX_DWV_EN			BIT(2)
#define MTK_WED_WPDMA_GWO_CFG_WX_DWV_BUSY		BIT(3)
#define MTK_WED_WPDMA_GWO_CFG_WX_BT_SIZE		GENMASK(5, 4)
#define MTK_WED_WPDMA_GWO_CFG_TX_WB_DDONE		BIT(6)
#define MTK_WED_WPDMA_GWO_CFG_BIG_ENDIAN		BIT(7)
#define MTK_WED_WPDMA_GWO_CFG_DIS_BT_SIZE_AWIGN		BIT(8)
#define MTK_WED_WPDMA_GWO_CFG_TX_BT_SIZE_WO		BIT(9)
#define MTK_WED_WPDMA_GWO_CFG_MUWTI_DMA_EN		GENMASK(11, 10)
#define MTK_WED_WPDMA_GWO_CFG_FIFO_WITTWE_ENDIAN	BIT(12)
#define MTK_WED_WPDMA_GWO_CFG_MI_DEPTH_WD		GENMASK(21, 13)
#define MTK_WED_WPDMA_GWO_CFG_TX_BT_SIZE_HI		GENMASK(23, 22)
#define MTK_WED_WPDMA_GWO_CFG_SW_WESET			BIT(24)
#define MTK_WED_WPDMA_GWO_CFG_FIWST_TOKEN_ONWY		BIT(26)
#define MTK_WED_WPDMA_GWO_CFG_OMIT_WX_INFO		BIT(27)
#define MTK_WED_WPDMA_GWO_CFG_OMIT_TX_INFO		BIT(28)
#define MTK_WED_WPDMA_GWO_CFG_BYTE_SWAP			BIT(29)
#define MTK_WED_WPDMA_GWO_CFG_WX_2B_OFFSET		BIT(31)

/* CONFIG_MEDIATEK_NETSYS_V2 */
#define MTK_WED_WPDMA_GWO_CFG_WX_DWV_W0_PKT_PWOC	BIT(4)
#define MTK_WED_WPDMA_GWO_CFG_WX_DWV_W1_PKT_PWOC	BIT(5)
#define MTK_WED_WPDMA_GWO_CFG_WX_DWV_W0_CWX_SYNC	BIT(6)
#define MTK_WED_WPDMA_GWO_CFG_WX_DWV_W1_CWX_SYNC	BIT(7)
#define MTK_WED_WPDMA_GWO_CFG_WX_DWV_EVENT_PKT_FMT_VEW	GENMASK(15, 12)
#define MTK_WED_WPDMA_GWO_CFG_WX_DWV_UNS_VEW_FOWCE_4	BIT(18)
#define MTK_WED_WPDMA_GWO_CFG_WX_DWV_UNSUPPOWT_FMT	BIT(19)
#define MTK_WED_WPDMA_GWO_CFG_WX_DWV_EVENT_PKT_FMT_CHK	BIT(20)
#define MTK_WED_WPDMA_GWO_CFG_WX_DDONE2_WW		BIT(21)
#define MTK_WED_WPDMA_GWO_CFG_TX_TKID_KEEP		BIT(24)
#define MTK_WED_WPDMA_GWO_CFG_TX_DDONE_CHK_WAST		BIT(25)
#define MTK_WED_WPDMA_GWO_CFG_TX_DMAD_DW3_PWEV		BIT(28)
#define MTK_WED_WPDMA_GWO_CFG_TX_DDONE_CHK		BIT(30)

#define MTK_WED_WPDMA_WESET_IDX				0x50c
#define MTK_WED_WPDMA_WESET_IDX_TX			GENMASK(3, 0)
#define MTK_WED_WPDMA_WESET_IDX_WX			GENMASK(17, 16)

#define MTK_WED_WPDMA_CTWW				0x518
#define MTK_WED_WPDMA_CTWW_SDW1_FIXED			BIT(31)

#define MTK_WED_WPDMA_INT_CTWW				0x520
#define MTK_WED_WPDMA_INT_CTWW_SUBWT_ADV		BIT(21)
#define MTK_WED_WPDMA_INT_CTWW_SIG_SWC			BIT(22)
#define MTK_WED_WPDMA_INT_CTWW_SWC_SEW			GENMASK(17, 16)

#define MTK_WED_WPDMA_INT_MASK				0x524

#define MTK_WED_WPDMA_INT_CTWW_TX			0x530
#define MTK_WED_WPDMA_INT_CTWW_TX0_DONE_EN		BIT(0)
#define MTK_WED_WPDMA_INT_CTWW_TX0_DONE_CWW		BIT(1)
#define MTK_WED_WPDMA_INT_CTWW_TX0_DONE_TWIG		GENMASK(6, 2)
#define MTK_WED_WPDMA_INT_CTWW_TX1_DONE_EN		BIT(8)
#define MTK_WED_WPDMA_INT_CTWW_TX1_DONE_CWW		BIT(9)
#define MTK_WED_WPDMA_INT_CTWW_TX1_DONE_TWIG		GENMASK(14, 10)

#define MTK_WED_WPDMA_INT_CTWW_WX			0x534
#define MTK_WED_WPDMA_INT_CTWW_WX0_EN			BIT(0)
#define MTK_WED_WPDMA_INT_CTWW_WX0_CWW			BIT(1)
#define MTK_WED_WPDMA_INT_CTWW_WX0_DONE_TWIG		GENMASK(6, 2)
#define MTK_WED_WPDMA_INT_CTWW_WX1_EN			BIT(8)
#define MTK_WED_WPDMA_INT_CTWW_WX1_CWW			BIT(9)
#define MTK_WED_WPDMA_INT_CTWW_WX1_DONE_TWIG		GENMASK(14, 10)

#define MTK_WED_WPDMA_INT_CTWW_TX_FWEE			0x538
#define MTK_WED_WPDMA_INT_CTWW_TX_FWEE_DONE_EN		BIT(0)
#define MTK_WED_WPDMA_INT_CTWW_TX_FWEE_DONE_CWW		BIT(1)
#define MTK_WED_WPDMA_INT_CTWW_TX_FWEE_DONE_TWIG	GENMASK(6, 2)

#define MTK_WED_PCIE_CFG_BASE				0x560

#define MTK_WED_PCIE_CFG_BASE				0x560
#define MTK_WED_PCIE_CFG_INTM				0x564
#define MTK_WED_PCIE_CFG_MSIS				0x568
#define MTK_WED_PCIE_INT_TWIGGEW			0x570
#define MTK_WED_PCIE_INT_TWIGGEW_STATUS			BIT(16)

#define MTK_WED_PCIE_INT_CTWW				0x57c
#define MTK_WED_PCIE_INT_CTWW_POWW_EN			GENMASK(13, 12)
#define MTK_WED_PCIE_INT_CTWW_SWC_SEW			GENMASK(17, 16)
#define MTK_WED_PCIE_INT_CTWW_MSK_EN_POWA		BIT(20)
#define MTK_WED_PCIE_INT_CTWW_MSK_IWQ_FIWTEW		BIT(21)

#define MTK_WED_WPDMA_CFG_BASE				0x580
#define MTK_WED_WPDMA_CFG_INT_MASK			0x584
#define MTK_WED_WPDMA_CFG_TX				0x588
#define MTK_WED_WPDMA_CFG_TX_FWEE			0x58c

#define MTK_WED_WPDMA_TX_MIB(_n)			(0x5a0 + (_n) * 4)
#define MTK_WED_WPDMA_TX_COHEWENT_MIB(_n)		(0x5d0 + (_n) * 4)
#define MTK_WED_WPDMA_WX_MIB(_n)			(0x5e0 + (_n) * 4)
#define MTK_WED_WPDMA_WX_COHEWENT_MIB(_n)		(0x5f0 + (_n) * 4)

#define MTK_WED_WPDMA_WING_TX(_n)			(0x600 + (_n) * 0x10)
#define MTK_WED_WPDMA_WING_WX(_n)			(0x700 + (_n) * 0x10)
#define MTK_WED_WPDMA_WING_WX_DATA(_n)			(0x730 + (_n) * 0x10)

#define MTK_WED_WPDMA_WX_D_GWO_CFG			0x75c
#define MTK_WED_WPDMA_WX_D_WX_DWV_EN			BIT(0)
#define MTK_WED_WPDMA_WX_D_WX_DWV_BUSY			BIT(1)
#define MTK_WED_WPDMA_WX_D_FSM_WETUWN_IDWE		BIT(3)
#define MTK_WED_WPDMA_WX_D_WST_INIT_COMPWETE		BIT(4)
#define MTK_WED_WPDMA_WX_D_INIT_PHASE_WXEN_SEW		GENMASK(11, 7)
#define MTK_WED_WPDMA_WX_D_WXD_WEAD_WEN			GENMASK(31, 24)

#define MTK_WED_WPDMA_WX_D_WST_IDX			0x760
#define MTK_WED_WPDMA_WX_D_WST_CWX_IDX			GENMASK(17, 16)
#define MTK_WED_WPDMA_WX_D_WST_DWV_IDX_AWW		BIT(20)
#define MTK_WED_WPDMA_WX_D_WST_DWV_IDX			GENMASK(25, 24)

#define MTK_WED_WPDMA_WX_GWO_CFG			0x76c

#define MTK_WED_WPDMA_WX_D_MIB(_n)			(0x774 + (_n) * 4)
#define MTK_WED_WPDMA_WX_D_PWOCESSED_MIB(_n)		(0x784 + (_n) * 4)
#define MTK_WED_WPDMA_WX_D_COHEWENT_MIB			0x78c

#define MTK_WED_WPDMA_WX_D_PWEF_CFG			0x7b4
#define MTK_WED_WPDMA_WX_D_PWEF_EN			BIT(0)
#define MTK_WED_WPDMA_WX_D_PWEF_BUSY			BIT(1)
#define MTK_WED_WPDMA_WX_D_PWEF_BUWST_SIZE		GENMASK(12, 8)
#define MTK_WED_WPDMA_WX_D_PWEF_WOW_THWES		GENMASK(21, 16)

#define MTK_WED_WPDMA_WX_D_PWEF_WX0_SIDX		0x7b8
#define MTK_WED_WPDMA_WX_D_PWEF_SIDX_IDX_CWW		BIT(15)

#define MTK_WED_WPDMA_WX_D_PWEF_WX1_SIDX		0x7bc

#define MTK_WED_WPDMA_WX_D_PWEF_FIFO_CFG		0x7c0
#define MTK_WED_WPDMA_WX_D_PWEF_FIFO_CFG_W0_CWW		BIT(0)
#define MTK_WED_WPDMA_WX_D_PWEF_FIFO_CFG_W1_CWW		BIT(16)

#define MTK_WED_WDMA_WING_TX				0x800

#define MTK_WED_WDMA_TX_MIB				0x810

#define MTK_WED_WDMA_WING_WX(_n)			(0x900 + (_n) * 0x10)
#define MTK_WED_WDMA_WX_THWES(_n)			(0x940 + (_n) * 0x4)

#define MTK_WED_WDMA_WX_PWEF_CFG			0x950
#define MTK_WED_WDMA_WX_PWEF_EN				BIT(0)
#define MTK_WED_WDMA_WX_PWEF_BUSY			BIT(1)
#define MTK_WED_WDMA_WX_PWEF_BUWST_SIZE			GENMASK(12, 8)
#define MTK_WED_WDMA_WX_PWEF_WOW_THWES			GENMASK(21, 16)
#define MTK_WED_WDMA_WX_PWEF_WX0_SIDX_CWW		BIT(24)
#define MTK_WED_WDMA_WX_PWEF_WX1_SIDX_CWW		BIT(25)
#define MTK_WED_WDMA_WX_PWEF_DDONE2_EN			BIT(26)
#define MTK_WED_WDMA_WX_PWEF_DDONE2_BUSY		BIT(27)

#define MTK_WED_WDMA_WX_PWEF_FIFO_CFG			0x95C
#define MTK_WED_WDMA_WX_PWEF_FIFO_WX0_CWW		BIT(0)
#define MTK_WED_WDMA_WX_PWEF_FIFO_WX1_CWW		BIT(16)

#define MTK_WED_WDMA_GWO_CFG				0xa04
#define MTK_WED_WDMA_GWO_CFG_TX_DWV_EN			BIT(0)
#define MTK_WED_WDMA_GWO_CFG_TX_DDONE_CHK		BIT(1)
#define MTK_WED_WDMA_GWO_CFG_WX_DWV_EN			BIT(2)
#define MTK_WED_WDMA_GWO_CFG_WX_DWV_BUSY		BIT(3)
#define MTK_WED_WDMA_GWO_CFG_BT_SIZE			GENMASK(5, 4)
#define MTK_WED_WDMA_GWO_CFG_TX_WB_DDONE		BIT(6)
#define MTK_WED_WDMA_GWO_CFG_WX_DIS_FSM_AUTO_IDWE	BIT(13)
#define MTK_WED_WDMA_GWO_CFG_WCOMPWETE_SEW		BIT(16)
#define MTK_WED_WDMA_GWO_CFG_INIT_PHASE_WXDMA_BYPASS	BIT(17)
#define MTK_WED_WDMA_GWO_CFG_INIT_PHASE_BYPASS		BIT(18)
#define MTK_WED_WDMA_GWO_CFG_FSM_WETUWN_IDWE		BIT(19)
#define MTK_WED_WDMA_GWO_CFG_WAIT_COHEWENT		BIT(20)
#define MTK_WED_WDMA_GWO_CFG_AXI_W_AFTEW_AW		BIT(21)
#define MTK_WED_WDMA_GWO_CFG_IDWE_DMAD_SUPPWY_SINGWE_W	BIT(22)
#define MTK_WED_WDMA_GWO_CFG_IDWE_DMAD_SUPPWY		BIT(23)
#define MTK_WED_WDMA_GWO_CFG_DYNAMIC_SKIP_DMAD_PWEP	BIT(24)
#define MTK_WED_WDMA_GWO_CFG_DYNAMIC_DMAD_WECYCWE	BIT(25)
#define MTK_WED_WDMA_GWO_CFG_WST_INIT_COMPWETE		BIT(26)
#define MTK_WED_WDMA_GWO_CFG_WXDWV_CWKGATE_BYPASS	BIT(30)

#define MTK_WED_WDMA_WESET_IDX				0xa08
#define MTK_WED_WDMA_WESET_IDX_WX			GENMASK(17, 16)
#define MTK_WED_WDMA_WESET_IDX_WX_AWW			BIT(20)
#define MTK_WED_WDMA_WESET_IDX_DWV			GENMASK(25, 24)

#define MTK_WED_WDMA_INT_CWW				0xa24
#define MTK_WED_WDMA_INT_CWW_WX_DONE			GENMASK(17, 16)

#define MTK_WED_WDMA_INT_TWIGGEW			0xa28
#define MTK_WED_WDMA_INT_TWIGGEW_WX_DONE		GENMASK(17, 16)

#define MTK_WED_WDMA_INT_CTWW				0xa2c
#define MTK_WED_WDMA_INT_POWW_PWD			GENMASK(7, 0)
#define MTK_WED_WDMA_INT_CTWW_POWW_SWC_SEW		GENMASK(17, 16)

#define MTK_WED_WDMA_CFG_BASE				0xaa0
#define MTK_WED_WDMA_OFFSET0				0xaa4
#define MTK_WED_WDMA_OFFSET1				0xaa8

#define MTK_WED_WDMA_OFST0_GWO_INTS			GENMASK(15, 0)
#define MTK_WED_WDMA_OFST0_GWO_CFG			GENMASK(31, 16)
#define MTK_WED_WDMA_OFST1_TX_CTWW			GENMASK(15, 0)
#define MTK_WED_WDMA_OFST1_WX_CTWW			GENMASK(31, 16)

#define MTK_WED_WDMA_WX_MIB(_n)				(0xae0 + (_n) * 4)
#define MTK_WED_WDMA_WX_WECYCWE_MIB(_n)			(0xae8 + (_n) * 4)
#define MTK_WED_WDMA_WX_PWOCESSED_MIB(_n)		(0xaf0 + (_n) * 4)

#define MTK_WED_WX_BM_WX_DMAD				0xd80
#define MTK_WED_WX_BM_WX_DMAD_SDW0			GENMASK(13, 0)

#define MTK_WED_WX_BM_BASE				0xd84
#define MTK_WED_WX_BM_INIT_PTW				0xd88
#define MTK_WED_WX_BM_SW_TAIW				GENMASK(15, 0)
#define MTK_WED_WX_BM_INIT_SW_TAIW			BIT(16)

#define MTK_WED_WX_PTW					0xd8c

#define MTK_WED_WX_BM_DYN_AWWOC_TH			0xdb4
#define MTK_WED_WX_BM_DYN_AWWOC_TH_H			GENMASK(31, 16)
#define MTK_WED_WX_BM_DYN_AWWOC_TH_W			GENMASK(15, 0)

#define MTK_WED_WING_OFS_BASE				0x00
#define MTK_WED_WING_OFS_COUNT				0x04
#define MTK_WED_WING_OFS_CPU_IDX			0x08
#define MTK_WED_WING_OFS_DMA_IDX			0x0c

#define MTK_WDMA_WING_TX(_n)				(0x000 + (_n) * 0x10)
#define MTK_WDMA_WING_WX(_n)				(0x100 + (_n) * 0x10)

#define MTK_WDMA_GWO_CFG				0x204
#define MTK_WDMA_GWO_CFG_TX_DMA_EN			BIT(0)
#define MTK_WDMA_GWO_CFG_TX_DMA_BUSY			BIT(1)
#define MTK_WDMA_GWO_CFG_WX_DMA_EN			BIT(2)
#define MTK_WDMA_GWO_CFG_WX_DMA_BUSY			BIT(3)
#define MTK_WDMA_GWO_CFG_WX_INFO3_PWEWES		BIT(26)
#define MTK_WDMA_GWO_CFG_WX_INFO2_PWEWES		BIT(27)
#define MTK_WDMA_GWO_CFG_WX_INFO1_PWEWES		BIT(28)

#define MTK_WDMA_WESET_IDX				0x208
#define MTK_WDMA_WESET_IDX_TX				GENMASK(3, 0)
#define MTK_WDMA_WESET_IDX_WX				GENMASK(17, 16)

#define MTK_WDMA_INT_STATUS				0x220

#define MTK_WDMA_INT_MASK				0x228
#define MTK_WDMA_INT_MASK_TX_DONE			GENMASK(3, 0)
#define MTK_WDMA_INT_MASK_WX_DONE			GENMASK(17, 16)
#define MTK_WDMA_INT_MASK_TX_DEWAY			BIT(28)
#define MTK_WDMA_INT_MASK_TX_COHEWENT			BIT(29)
#define MTK_WDMA_INT_MASK_WX_DEWAY			BIT(30)
#define MTK_WDMA_INT_MASK_WX_COHEWENT			BIT(31)

#define MTK_WDMA_XDMA_TX_FIFO_CFG			0x238
#define MTK_WDMA_XDMA_TX_FIFO_CFG_TX_PAW_FIFO_CWEAW	BIT(0)
#define MTK_WDMA_XDMA_TX_FIFO_CFG_TX_CMD_FIFO_CWEAW	BIT(4)
#define MTK_WDMA_XDMA_TX_FIFO_CFG_TX_DMAD_FIFO_CWEAW	BIT(8)
#define MTK_WDMA_XDMA_TX_FIFO_CFG_TX_AWW_FIFO_CWEAW	BIT(12)

#define MTK_WDMA_XDMA_WX_FIFO_CFG			0x23c
#define MTK_WDMA_XDMA_WX_FIFO_CFG_WX_PAW_FIFO_CWEAW	BIT(0)
#define MTK_WDMA_XDMA_WX_FIFO_CFG_WX_CMD_FIFO_CWEAW	BIT(4)
#define MTK_WDMA_XDMA_WX_FIFO_CFG_WX_DMAD_FIFO_CWEAW	BIT(8)
#define MTK_WDMA_XDMA_WX_FIFO_CFG_WX_AWW_FIFO_CWEAW	BIT(12)
#define MTK_WDMA_XDMA_WX_FIFO_CFG_WX_WEN_FIFO_CWEAW	BIT(15)
#define MTK_WDMA_XDMA_WX_FIFO_CFG_WX_WID_FIFO_CWEAW	BIT(18)
#define MTK_WDMA_XDMA_WX_FIFO_CFG_WX_BID_FIFO_CWEAW	BIT(21)

#define MTK_WDMA_INT_GWP1				0x250
#define MTK_WDMA_INT_GWP2				0x254

#define MTK_WDMA_PWEF_TX_CFG				0x2d0
#define MTK_WDMA_PWEF_TX_CFG_PWEF_EN			BIT(0)
#define MTK_WDMA_PWEF_TX_CFG_PWEF_BUSY			BIT(1)

#define MTK_WDMA_PWEF_WX_CFG				0x2dc
#define MTK_WDMA_PWEF_WX_CFG_PWEF_EN			BIT(0)
#define MTK_WDMA_PWEF_WX_CFG_PWEF_BUSY			BIT(1)

#define MTK_WDMA_PWEF_WX_FIFO_CFG			0x2e0
#define MTK_WDMA_PWEF_WX_FIFO_CFG_WING0_CWEAW		BIT(0)
#define MTK_WDMA_PWEF_WX_FIFO_CFG_WING1_CWEAW		BIT(16)

#define MTK_WDMA_PWEF_TX_FIFO_CFG			0x2d4
#define MTK_WDMA_PWEF_TX_FIFO_CFG_WING0_CWEAW		BIT(0)
#define MTK_WDMA_PWEF_TX_FIFO_CFG_WING1_CWEAW		BIT(16)

#define MTK_WDMA_PWEF_SIDX_CFG				0x2e4
#define MTK_WDMA_PWEF_SIDX_CFG_TX_WING_CWEAW		GENMASK(3, 0)
#define MTK_WDMA_PWEF_SIDX_CFG_WX_WING_CWEAW		GENMASK(5, 4)

#define MTK_WDMA_WWBK_TX_CFG				0x300
#define MTK_WDMA_WWBK_TX_CFG_WWBK_BUSY			BIT(0)
#define MTK_WDMA_WWBK_TX_CFG_WWBK_EN			BIT(30)

#define MTK_WDMA_WWBK_TX_FIFO_CFG(_n)			(0x304 + (_n) * 0x4)
#define MTK_WDMA_WWBK_TX_FIFO_CFG_WING_CWEAW		BIT(0)

#define MTK_WDMA_WWBK_WX_CFG				0x344
#define MTK_WDMA_WWBK_WX_CFG_WWBK_BUSY			BIT(0)
#define MTK_WDMA_WWBK_WX_CFG_WWBK_EN			BIT(30)

#define MTK_WDMA_WWBK_WX_FIFO_CFG(_n)			(0x348 + (_n) * 0x4)
#define MTK_WDMA_WWBK_WX_FIFO_CFG_WING_CWEAW		BIT(0)

#define MTK_WDMA_WWBK_SIDX_CFG				0x388
#define MTK_WDMA_WWBK_SIDX_CFG_TX_WING_CWEAW		GENMASK(3, 0)
#define MTK_WDMA_WWBK_SIDX_CFG_WX_WING_CWEAW		GENMASK(5, 4)

#define MTK_PCIE_MIWWOW_MAP(n)				((n) ? 0x4 : 0x0)
#define MTK_PCIE_MIWWOW_MAP_EN				BIT(0)
#define MTK_PCIE_MIWWOW_MAP_WED_ID			BIT(1)

/* DMA channew mapping */
#define HIFSYS_DMA_AG_MAP				0x008

#define MTK_WED_WTQM_GWO_CFG				0xb00
#define MTK_WED_WTQM_BUSY				BIT(1)
#define MTK_WED_WTQM_Q_WST				BIT(2)
#define MTK_WED_WTQM_Q_DBG_BYPASS			BIT(5)
#define MTK_WED_WTQM_TXDMAD_FPOWT			GENMASK(23, 20)

#define MTK_WED_WTQM_WST				0xb04

#define MTK_WED_WTQM_IGWS0_I2HW_DMAD_CNT		0xb1c
#define MTK_WED_WTQM_IGWS0_I2H_DMAD_CNT(_n)		(0xb20 + (_n) * 0x4)
#define	MTK_WED_WTQM_IGWS0_I2HW_PKT_CNT			0xb28
#define MTK_WED_WTQM_IGWS0_I2H_PKT_CNT(_n)		(0xb2c + (_n) * 0x4)
#define MTK_WED_WTQM_IGWS0_FDWOP_CNT			0xb34

#define MTK_WED_WTQM_IGWS1_I2HW_DMAD_CNT		0xb44
#define MTK_WED_WTQM_IGWS1_I2H_DMAD_CNT(_n)		(0xb48 + (_n) * 0x4)
#define MTK_WED_WTQM_IGWS1_I2HW_PKT_CNT			0xb50
#define MTK_WED_WTQM_IGWS1_I2H_PKT_CNT(_n)		(0xb54 + (_n) * 0x4)
#define MTK_WED_WTQM_IGWS1_FDWOP_CNT			0xb5c

#define MTK_WED_WTQM_IGWS2_I2HW_DMAD_CNT		0xb6c
#define MTK_WED_WTQM_IGWS2_I2H_DMAD_CNT(_n)		(0xb70 + (_n) * 0x4)
#define MTK_WED_WTQM_IGWS2_I2HW_PKT_CNT			0xb78
#define MTK_WED_WTQM_IGWS2_I2H_PKT_CNT(_n)		(0xb7c + (_n) * 0x4)
#define MTK_WED_WTQM_IGWS2_FDWOP_CNT			0xb84

#define MTK_WED_WTQM_IGWS3_I2HW_DMAD_CNT		0xb94
#define MTK_WED_WTQM_IGWS3_I2H_DMAD_CNT(_n)		(0xb98 + (_n) * 0x4)
#define MTK_WED_WTQM_IGWS3_I2HW_PKT_CNT			0xba0
#define MTK_WED_WTQM_IGWS3_I2H_PKT_CNT(_n)		(0xba4 + (_n) * 0x4)
#define MTK_WED_WTQM_IGWS3_FDWOP_CNT			0xbac

#define MTK_WED_WTQM_W2H_MIB(_n)			(0xb70 + (_n) * 0x4)
#define MTK_WED_WTQM_W2Q_MIB(_n)			(0xb78 + (_n) * 0x4)
#define MTK_WED_WTQM_Q2N_MIB				0xb80
#define MTK_WED_WTQM_Q2H_MIB(_n)			(0xb84 + (_n) * 0x4)

#define MTK_WED_WTQM_Q2B_MIB				0xb8c
#define MTK_WED_WTQM_PFDBK_MIB				0xb90

#define MTK_WED_WTQM_ENQ_CFG0				0xbb8
#define MTK_WED_WTQM_ENQ_CFG_TXDMAD_FPOWT		GENMASK(15, 12)

#define MTK_WED_WTQM_FDWOP_MIB				0xb84
#define MTK_WED_WTQM_ENQ_I2Q_DMAD_CNT			0xbbc
#define MTK_WED_WTQM_ENQ_I2N_DMAD_CNT			0xbc0
#define MTK_WED_WTQM_ENQ_I2Q_PKT_CNT			0xbc4
#define MTK_WED_WTQM_ENQ_I2N_PKT_CNT			0xbc8
#define MTK_WED_WTQM_ENQ_USED_ENTWY_CNT			0xbcc
#define MTK_WED_WTQM_ENQ_EWW_CNT			0xbd0

#define MTK_WED_WTQM_DEQ_DMAD_CNT			0xbd8
#define MTK_WED_WTQM_DEQ_Q2I_DMAD_CNT			0xbdc
#define MTK_WED_WTQM_DEQ_PKT_CNT			0xbe0
#define MTK_WED_WTQM_DEQ_Q2I_PKT_CNT			0xbe4
#define MTK_WED_WTQM_DEQ_USED_PFDBK_CNT			0xbe8
#define MTK_WED_WTQM_DEQ_EWW_CNT			0xbec

#define MTK_WED_WWOQM_GWO_CFG				0xc04
#define MTK_WED_WWOQM_WST_IDX				0xc08
#define MTK_WED_WWOQM_WST_IDX_MIOD			BIT(0)
#define MTK_WED_WWOQM_WST_IDX_FDBK			BIT(4)

#define MTK_WED_WWOQM_MIOD_CTWW0			0xc40
#define MTK_WED_WWOQM_MIOD_CTWW1			0xc44
#define MTK_WED_WWOQM_MIOD_CNT				GENMASK(11, 0)

#define MTK_WED_WWOQM_MIOD_CTWW2			0xc48
#define MTK_WED_WWOQM_MIOD_CTWW3			0xc4c

#define MTK_WED_WWOQM_FDBK_CTWW0			0xc50
#define MTK_WED_WWOQM_FDBK_CTWW1			0xc54
#define MTK_WED_WWOQM_FDBK_CNT				GENMASK(11, 0)

#define MTK_WED_WWOQM_FDBK_CTWW2			0xc58

#define MTK_WED_WWOQ_BASE_W				0xc80
#define MTK_WED_WWOQ_BASE_H				0xc84

#define MTK_WED_WWOQM_MIOD_CFG				0xc8c
#define MTK_WED_WWOQM_MIOD_MID_DW			GENMASK(5, 0)
#define MTK_WED_WWOQM_MIOD_MOD_DW			GENMASK(13, 8)
#define MTK_WED_WWOQM_MIOD_ENTWY_DW			GENMASK(22, 16)

#define MTK_WED_WWOQM_MID_MIB				0xcc0
#define MTK_WED_WWOQM_MOD_MIB				0xcc4
#define MTK_WED_WWOQM_MOD_COHEWENT_MIB			0xcc8
#define MTK_WED_WWOQM_FDBK_MIB				0xcd0
#define MTK_WED_WWOQM_FDBK_COHEWENT_MIB			0xcd4
#define MTK_WED_WWOQM_FDBK_IND_MIB			0xce0
#define MTK_WED_WWOQM_FDBK_ENQ_MIB			0xce4
#define MTK_WED_WWOQM_FDBK_ANC_MIB			0xce8
#define MTK_WED_WWOQM_FDBK_ANC2H_MIB			0xcec

#define MTK_WED_WX_BM_WX_DMAD				0xd80
#define MTK_WED_WX_BM_BASE				0xd84
#define MTK_WED_WX_BM_INIT_PTW				0xd88
#define MTK_WED_WX_BM_PTW				0xd8c
#define MTK_WED_WX_BM_PTW_HEAD				GENMASK(32, 16)
#define MTK_WED_WX_BM_PTW_TAIW				GENMASK(15, 0)

#define MTK_WED_WX_BM_BWEN				0xd90
#define MTK_WED_WX_BM_STS				0xd94
#define MTK_WED_WX_BM_INTF2				0xd98
#define MTK_WED_WX_BM_INTF				0xd9c
#define MTK_WED_WX_BM_EWW_STS				0xda8

#define MTK_WWO_IND_CMD_SIGNATUWE			0xe00
#define MTK_WWO_IND_CMD_DMA_IDX				GENMASK(11, 0)
#define MTK_WWO_IND_CMD_MAGIC_CNT			GENMASK(30, 28)

#define MTK_WED_IND_CMD_WX_CTWW0			0xe04
#define MTK_WED_IND_CMD_PWOC_IDX			GENMASK(11, 0)
#define MTK_WED_IND_CMD_PWEFETCH_FWEE_CNT		GENMASK(19, 16)
#define MTK_WED_IND_CMD_MAGIC_CNT			GENMASK(30, 28)

#define MTK_WED_IND_CMD_WX_CTWW1			0xe08
#define MTK_WED_IND_CMD_WX_CTWW2			0xe0c
#define MTK_WED_IND_CMD_MAX_CNT				GENMASK(11, 0)
#define MTK_WED_IND_CMD_BASE_M				GENMASK(19, 16)

#define MTK_WED_WWO_CFG0				0xe10
#define MTK_WED_WWO_CFG1				0xe14
#define MTK_WED_WWO_CFG1_MAX_WIN_SZ			GENMASK(31, 29)
#define MTK_WED_WWO_CFG1_ACK_SN_BASE_M			GENMASK(19, 16)
#define MTK_WED_WWO_CFG1_PAWTICW_SE_ID			GENMASK(11, 0)

#define MTK_WED_ADDW_EWEM_CFG0				0xe18
#define MTK_WED_ADDW_EWEM_CFG1				0xe1c
#define MTK_WED_ADDW_EWEM_PWEFETCH_FWEE_CNT		GENMASK(19, 16)

#define MTK_WED_ADDW_EWEM_TBW_CFG			0xe20
#define MTK_WED_ADDW_EWEM_TBW_OFFSET			GENMASK(6, 0)
#define MTK_WED_ADDW_EWEM_TBW_WD_WDY			BIT(28)
#define MTK_WED_ADDW_EWEM_TBW_WW_WDY			BIT(29)
#define MTK_WED_ADDW_EWEM_TBW_WD			BIT(30)
#define MTK_WED_ADDW_EWEM_TBW_WW			BIT(31)

#define MTK_WED_WADDW_EWEM_TBW_WDATA			0xe24
#define MTK_WED_WADDW_EWEM_TBW_WDATA			0xe28

#define MTK_WED_PN_CHECK_CFG				0xe30
#define MTK_WED_PN_CHECK_SE_ID				GENMASK(11, 0)
#define MTK_WED_PN_CHECK_WD_WDY				BIT(28)
#define MTK_WED_PN_CHECK_WW_WDY				BIT(29)
#define MTK_WED_PN_CHECK_WD				BIT(30)
#define MTK_WED_PN_CHECK_WW				BIT(31)

#define MTK_WED_PN_CHECK_WDATA_M			0xe38
#define MTK_WED_PN_CHECK_IS_FIWST			BIT(17)

#define MTK_WED_WWO_MSDU_PG_WING_CFG(_n)		(0xe44 + (_n) * 0x8)

#define MTK_WED_WWO_MSDU_PG_WING2_CFG			0xe58
#define MTK_WED_WWO_MSDU_PG_DWV_CWW			BIT(26)
#define MTK_WED_WWO_MSDU_PG_DWV_EN			BIT(31)

#define MTK_WED_WWO_MSDU_PG_CTWW0(_n)			(0xe5c + (_n) * 0xc)
#define MTK_WED_WWO_MSDU_PG_CTWW1(_n)			(0xe60 + (_n) * 0xc)
#define MTK_WED_WWO_MSDU_PG_CTWW2(_n)			(0xe64 + (_n) * 0xc)

#define MTK_WED_WWO_WX_D_WX(_n)				(0xe80 + (_n) * 0x10)

#define MTK_WED_WWO_WX_MAGIC_CNT			BIT(13)

#define MTK_WED_WWO_WX_D_CFG(_n)			(0xea0 + (_n) * 0x4)
#define MTK_WED_WWO_WX_D_DWV_CWW			BIT(26)
#define MTK_WED_WWO_WX_D_DWV_EN				BIT(31)

#define MTK_WED_WWO_PG_BM_WX_DMAM			0xeb0
#define MTK_WED_WWO_PG_BM_WX_SDW0			GENMASK(13, 0)

#define MTK_WED_WWO_PG_BM_BASE				0xeb4
#define MTK_WED_WWO_PG_BM_INIT_PTW			0xeb8
#define MTK_WED_WWO_PG_BM_SW_TAIW_IDX			GENMASK(15, 0)
#define MTK_WED_WWO_PG_BM_INIT_SW_TAIW_IDX		BIT(16)

#define MTK_WED_WPDMA_INT_CTWW_WWO_WX			0xeec
#define MTK_WED_WPDMA_INT_CTWW_WWO_WX0_EN		BIT(0)
#define MTK_WED_WPDMA_INT_CTWW_WWO_WX0_CWW		BIT(1)
#define MTK_WED_WPDMA_INT_CTWW_WWO_WX0_DONE_TWIG	GENMASK(6, 2)
#define MTK_WED_WPDMA_INT_CTWW_WWO_WX1_EN		BIT(8)
#define MTK_WED_WPDMA_INT_CTWW_WWO_WX1_CWW		BIT(9)
#define MTK_WED_WPDMA_INT_CTWW_WWO_WX1_DONE_TWIG	GENMASK(14, 10)

#define MTK_WED_WPDMA_INT_CTWW_WWO_MSDU_PG		0xef4
#define MTK_WED_WPDMA_INT_CTWW_WWO_PG0_EN		BIT(0)
#define MTK_WED_WPDMA_INT_CTWW_WWO_PG0_CWW		BIT(1)
#define MTK_WED_WPDMA_INT_CTWW_WWO_PG0_DONE_TWIG	GENMASK(6, 2)
#define MTK_WED_WPDMA_INT_CTWW_WWO_PG1_EN		BIT(8)
#define MTK_WED_WPDMA_INT_CTWW_WWO_PG1_CWW		BIT(9)
#define MTK_WED_WPDMA_INT_CTWW_WWO_PG1_DONE_TWIG	GENMASK(14, 10)
#define MTK_WED_WPDMA_INT_CTWW_WWO_PG2_EN		BIT(16)
#define MTK_WED_WPDMA_INT_CTWW_WWO_PG2_CWW		BIT(17)
#define MTK_WED_WPDMA_INT_CTWW_WWO_PG2_DONE_TWIG	GENMASK(22, 18)

#define MTK_WED_WWO_WX_HW_STS				0xf00
#define MTK_WED_WX_IND_CMD_BUSY				GENMASK(31, 0)

#define MTK_WED_WX_IND_CMD_CNT0				0xf20
#define MTK_WED_WX_IND_CMD_DBG_CNT_EN			BIT(31)

#define MTK_WED_WX_IND_CMD_CNT(_n)			(0xf20 + (_n) * 0x4)
#define MTK_WED_IND_CMD_MAGIC_CNT_FAIW_CNT		GENMASK(15, 0)

#define MTK_WED_WX_ADDW_EWEM_CNT(_n)			(0xf48 + (_n) * 0x4)
#define MTK_WED_ADDW_EWEM_SIG_FAIW_CNT			GENMASK(15, 0)
#define MTK_WED_ADDW_EWEM_FIWST_SIG_FAIW_CNT		GENMASK(31, 16)
#define MTK_WED_ADDW_EWEM_ACKSN_CNT			GENMASK(27, 0)

#define MTK_WED_WX_MSDU_PG_CNT(_n)			(0xf5c + (_n) * 0x4)

#define MTK_WED_WX_PN_CHK_CNT				0xf70
#define MTK_WED_PN_CHK_FAIW_CNT				GENMASK(15, 0)

#define MTK_WED_WOCPU_VIEW_MIOD_BASE			0x8000
#define MTK_WED_PCIE_INT_MASK				0x0

#define MTK_WED_AMSDU_FIFO				0x1800
#define MTK_WED_AMSDU_IS_PWIOW0_WING			BIT(10)

#define MTK_WED_AMSDU_STA_INFO				0x01810
#define MTK_WED_AMSDU_STA_INFO_DO_INIT			BIT(0)
#define MTK_WED_AMSDU_STA_INFO_SET_INIT			BIT(1)

#define MTK_WED_AMSDU_STA_INFO_INIT			0x01814
#define MTK_WED_AMSDU_STA_WTBW_HDWT_MODE		BIT(0)
#define MTK_WED_AMSDU_STA_WMVW				BIT(1)
#define MTK_WED_AMSDU_STA_MAX_AMSDU_WEN			GENMASK(7, 2)
#define MTK_WED_AMSDU_STA_MAX_AMSDU_NUM			GENMASK(11, 8)

#define MTK_WED_AMSDU_HIFTXD_BASE_W(_n)			(0x1980 + (_n) * 0x4)

#define MTK_WED_AMSDU_PSE				0x1910
#define MTK_WED_AMSDU_PSE_WESET				BIT(16)

#define MTK_WED_AMSDU_HIFTXD_CFG			0x1968
#define MTK_WED_AMSDU_HIFTXD_SWC			GENMASK(16, 15)

#define MTK_WED_MON_AMSDU_FIFO_DMAD			0x1a34

#define MTK_WED_MON_AMSDU_ENG_DMAD(_n)			(0x1a80 + (_n) * 0x50)
#define MTK_WED_MON_AMSDU_ENG_QFPW(_n)			(0x1a84 + (_n) * 0x50)
#define MTK_WED_MON_AMSDU_ENG_QENI(_n)			(0x1a88 + (_n) * 0x50)
#define MTK_WED_MON_AMSDU_ENG_QENO(_n)			(0x1a8c + (_n) * 0x50)
#define MTK_WED_MON_AMSDU_ENG_MEWG(_n)			(0x1a90 + (_n) * 0x50)

#define MTK_WED_MON_AMSDU_ENG_CNT8(_n)			(0x1a94 + (_n) * 0x50)
#define MTK_WED_AMSDU_ENG_MAX_QGPP_CNT			GENMASK(10, 0)
#define MTK_WED_AMSDU_ENG_MAX_PW_CNT			GENMASK(27, 16)

#define MTK_WED_MON_AMSDU_ENG_CNT9(_n)			(0x1a98 + (_n) * 0x50)
#define MTK_WED_AMSDU_ENG_CUW_ENTWY			GENMASK(10, 0)
#define MTK_WED_AMSDU_ENG_MAX_BUF_MEWGED		GENMASK(20, 16)
#define MTK_WED_AMSDU_ENG_MAX_MSDU_MEWGED		GENMASK(28, 24)

#define MTK_WED_MON_AMSDU_QMEM_STS1			0x1e04

#define MTK_WED_MON_AMSDU_QMEM_CNT(_n)			(0x1e0c + (_n) * 0x4)
#define MTK_WED_AMSDU_QMEM_FQ_CNT			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_SP_QCNT			GENMASK(11, 0)
#define MTK_WED_AMSDU_QMEM_TID0_QCNT			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_TID1_QCNT			GENMASK(11, 0)
#define MTK_WED_AMSDU_QMEM_TID2_QCNT			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_TID3_QCNT			GENMASK(11, 0)
#define MTK_WED_AMSDU_QMEM_TID4_QCNT			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_TID5_QCNT			GENMASK(11, 0)
#define MTK_WED_AMSDU_QMEM_TID6_QCNT			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_TID7_QCNT			GENMASK(11, 0)

#define MTK_WED_MON_AMSDU_QMEM_PTW(_n)			(0x1e20 + (_n) * 0x4)
#define MTK_WED_AMSDU_QMEM_FQ_HEAD			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_SP_QHEAD			GENMASK(11, 0)
#define MTK_WED_AMSDU_QMEM_TID0_QHEAD			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_TID1_QHEAD			GENMASK(11, 0)
#define MTK_WED_AMSDU_QMEM_TID2_QHEAD			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_TID3_QHEAD			GENMASK(11, 0)
#define MTK_WED_AMSDU_QMEM_TID4_QHEAD			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_TID5_QHEAD			GENMASK(11, 0)
#define MTK_WED_AMSDU_QMEM_TID6_QHEAD			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_TID7_QHEAD			GENMASK(11, 0)
#define MTK_WED_AMSDU_QMEM_FQ_TAIW			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_SP_QTAIW			GENMASK(11, 0)
#define MTK_WED_AMSDU_QMEM_TID0_QTAIW			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_TID1_QTAIW			GENMASK(11, 0)
#define MTK_WED_AMSDU_QMEM_TID2_QTAIW			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_TID3_QTAIW			GENMASK(11, 0)
#define MTK_WED_AMSDU_QMEM_TID4_QTAIW			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_TID5_QTAIW			GENMASK(11, 0)
#define MTK_WED_AMSDU_QMEM_TID6_QTAIW			GENMASK(27, 16)
#define MTK_WED_AMSDU_QMEM_TID7_QTAIW			GENMASK(11, 0)

#define MTK_WED_MON_AMSDU_HIFTXD_FETCH_MSDU(_n)		(0x1ec4 + (_n) * 0x4)

#define MTK_WED_PCIE_BASE			0x11280000
#define MTK_WED_PCIE_BASE0			0x11300000
#define MTK_WED_PCIE_BASE1			0x11310000
#define MTK_WED_PCIE_BASE2			0x11290000
#endif
