"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[5736],{3471:(e,o,t)=>{t.r(o),t.d(o,{assets:()=>i,contentTitle:()=>c,default:()=>u,frontMatter:()=>a,metadata:()=>s,toc:()=>l});const s=JSON.parse('{"id":"KnowledgeBase/workflows/pcb-layout","title":"PCB Layout Workflow","description":"","source":"@site/docs/KnowledgeBase/06_workflows/pcb-layout.md","sourceDirName":"KnowledgeBase/06_workflows","slug":"/KnowledgeBase/workflows/pcb-layout","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/workflows/pcb-layout","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/KnowledgeBase/06_workflows/pcb-layout.md","tags":[],"version":"current","frontMatter":{},"sidebar":"KnowledgeBaseSidebar","previous":{"title":"Introduction to design workflows","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/workflows/introduction"},"next":{"title":"Schematic Design Steps","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/workflows/schematic-steps"}}');var n=t(4848),r=t(8453);const a={},c="PCB Layout Workflow",i={},l=[];function d(e){const o={h1:"h1",header:"header",...(0,r.R)(),...e.components};return(0,n.jsx)(o.header,{children:(0,n.jsx)(o.h1,{id:"pcb-layout-workflow",children:"PCB Layout Workflow"})})}function u(e={}){const{wrapper:o}={...(0,r.R)(),...e.components};return o?(0,n.jsx)(o,{...e,children:(0,n.jsx)(d,{...e})}):d(e)}},8453:(e,o,t)=>{t.d(o,{R:()=>a,x:()=>c});var s=t(6540);const n={},r=s.createContext(n);function a(e){const o=s.useContext(r);return s.useMemo((function(){return"function"==typeof e?e(o):{...o,...e}}),[o,e])}function c(e){let o;return o=e.disableParentContext?"function"==typeof e.components?e.components(n):e.components||n:a(e.components),s.createElement(r.Provider,{value:o},e.children)}}}]);