Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 27 17:42:38 2024
| Host         : DESKTOP-LMFMNO5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seq_mult_top_timing_summary_routed.rpt -pb seq_mult_top_timing_summary_routed.pb -rpx seq_mult_top_timing_summary_routed.rpx -warn_on_violation
| Design       : seq_mult_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.528        0.000                      0                   51        0.177        0.000                      0                   51        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.528        0.000                      0                   51        0.177        0.000                      0                   51        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 seq_mult_unit/a_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/r_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 2.021ns (49.245%)  route 2.083ns (50.755%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  seq_mult_unit/a_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.448    seq_mult_unit/a_reg[1]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.124     6.572 r  seq_mult_unit/r_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.572    seq_mult_unit/r_reg[3]_i_5_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.122 r  seq_mult_unit/r_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    seq_mult_unit/r_reg_reg[3]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  seq_mult_unit/r_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.236    seq_mult_unit/r_reg_reg[7]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  seq_mult_unit/r_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.350    seq_mult_unit/r_reg_reg[11]_i_2_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.684 r  seq_mult_unit/r_reg_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.583     8.268    seq_mult_unit/in3[13]
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.329     8.597 r  seq_mult_unit/r_reg[13]_i_1/O
                         net (fo=1, routed)           0.828     9.425    seq_mult_unit/r_next[13]
    SLICE_X0Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.597    15.020    seq_mult_unit/CLK
    SLICE_X0Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[13]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)       -0.307    14.952    seq_mult_unit/r_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.120ns (29.529%)  route 2.673ns (70.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=31, routed)          1.528     7.367    seq_mult_unit/state_reg_1[0]
    SLICE_X4Y67          LUT3 (Prop_lut3_I2_O)        0.152     7.519 r  seq_mult_unit/FSM_sequential_state_reg[1]_i_7/O
                         net (fo=1, routed)           0.323     7.842    seq_mult_unit/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.326     8.168 r  seq_mult_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.821     8.990    seq_mult_unit/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.124     9.114 r  seq_mult_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.114    seq_mult_unit/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.599    15.022    seq_mult_unit/CLK
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.299    15.321    
                         clock uncertainty           -0.035    15.285    
    SLICE_X2Y65          FDCE (Setup_fdce_C_D)        0.077    15.362    seq_mult_unit/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.146ns (30.009%)  route 2.673ns (69.991%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=31, routed)          1.528     7.367    seq_mult_unit/state_reg_1[0]
    SLICE_X4Y67          LUT3 (Prop_lut3_I2_O)        0.152     7.519 r  seq_mult_unit/FSM_sequential_state_reg[1]_i_7/O
                         net (fo=1, routed)           0.323     7.842    seq_mult_unit/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.326     8.168 r  seq_mult_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.821     8.990    seq_mult_unit/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.150     9.140 r  seq_mult_unit/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.140    seq_mult_unit/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.599    15.022    seq_mult_unit/CLK
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.299    15.321    
                         clock uncertainty           -0.035    15.285    
    SLICE_X2Y65          FDCE (Setup_fdce_C_D)        0.118    15.403    seq_mult_unit/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.403    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 seq_mult_unit/a_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/r_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.909ns (55.610%)  route 1.524ns (44.390%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  seq_mult_unit/a_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.448    seq_mult_unit/a_reg[1]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.124     6.572 r  seq_mult_unit/r_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.572    seq_mult_unit/r_reg[3]_i_5_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.122 r  seq_mult_unit/r_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    seq_mult_unit/r_reg_reg[3]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  seq_mult_unit/r_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.236    seq_mult_unit/r_reg_reg[7]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.570 r  seq_mult_unit/r_reg_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.852     8.423    seq_mult_unit/in3[9]
    SLICE_X1Y67          LUT3 (Prop_lut3_I0_O)        0.331     8.754 r  seq_mult_unit/r_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.754    seq_mult_unit/r_next[9]
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.597    15.020    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[9]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.075    15.334    seq_mult_unit/r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 seq_mult_unit/a_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/r_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 1.899ns (56.315%)  route 1.473ns (43.685%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  seq_mult_unit/a_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.448    seq_mult_unit/a_reg[1]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.124     6.572 r  seq_mult_unit/r_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.572    seq_mult_unit/r_reg[3]_i_5_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.122 r  seq_mult_unit/r_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    seq_mult_unit/r_reg_reg[3]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  seq_mult_unit/r_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.236    seq_mult_unit/r_reg_reg[7]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  seq_mult_unit/r_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.350    seq_mult_unit/r_reg_reg[11]_i_2_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.589 r  seq_mult_unit/r_reg_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.802     8.391    seq_mult_unit/in3[14]
    SLICE_X1Y67          LUT3 (Prop_lut3_I0_O)        0.302     8.693 r  seq_mult_unit/r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     8.693    seq_mult_unit/r_next[14]
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.597    15.020    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[14]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.031    15.290    seq_mult_unit/r_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.598    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 seq_mult_unit/a_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/r_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.879ns (57.524%)  route 1.387ns (42.476%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  seq_mult_unit/a_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.448    seq_mult_unit/a_reg[1]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.124     6.572 r  seq_mult_unit/r_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.572    seq_mult_unit/r_reg[3]_i_5_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.122 r  seq_mult_unit/r_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    seq_mult_unit/r_reg_reg[3]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  seq_mult_unit/r_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.236    seq_mult_unit/r_reg_reg[7]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  seq_mult_unit/r_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.350    seq_mult_unit/r_reg_reg[11]_i_2_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.572 r  seq_mult_unit/r_reg_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.716     8.288    seq_mult_unit/in3[12]
    SLICE_X1Y67          LUT3 (Prop_lut3_I0_O)        0.299     8.587 r  seq_mult_unit/r_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.587    seq_mult_unit/r_next[12]
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.597    15.020    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[12]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.031    15.290    seq_mult_unit/r_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 seq_mult_unit/a_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/r_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 2.006ns (61.465%)  route 1.258ns (38.535%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  seq_mult_unit/a_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.448    seq_mult_unit/a_reg[1]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.124     6.572 r  seq_mult_unit/r_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.572    seq_mult_unit/r_reg[3]_i_5_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.122 r  seq_mult_unit/r_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    seq_mult_unit/r_reg_reg[3]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  seq_mult_unit/r_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.236    seq_mult_unit/r_reg_reg[7]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  seq_mult_unit/r_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.350    seq_mult_unit/r_reg_reg[11]_i_2_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.663 r  seq_mult_unit/r_reg_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.586     8.249    seq_mult_unit/in3[15]
    SLICE_X1Y67          LUT3 (Prop_lut3_I0_O)        0.335     8.584 r  seq_mult_unit/r_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     8.584    seq_mult_unit/r_next[15]
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.597    15.020    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[15]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.075    15.334    seq_mult_unit/r_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 seq_mult_unit/a_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/r_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.891ns (58.648%)  route 1.333ns (41.352%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  seq_mult_unit/a_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.448    seq_mult_unit/a_reg[1]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.124     6.572 r  seq_mult_unit/r_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.572    seq_mult_unit/r_reg[3]_i_5_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.122 r  seq_mult_unit/r_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    seq_mult_unit/r_reg_reg[3]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  seq_mult_unit/r_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.236    seq_mult_unit/r_reg_reg[7]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.549 r  seq_mult_unit/r_reg_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.662     8.211    seq_mult_unit/in3[11]
    SLICE_X1Y67          LUT3 (Prop_lut3_I0_O)        0.334     8.545 r  seq_mult_unit/r_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.545    seq_mult_unit/r_next[11]
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.597    15.020    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[11]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.075    15.334    seq_mult_unit/r_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 seq_mult_unit/a_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/r_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 1.671ns (52.996%)  route 1.482ns (47.004%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  seq_mult_unit/a_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.448    seq_mult_unit/a_reg[1]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.124     6.572 r  seq_mult_unit/r_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.572    seq_mult_unit/r_reg[3]_i_5_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.122 r  seq_mult_unit/r_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    seq_mult_unit/r_reg_reg[3]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.361 r  seq_mult_unit/r_reg_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.811     8.172    seq_mult_unit/in3[6]
    SLICE_X1Y65          LUT3 (Prop_lut3_I0_O)        0.302     8.474 r  seq_mult_unit/r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.474    seq_mult_unit/r_next[6]
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.599    15.022    seq_mult_unit/CLK
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[6]/C
                         clock pessimism              0.277    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y65          FDCE (Setup_fdce_C_D)        0.031    15.294    seq_mult_unit/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 seq_mult_unit/a_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.791ns (57.332%)  route 1.333ns (42.668%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  seq_mult_unit/a_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.448    seq_mult_unit/a_reg[1]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.124     6.572 r  seq_mult_unit/r_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     6.572    seq_mult_unit/r_reg[3]_i_5_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.122 r  seq_mult_unit/r_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    seq_mult_unit/r_reg_reg[3]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  seq_mult_unit/r_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.236    seq_mult_unit/r_reg_reg[7]_i_2_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.458 r  seq_mult_unit/r_reg_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.661     8.120    seq_mult_unit/in3[8]
    SLICE_X1Y67          LUT3 (Prop_lut3_I0_O)        0.325     8.445 r  seq_mult_unit/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.445    seq_mult_unit/r_next[8]
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.597    15.020    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[8]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.075    15.334    seq_mult_unit/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  6.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 seq_mult_unit/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/n_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.095%)  route 0.124ns (39.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seq_mult_unit/n_reg_reg[0]/Q
                         net (fo=9, routed)           0.124     1.782    seq_mult_unit/n_reg[0]
    SLICE_X2Y67          LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  seq_mult_unit/n_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    seq_mult_unit/sel0[3]
    SLICE_X2Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    seq_mult_unit/CLK
    SLICE_X2Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[3]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.120     1.650    seq_mult_unit/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 seq_mult_unit/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.741%)  route 0.160ns (46.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seq_mult_unit/n_reg_reg[1]/Q
                         net (fo=7, routed)           0.160     1.818    seq_mult_unit/n_reg[1]
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  seq_mult_unit/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.863    seq_mult_unit/sel0[2]
    SLICE_X2Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    seq_mult_unit/CLK
    SLICE_X2Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[2]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.121     1.651    seq_mult_unit/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 seq_mult_unit/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/n_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.868%)  route 0.195ns (51.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seq_mult_unit/n_reg_reg[0]/Q
                         net (fo=9, routed)           0.195     1.853    seq_mult_unit/n_reg[0]
    SLICE_X2Y66          LUT6 (Prop_lut6_I2_O)        0.045     1.898 r  seq_mult_unit/n_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.898    seq_mult_unit/sel0[4]
    SLICE_X2Y66          FDCE                                         r  seq_mult_unit/n_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.870     2.035    seq_mult_unit/CLK
    SLICE_X2Y66          FDCE                                         r  seq_mult_unit/n_reg_reg[4]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          FDCE (Hold_fdce_C_D)         0.120     1.652    seq_mult_unit/n_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seq_mult_unit/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/n_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.129%)  route 0.158ns (45.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seq_mult_unit/n_reg_reg[0]/Q
                         net (fo=9, routed)           0.158     1.816    seq_mult_unit/n_reg[0]
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.861 r  seq_mult_unit/n_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.861    seq_mult_unit/sel0[7]
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    seq_mult_unit/CLK
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y67          FDCE (Hold_fdce_C_D)         0.092     1.609    seq_mult_unit/n_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/r_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.213ns (55.868%)  route 0.168ns (44.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.600     1.519    seq_mult_unit/CLK
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=31, routed)          0.168     1.852    seq_mult_unit/state_reg_1[0]
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.049     1.901 r  seq_mult_unit/r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.901    seq_mult_unit/r_next[4]
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.871     2.036    seq_mult_unit/CLK
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[4]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y65          FDCE (Hold_fdce_C_D)         0.107     1.640    seq_mult_unit/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seq_mult_unit/n_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/n_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.599     1.518    seq_mult_unit/CLK
    SLICE_X3Y66          FDCE                                         r  seq_mult_unit/n_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seq_mult_unit/n_reg_reg[5]/Q
                         net (fo=3, routed)           0.168     1.828    seq_mult_unit/n_reg[5]
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.045     1.873 r  seq_mult_unit/n_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.873    seq_mult_unit/sel0[5]
    SLICE_X3Y66          FDCE                                         r  seq_mult_unit/n_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.870     2.035    seq_mult_unit/CLK
    SLICE_X3Y66          FDCE                                         r  seq_mult_unit/n_reg_reg[5]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y66          FDCE (Hold_fdce_C_D)         0.091     1.609    seq_mult_unit/n_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 seq_mult_unit/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/n_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.387%)  route 0.191ns (50.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seq_mult_unit/n_reg_reg[0]/Q
                         net (fo=9, routed)           0.191     1.849    seq_mult_unit/n_reg[0]
    SLICE_X3Y66          LUT6 (Prop_lut6_I3_O)        0.045     1.894 r  seq_mult_unit/n_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.894    seq_mult_unit/sel0[6]
    SLICE_X3Y66          FDCE                                         r  seq_mult_unit/n_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.870     2.035    seq_mult_unit/CLK
    SLICE_X3Y66          FDCE                                         r  seq_mult_unit/n_reg_reg[6]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y66          FDCE (Hold_fdce_C_D)         0.092     1.624    seq_mult_unit/n_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.400%)  route 0.168ns (44.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.600     1.519    seq_mult_unit/CLK
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=31, routed)          0.168     1.852    seq_mult_unit/state_reg_1[0]
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.045     1.897 r  seq_mult_unit/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    seq_mult_unit/r_next[3]
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.871     2.036    seq_mult_unit/CLK
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y65          FDCE (Hold_fdce_C_D)         0.092     1.625    seq_mult_unit/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 seq_mult_unit/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.518%)  route 0.190ns (50.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seq_mult_unit/n_reg_reg[0]/Q
                         net (fo=9, routed)           0.190     1.848    seq_mult_unit/n_reg[0]
    SLICE_X3Y67          LUT5 (Prop_lut5_I4_O)        0.045     1.893 r  seq_mult_unit/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.893    seq_mult_unit/sel0[1]
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    seq_mult_unit/CLK
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[1]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y67          FDCE (Hold_fdce_C_D)         0.092     1.609    seq_mult_unit/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_mult_unit/r_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.210ns (48.808%)  route 0.220ns (51.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.600     1.519    seq_mult_unit/CLK
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=31, routed)          0.220     1.904    seq_mult_unit/state_reg_1[0]
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.046     1.950 r  seq_mult_unit/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.950    seq_mult_unit/r_next[2]
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.871     2.036    seq_mult_unit/CLK
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y65          FDCE (Hold_fdce_C_D)         0.107     1.640    seq_mult_unit/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     FSM_sequential_state_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     seq_mult_unit/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     seq_mult_unit/a_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     seq_mult_unit/a_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     seq_mult_unit/a_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     seq_mult_unit/a_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66     seq_mult_unit/a_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66     seq_mult_unit/a_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     FSM_sequential_state_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     FSM_sequential_state_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     seq_mult_unit/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     seq_mult_unit/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     seq_mult_unit/a_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     seq_mult_unit/a_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     seq_mult_unit/a_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     seq_mult_unit/a_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     FSM_sequential_state_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     FSM_sequential_state_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     seq_mult_unit/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     seq_mult_unit/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     seq_mult_unit/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     seq_mult_unit/a_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     seq_mult_unit/a_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     seq_mult_unit/a_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     seq_mult_unit/a_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 4.147ns (54.455%)  route 3.468ns (45.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.419     5.740 r  seq_mult_unit/r_reg_reg[2]/Q
                         net (fo=2, routed)           3.468     9.208    top_r_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.728    12.935 r  top_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.935    top_r[2]
    J13                                                               r  top_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.198ns  (logic 3.976ns (55.240%)  route 3.222ns (44.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  seq_mult_unit/r_reg_reg[0]/Q
                         net (fo=2, routed)           3.222     8.999    top_r_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.519 r  top_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.519    top_r[0]
    H17                                                               r  top_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.866ns  (logic 4.104ns (59.773%)  route 2.762ns (40.227%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.714     5.317    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.456     5.773 f  FSM_sequential_state_reg_reg/Q
                         net (fo=3, routed)           1.016     6.789    state_reg
    SLICE_X0Y73          LUT1 (Prop_lut1_I0_O)        0.124     6.913 r  top_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.746     8.659    top_ready_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524    12.182 r  top_ready_OBUF_inst/O
                         net (fo=0)                   0.000    12.182    top_ready
    N16                                                               r  top_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.731ns  (logic 4.143ns (61.545%)  route 2.589ns (38.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.419     5.740 r  seq_mult_unit/r_reg_reg[4]/Q
                         net (fo=2, routed)           2.589     8.328    top_r_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.724    12.052 r  top_r_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.052    top_r[4]
    R18                                                               r  top_r[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.637ns  (logic 3.991ns (60.137%)  route 2.646ns (39.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  seq_mult_unit/r_reg_reg[1]/Q
                         net (fo=2, routed)           2.646     8.422    top_r_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.958 r  top_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.958    top_r[1]
    K15                                                               r  top_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.306ns  (logic 4.007ns (63.539%)  route 2.299ns (36.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.718     5.321    seq_mult_unit/CLK
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  seq_mult_unit/r_reg_reg[3]/Q
                         net (fo=2, routed)           2.299     8.076    top_r_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.626 r  top_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.626    top_r[3]
    N14                                                               r  top_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.264ns  (logic 4.008ns (63.991%)  route 2.256ns (36.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.716     5.319    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  seq_mult_unit/r_reg_reg[10]/Q
                         net (fo=2, routed)           2.256     8.030    top_r_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.583 r  top_r_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.583    top_r[10]
    U14                                                               r  top_r[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 4.161ns (66.555%)  route 2.091ns (33.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.716     5.319    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  seq_mult_unit/r_reg_reg[15]/Q
                         net (fo=2, routed)           2.091     7.829    top_r_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.742    11.571 r  top_r_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.571    top_r[15]
    V11                                                               r  top_r[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.087ns  (logic 4.010ns (65.880%)  route 2.077ns (34.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.716     5.319    seq_mult_unit/CLK
    SLICE_X0Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  seq_mult_unit/r_reg_reg[13]/Q
                         net (fo=2, routed)           2.077     7.852    top_r_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.406 r  top_r_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.406    top_r[13]
    V14                                                               r  top_r[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 4.008ns (67.306%)  route 1.947ns (32.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.716     5.319    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  seq_mult_unit/r_reg_reg[12]/Q
                         net (fo=2, routed)           1.947     7.721    top_r_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.273 r  top_r_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.273    top_r[12]
    V15                                                               r  top_r[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.393ns (78.896%)  route 0.373ns (21.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seq_mult_unit/r_reg_reg[5]/Q
                         net (fo=2, routed)           0.373     2.031    top_r_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.284 r  top_r_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.284    top_r[5]
    V17                                                               r  top_r[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.397ns (78.055%)  route 0.393ns (21.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.600     1.519    seq_mult_unit/CLK
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  seq_mult_unit/r_reg_reg[6]/Q
                         net (fo=2, routed)           0.393     2.053    top_r_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.309 r  top_r_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.309    top_r[6]
    U17                                                               r  top_r[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.437ns (80.171%)  route 0.355ns (19.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.600     1.519    seq_mult_unit/CLK
    SLICE_X1Y65          FDCE                                         r  seq_mult_unit/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  seq_mult_unit/r_reg_reg[7]/Q
                         net (fo=2, routed)           0.355     2.003    top_r_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.309     3.312 r  top_r_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.312    top_r[7]
    U16                                                               r  top_r[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.429ns (79.471%)  route 0.369ns (20.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.128     1.645 r  seq_mult_unit/r_reg_reg[8]/Q
                         net (fo=2, routed)           0.369     2.015    top_r_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.301     3.316 r  top_r_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.316    top_r[8]
    V16                                                               r  top_r[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.436ns (79.430%)  route 0.372ns (20.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.128     1.645 r  seq_mult_unit/r_reg_reg[9]/Q
                         net (fo=2, routed)           0.372     2.017    top_r_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.308     3.325 r  top_r_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.325    top_r[9]
    T15                                                               r  top_r[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.393ns (76.637%)  route 0.425ns (23.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seq_mult_unit/r_reg_reg[12]/Q
                         net (fo=2, routed)           0.425     2.083    top_r_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.336 r  top_r_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.336    top_r[12]
    V15                                                               r  top_r[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.414ns (77.592%)  route 0.408ns (22.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.128     1.645 r  seq_mult_unit/r_reg_reg[11]/Q
                         net (fo=2, routed)           0.408     2.054    top_r_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.286     3.340 r  top_r_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.340    top_r[11]
    T16                                                               r  top_r[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.412ns (75.782%)  route 0.451ns (24.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seq_mult_unit/r_reg_reg[14]/Q
                         net (fo=2, routed)           0.451     2.110    top_r_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.380 r  top_r_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.380    top_r[14]
    V12                                                               r  top_r[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.396ns (73.013%)  route 0.516ns (26.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X0Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seq_mult_unit/r_reg_reg[13]/Q
                         net (fo=2, routed)           0.516     2.174    top_r_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.429 r  top_r_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.429    top_r[13]
    V14                                                               r  top_r[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_mult_unit/r_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_r[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.450ns (73.912%)  route 0.512ns (26.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    seq_mult_unit/CLK
    SLICE_X1Y67          FDCE                                         r  seq_mult_unit/r_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.128     1.645 r  seq_mult_unit/r_reg_reg[15]/Q
                         net (fo=2, routed)           0.512     2.157    top_r_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.322     3.480 r  top_r_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.480    top_r[15]
    V11                                                               r  top_r[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_b_in[4]
                            (input port)
  Destination:            seq_mult_unit/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.599ns  (logic 1.865ns (24.537%)  route 5.734ns (75.463%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  top_b_in[4] (IN)
                         net (fo=0)                   0.000     0.000    top_b_in[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  top_b_in_IBUF[4]_inst/O
                         net (fo=2, routed)           4.414     5.881    seq_mult_unit/top_b_in_IBUF[4]
    SLICE_X3Y66          LUT4 (Prop_lut4_I1_O)        0.124     6.005 r  seq_mult_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.727     6.732    seq_mult_unit/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.124     6.856 r  seq_mult_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.593     7.449    seq_mult_unit/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.150     7.599 r  seq_mult_unit/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.599    seq_mult_unit/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.599     5.022    seq_mult_unit/CLK
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 top_b_in[4]
                            (input port)
  Destination:            seq_mult_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.573ns  (logic 1.839ns (24.278%)  route 5.734ns (75.722%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  top_b_in[4] (IN)
                         net (fo=0)                   0.000     0.000    top_b_in[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  top_b_in_IBUF[4]_inst/O
                         net (fo=2, routed)           4.414     5.881    seq_mult_unit/top_b_in_IBUF[4]
    SLICE_X3Y66          LUT4 (Prop_lut4_I1_O)        0.124     6.005 f  seq_mult_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.727     6.732    seq_mult_unit/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.124     6.856 f  seq_mult_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.593     7.449    seq_mult_unit/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I1_O)        0.124     7.573 r  seq_mult_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.573    seq_mult_unit/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.599     5.022    seq_mult_unit/CLK
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 top_b_in[4]
                            (input port)
  Destination:            seq_mult_unit/n_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.393ns  (logic 1.591ns (24.881%)  route 4.802ns (75.119%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  top_b_in[4] (IN)
                         net (fo=0)                   0.000     0.000    top_b_in[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  top_b_in_IBUF[4]_inst/O
                         net (fo=2, routed)           4.802     6.269    seq_mult_unit/top_b_in_IBUF[4]
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.124     6.393 r  seq_mult_unit/n_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.393    seq_mult_unit/sel0[4]
    SLICE_X2Y66          FDCE                                         r  seq_mult_unit/n_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.598     5.021    seq_mult_unit/CLK
    SLICE_X2Y66          FDCE                                         r  seq_mult_unit/n_reg_reg[4]/C

Slack:                    inf
  Source:                 top_b_in[0]
                            (input port)
  Destination:            seq_mult_unit/n_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.741ns  (logic 1.106ns (19.265%)  route 4.635ns (80.735%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  top_b_in[0] (IN)
                         net (fo=0)                   0.000     0.000    top_b_in[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  top_b_in_IBUF[0]_inst/O
                         net (fo=2, routed)           4.108     5.090    seq_mult_unit/top_b_in_IBUF[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I0_O)        0.124     5.214 r  seq_mult_unit/n_reg[0]_i_1/O
                         net (fo=1, routed)           0.528     5.741    seq_mult_unit/sel0[0]
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.597     5.020    seq_mult_unit/CLK
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[0]/C

Slack:                    inf
  Source:                 top_b_in[1]
                            (input port)
  Destination:            seq_mult_unit/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.128ns  (logic 1.091ns (21.274%)  route 4.037ns (78.726%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  top_b_in[1] (IN)
                         net (fo=0)                   0.000     0.000    top_b_in[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  top_b_in_IBUF[1]_inst/O
                         net (fo=2, routed)           4.037     5.004    seq_mult_unit/top_b_in_IBUF[1]
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.124     5.128 r  seq_mult_unit/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.128    seq_mult_unit/sel0[1]
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.597     5.020    seq_mult_unit/CLK
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[1]/C

Slack:                    inf
  Source:                 top_b_in[3]
                            (input port)
  Destination:            seq_mult_unit/n_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.614ns  (logic 1.626ns (44.999%)  route 1.987ns (55.001%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  top_b_in[3] (IN)
                         net (fo=0)                   0.000     0.000    top_b_in[3]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  top_b_in_IBUF[3]_inst/O
                         net (fo=2, routed)           1.987     3.490    seq_mult_unit/top_b_in_IBUF[3]
    SLICE_X2Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.614 r  seq_mult_unit/n_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.614    seq_mult_unit/sel0[3]
    SLICE_X2Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.597     5.020    seq_mult_unit/CLK
    SLICE_X2Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[3]/C

Slack:                    inf
  Source:                 top_a_in[0]
                            (input port)
  Destination:            seq_mult_unit/a_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.478ns (41.149%)  route 2.113ns (58.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  top_a_in[0] (IN)
                         net (fo=0)                   0.000     0.000    top_a_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  top_a_in_IBUF[0]_inst/O
                         net (fo=2, routed)           2.113     3.591    seq_mult_unit/D[0]
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.599     5.022    seq_mult_unit/CLK
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[0]/C

Slack:                    inf
  Source:                 top_a_in[2]
                            (input port)
  Destination:            seq_mult_unit/a_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.550ns  (logic 1.485ns (41.838%)  route 2.065ns (58.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  top_a_in[2] (IN)
                         net (fo=0)                   0.000     0.000    top_a_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  top_a_in_IBUF[2]_inst/O
                         net (fo=2, routed)           2.065     3.550    seq_mult_unit/D[2]
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.599     5.022    seq_mult_unit/CLK
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[2]/C

Slack:                    inf
  Source:                 top_a_in[1]
                            (input port)
  Destination:            seq_mult_unit/a_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 1.480ns (41.782%)  route 2.062ns (58.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  top_a_in[1] (IN)
                         net (fo=0)                   0.000     0.000    top_a_in[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  top_a_in_IBUF[1]_inst/O
                         net (fo=2, routed)           2.062     3.541    seq_mult_unit/D[1]
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.599     5.022    seq_mult_unit/CLK
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seq_mult_unit/n_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.476ns  (logic 1.467ns (42.218%)  route 2.008ns (57.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=35, routed)          2.008     3.476    seq_mult_unit/AR[0]
    SLICE_X3Y67          FDCE                                         f  seq_mult_unit/n_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.597     5.020    seq_mult_unit/CLK
    SLICE_X3Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_a_in[4]
                            (input port)
  Destination:            seq_mult_unit/a_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.260ns (34.130%)  route 0.502ns (65.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  top_a_in[4] (IN)
                         net (fo=0)                   0.000     0.000    top_a_in[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  top_a_in_IBUF[4]_inst/O
                         net (fo=2, routed)           0.502     0.763    seq_mult_unit/D[4]
    SLICE_X1Y66          FDCE                                         r  seq_mult_unit/a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.870     2.035    seq_mult_unit/CLK
    SLICE_X1Y66          FDCE                                         r  seq_mult_unit/a_reg_reg[4]/C

Slack:                    inf
  Source:                 top_b_in[2]
                            (input port)
  Destination:            seq_mult_unit/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.295ns (35.692%)  route 0.531ns (64.308%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  top_b_in[2] (IN)
                         net (fo=0)                   0.000     0.000    top_b_in[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_b_in_IBUF[2]_inst/O
                         net (fo=2, routed)           0.531     0.781    seq_mult_unit/top_b_in_IBUF[2]
    SLICE_X2Y67          LUT6 (Prop_lut6_I4_O)        0.045     0.826 r  seq_mult_unit/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.826    seq_mult_unit/sel0[2]
    SLICE_X2Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    seq_mult_unit/CLK
    SLICE_X2Y67          FDCE                                         r  seq_mult_unit/n_reg_reg[2]/C

Slack:                    inf
  Source:                 top_a_in[3]
                            (input port)
  Destination:            seq_mult_unit/a_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.245ns (29.162%)  route 0.595ns (70.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  top_a_in[3] (IN)
                         net (fo=0)                   0.000     0.000    top_a_in[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  top_a_in_IBUF[3]_inst/O
                         net (fo=2, routed)           0.595     0.840    seq_mult_unit/D[3]
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.871     2.036    seq_mult_unit/CLK
    SLICE_X0Y65          FDCE                                         r  seq_mult_unit/a_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seq_mult_unit/a_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.235ns (26.950%)  route 0.638ns (73.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.638     0.873    seq_mult_unit/AR[0]
    SLICE_X1Y66          FDCE                                         f  seq_mult_unit/a_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.870     2.035    seq_mult_unit/CLK
    SLICE_X1Y66          FDCE                                         r  seq_mult_unit/a_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seq_mult_unit/a_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.235ns (26.950%)  route 0.638ns (73.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.638     0.873    seq_mult_unit/AR[0]
    SLICE_X1Y66          FDCE                                         f  seq_mult_unit/a_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.870     2.035    seq_mult_unit/CLK
    SLICE_X1Y66          FDCE                                         r  seq_mult_unit/a_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seq_mult_unit/a_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.235ns (26.950%)  route 0.638ns (73.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.638     0.873    seq_mult_unit/AR[0]
    SLICE_X1Y66          FDCE                                         f  seq_mult_unit/a_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.870     2.035    seq_mult_unit/CLK
    SLICE_X1Y66          FDCE                                         r  seq_mult_unit/a_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seq_mult_unit/a_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.235ns (26.950%)  route 0.638ns (73.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.638     0.873    seq_mult_unit/AR[0]
    SLICE_X1Y66          FDCE                                         f  seq_mult_unit/a_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.870     2.035    seq_mult_unit/CLK
    SLICE_X1Y66          FDCE                                         r  seq_mult_unit/a_reg_reg[7]/C

Slack:                    inf
  Source:                 top_start
                            (input port)
  Destination:            FSM_sequential_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.293ns (33.371%)  route 0.585ns (66.629%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  top_start (IN)
                         net (fo=0)                   0.000     0.000    top_start
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  top_start_IBUF_inst/O
                         net (fo=2, routed)           0.585     0.832    seq_mult_unit/top_start_IBUF
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.045     0.877 r  seq_mult_unit/FSM_sequential_state_reg_i_1/O
                         net (fo=1, routed)           0.000     0.877    seq_mult_unit_n_16
    SLICE_X1Y68          FDCE                                         r  FSM_sequential_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  FSM_sequential_state_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seq_mult_unit/FSM_sequential_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.235ns (26.418%)  route 0.656ns (73.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.656     0.891    seq_mult_unit/AR[0]
    SLICE_X2Y65          FDCE                                         f  seq_mult_unit/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.871     2.036    seq_mult_unit/CLK
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seq_mult_unit/FSM_sequential_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.235ns (26.418%)  route 0.656ns (73.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=35, routed)          0.656     0.891    seq_mult_unit/AR[0]
    SLICE_X2Y65          FDCE                                         f  seq_mult_unit/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.871     2.036    seq_mult_unit/CLK
    SLICE_X2Y65          FDCE                                         r  seq_mult_unit/FSM_sequential_state_reg_reg[1]/C





