m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/Code/instructiondec/ohne_ALU
vALU_VARIABLE
Z0 !s110 1502453584
!i10b 1
!s100 n5lmK8eQAHab_XoTWIElO3
IG8L2BUg9WzUmhGimOSDHz3
Z1 V`JN@9S9cnhjKRR_L]QIcM3
Z2 d/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/source/sim
w1502346641
8/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/alu/ALU_VARIABLE.v
F/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/alu/ALU_VARIABLE.v
L0 3
Z3 OL;L;10.3d;59
r1
!s85 0
31
!s108 1502453584.019876
!s107 /home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/alu/ALU_VARIABLE.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/alu/ALU_VARIABLE.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@a@l@u_@v@a@r@i@a@b@l@e
vcpu
!s110 1502453583
!i10b 1
!s100 ^f8]e79CN2^89S0FlXP6^1
I7K_Fl4<l_UOIfWcISC=?;0
R1
R2
w1502450412
8/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/cpu.v
F/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/cpu.v
L0 3
R3
r1
!s85 0
31
!s108 1502453583.976642
!s107 /home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/topdefines.v|/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/cpu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/cpu.v|
!i113 0
R4
vInstruction_Fetch_v2
R0
!i10b 1
!s100 PYH3[]cC7eVNSVhdj3GFh0
I_mV[T6V1?QP:07:XF`H:[0
R1
R2
w1502365283
8/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/instructionfetch/Instruction_Fetch_v2.v
F/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/instructionfetch/Instruction_Fetch_v2.v
L0 1
R3
r1
!s85 0
31
!s108 1502453584.139341
!s107 /home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/instructionfetch/Instruction_Fetch_v2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/instructionfetch/Instruction_Fetch_v2.v|
!i113 0
R4
n@instruction_@fetch_v2
virdecode
R0
!i10b 1
!s100 ;J_EH`^GlCjE@MZ8CQz>J3
I9Lg66_>mfkn65g60SaU_z2
R1
R2
w1502442131
8/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/instructiondec/irdec.v
F/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/instructiondec/irdec.v
F/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/instructiondec/f_flageval.v
L0 6
R3
r1
!s85 0
31
!s108 1502453584.063267
!s107 /home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/instructiondec/f_flageval.v|/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/instructiondec/irdefines.v|/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/instructiondec/irdec.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/instructiondec/irdec.v|
!i113 0
R4
vmemory_interface_simple
R0
!i10b 1
!s100 d9alQo0iI`GI>VzP3=6Yz2
IEUZ0Y<f@WU4oP4D4G>azD3
R1
R2
w1502440461
8/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/memory_simple/memory_interface_simple.v
F/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/memory_simple/memory_interface_simple.v
Z5 L0 14
R3
r1
!s85 0
31
!s108 1502453584.162231
!s107 /home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/memory_simple/memory_interface_simple.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/memory_simple/memory_interface_simple.v|
!i113 0
R4
vregister_file_v2
R0
!i10b 1
!s100 MTe?W5Dg5TV[QLUNXZ`HK3
IRnD0V[?:bej914V=:CZ2V0
R1
R2
w1502425286
8/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/registerfile/register_file_v2.v
F/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/registerfile/register_file_v2.v
R5
R3
r1
!s85 0
31
!s108 1502453584.189571
!s107 /home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/registerfile/register_file_v2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/registerfile/register_file_v2.v|
!i113 0
R4
