{
  "module_name": "i2c-qcom-cci.c",
  "hash_id": "815ae3384a613e6167f094a16026dfe2fd65029bb939a29686d456c31a4accde",
  "original_prompt": "Ingested from linux-6.6.14/drivers/i2c/busses/i2c-qcom-cci.c",
  "human_readable_source": "\n\n\n\n#include <linux/clk.h>\n#include <linux/completion.h>\n#include <linux/i2c.h>\n#include <linux/io.h>\n#include <linux/interrupt.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n\n#define CCI_HW_VERSION\t\t\t\t0x0\n#define CCI_RESET_CMD\t\t\t\t0x004\n#define CCI_RESET_CMD_MASK\t\t\t0x0f73f3f7\n#define CCI_RESET_CMD_M0_MASK\t\t\t0x000003f1\n#define CCI_RESET_CMD_M1_MASK\t\t\t0x0003f001\n#define CCI_QUEUE_START\t\t\t\t0x008\n#define CCI_HALT_REQ\t\t\t\t0x034\n#define CCI_HALT_REQ_I2C_M0_Q0Q1\t\tBIT(0)\n#define CCI_HALT_REQ_I2C_M1_Q0Q1\t\tBIT(1)\n\n#define CCI_I2C_Mm_SCL_CTL(m)\t\t\t(0x100 + 0x100 * (m))\n#define CCI_I2C_Mm_SDA_CTL_0(m)\t\t\t(0x104 + 0x100 * (m))\n#define CCI_I2C_Mm_SDA_CTL_1(m)\t\t\t(0x108 + 0x100 * (m))\n#define CCI_I2C_Mm_SDA_CTL_2(m)\t\t\t(0x10c + 0x100 * (m))\n#define CCI_I2C_Mm_MISC_CTL(m)\t\t\t(0x110 + 0x100 * (m))\n\n#define CCI_I2C_Mm_READ_DATA(m)\t\t\t(0x118 + 0x100 * (m))\n#define CCI_I2C_Mm_READ_BUF_LEVEL(m)\t\t(0x11c + 0x100 * (m))\n#define CCI_I2C_Mm_Qn_EXEC_WORD_CNT(m, n)\t(0x300 + 0x200 * (m) + 0x100 * (n))\n#define CCI_I2C_Mm_Qn_CUR_WORD_CNT(m, n)\t(0x304 + 0x200 * (m) + 0x100 * (n))\n#define CCI_I2C_Mm_Qn_CUR_CMD(m, n)\t\t(0x308 + 0x200 * (m) + 0x100 * (n))\n#define CCI_I2C_Mm_Qn_REPORT_STATUS(m, n)\t(0x30c + 0x200 * (m) + 0x100 * (n))\n#define CCI_I2C_Mm_Qn_LOAD_DATA(m, n)\t\t(0x310 + 0x200 * (m) + 0x100 * (n))\n\n#define CCI_IRQ_GLOBAL_CLEAR_CMD\t\t0xc00\n#define CCI_IRQ_MASK_0\t\t\t\t0xc04\n#define CCI_IRQ_MASK_0_I2C_M0_RD_DONE\t\tBIT(0)\n#define CCI_IRQ_MASK_0_I2C_M0_Q0_REPORT\t\tBIT(4)\n#define CCI_IRQ_MASK_0_I2C_M0_Q1_REPORT\t\tBIT(8)\n#define CCI_IRQ_MASK_0_I2C_M1_RD_DONE\t\tBIT(12)\n#define CCI_IRQ_MASK_0_I2C_M1_Q0_REPORT\t\tBIT(16)\n#define CCI_IRQ_MASK_0_I2C_M1_Q1_REPORT\t\tBIT(20)\n#define CCI_IRQ_MASK_0_RST_DONE_ACK\t\tBIT(24)\n#define CCI_IRQ_MASK_0_I2C_M0_Q0Q1_HALT_ACK\tBIT(25)\n#define CCI_IRQ_MASK_0_I2C_M1_Q0Q1_HALT_ACK\tBIT(26)\n#define CCI_IRQ_MASK_0_I2C_M0_ERROR\t\t0x18000ee6\n#define CCI_IRQ_MASK_0_I2C_M1_ERROR\t\t0x60ee6000\n#define CCI_IRQ_CLEAR_0\t\t\t\t0xc08\n#define CCI_IRQ_STATUS_0\t\t\t0xc0c\n#define CCI_IRQ_STATUS_0_I2C_M0_RD_DONE\t\tBIT(0)\n#define CCI_IRQ_STATUS_0_I2C_M0_Q0_REPORT\tBIT(4)\n#define CCI_IRQ_STATUS_0_I2C_M0_Q1_REPORT\tBIT(8)\n#define CCI_IRQ_STATUS_0_I2C_M1_RD_DONE\t\tBIT(12)\n#define CCI_IRQ_STATUS_0_I2C_M1_Q0_REPORT\tBIT(16)\n#define CCI_IRQ_STATUS_0_I2C_M1_Q1_REPORT\tBIT(20)\n#define CCI_IRQ_STATUS_0_RST_DONE_ACK\t\tBIT(24)\n#define CCI_IRQ_STATUS_0_I2C_M0_Q0Q1_HALT_ACK\tBIT(25)\n#define CCI_IRQ_STATUS_0_I2C_M1_Q0Q1_HALT_ACK\tBIT(26)\n#define CCI_IRQ_STATUS_0_I2C_M0_Q0_NACK_ERR\tBIT(27)\n#define CCI_IRQ_STATUS_0_I2C_M0_Q1_NACK_ERR\tBIT(28)\n#define CCI_IRQ_STATUS_0_I2C_M1_Q0_NACK_ERR\tBIT(29)\n#define CCI_IRQ_STATUS_0_I2C_M1_Q1_NACK_ERR\tBIT(30)\n#define CCI_IRQ_STATUS_0_I2C_M0_ERROR\t\t0x18000ee6\n#define CCI_IRQ_STATUS_0_I2C_M1_ERROR\t\t0x60ee6000\n\n#define CCI_TIMEOUT\t(msecs_to_jiffies(100))\n#define NUM_MASTERS\t2\n#define NUM_QUEUES\t2\n\n \n#define CCI_RES_MAX\t6\n\n#define CCI_I2C_SET_PARAM\t1\n#define CCI_I2C_REPORT\t\t8\n#define CCI_I2C_WRITE\t\t9\n#define CCI_I2C_READ\t\t10\n\n#define CCI_I2C_REPORT_IRQ_EN\tBIT(8)\n\nenum {\n\tI2C_MODE_STANDARD,\n\tI2C_MODE_FAST,\n\tI2C_MODE_FAST_PLUS,\n};\n\nenum cci_i2c_queue_t {\n\tQUEUE_0,\n\tQUEUE_1\n};\n\nstruct hw_params {\n\tu16 thigh;  \n\tu16 tlow;  \n\tu16 tsu_sto;  \n\tu16 tsu_sta;  \n\tu16 thd_dat;  \n\tu16 thd_sta;  \n\tu16 tbuf;  \n\tu8 scl_stretch_en;\n\tu16 trdhld;\n\tu16 tsp;  \n};\n\nstruct cci;\n\nstruct cci_master {\n\tstruct i2c_adapter adap;\n\tu16 master;\n\tu8 mode;\n\tint status;\n\tstruct completion irq_complete;\n\tstruct cci *cci;\n};\n\nstruct cci_data {\n\tunsigned int num_masters;\n\tstruct i2c_adapter_quirks quirks;\n\tu16 queue_size[NUM_QUEUES];\n\tunsigned long cci_clk_rate;\n\tstruct hw_params params[3];\n};\n\nstruct cci {\n\tstruct device *dev;\n\tvoid __iomem *base;\n\tunsigned int irq;\n\tconst struct cci_data *data;\n\tstruct clk_bulk_data *clocks;\n\tint nclocks;\n\tstruct cci_master master[NUM_MASTERS];\n};\n\nstatic irqreturn_t cci_isr(int irq, void *dev)\n{\n\tstruct cci *cci = dev;\n\tu32 val, reset = 0;\n\tint ret = IRQ_NONE;\n\n\tval = readl(cci->base + CCI_IRQ_STATUS_0);\n\twritel(val, cci->base + CCI_IRQ_CLEAR_0);\n\twritel(0x1, cci->base + CCI_IRQ_GLOBAL_CLEAR_CMD);\n\n\tif (val & CCI_IRQ_STATUS_0_RST_DONE_ACK) {\n\t\tcomplete(&cci->master[0].irq_complete);\n\t\tif (cci->master[1].master)\n\t\t\tcomplete(&cci->master[1].irq_complete);\n\t\tret = IRQ_HANDLED;\n\t}\n\n\tif (val & CCI_IRQ_STATUS_0_I2C_M0_RD_DONE ||\n\t\t\tval & CCI_IRQ_STATUS_0_I2C_M0_Q0_REPORT ||\n\t\t\tval & CCI_IRQ_STATUS_0_I2C_M0_Q1_REPORT) {\n\t\tcci->master[0].status = 0;\n\t\tcomplete(&cci->master[0].irq_complete);\n\t\tret = IRQ_HANDLED;\n\t}\n\n\tif (val & CCI_IRQ_STATUS_0_I2C_M1_RD_DONE ||\n\t\t\tval & CCI_IRQ_STATUS_0_I2C_M1_Q0_REPORT ||\n\t\t\tval & CCI_IRQ_STATUS_0_I2C_M1_Q1_REPORT) {\n\t\tcci->master[1].status = 0;\n\t\tcomplete(&cci->master[1].irq_complete);\n\t\tret = IRQ_HANDLED;\n\t}\n\n\tif (unlikely(val & CCI_IRQ_STATUS_0_I2C_M0_Q0Q1_HALT_ACK)) {\n\t\treset = CCI_RESET_CMD_M0_MASK;\n\t\tret = IRQ_HANDLED;\n\t}\n\n\tif (unlikely(val & CCI_IRQ_STATUS_0_I2C_M1_Q0Q1_HALT_ACK)) {\n\t\treset = CCI_RESET_CMD_M1_MASK;\n\t\tret = IRQ_HANDLED;\n\t}\n\n\tif (unlikely(reset))\n\t\twritel(reset, cci->base + CCI_RESET_CMD);\n\n\tif (unlikely(val & CCI_IRQ_STATUS_0_I2C_M0_ERROR)) {\n\t\tif (val & CCI_IRQ_STATUS_0_I2C_M0_Q0_NACK_ERR ||\n\t\t\tval & CCI_IRQ_STATUS_0_I2C_M0_Q1_NACK_ERR)\n\t\t\tcci->master[0].status = -ENXIO;\n\t\telse\n\t\t\tcci->master[0].status = -EIO;\n\n\t\twritel(CCI_HALT_REQ_I2C_M0_Q0Q1, cci->base + CCI_HALT_REQ);\n\t\tret = IRQ_HANDLED;\n\t}\n\n\tif (unlikely(val & CCI_IRQ_STATUS_0_I2C_M1_ERROR)) {\n\t\tif (val & CCI_IRQ_STATUS_0_I2C_M1_Q0_NACK_ERR ||\n\t\t\tval & CCI_IRQ_STATUS_0_I2C_M1_Q1_NACK_ERR)\n\t\t\tcci->master[1].status = -ENXIO;\n\t\telse\n\t\t\tcci->master[1].status = -EIO;\n\n\t\twritel(CCI_HALT_REQ_I2C_M1_Q0Q1, cci->base + CCI_HALT_REQ);\n\t\tret = IRQ_HANDLED;\n\t}\n\n\treturn ret;\n}\n\nstatic int cci_halt(struct cci *cci, u8 master_num)\n{\n\tstruct cci_master *master;\n\tu32 val;\n\n\tif (master_num >= cci->data->num_masters) {\n\t\tdev_err(cci->dev, \"Unsupported master idx (%u)\\n\", master_num);\n\t\treturn -EINVAL;\n\t}\n\n\tval = BIT(master_num);\n\tmaster = &cci->master[master_num];\n\n\treinit_completion(&master->irq_complete);\n\twritel(val, cci->base + CCI_HALT_REQ);\n\n\tif (!wait_for_completion_timeout(&master->irq_complete, CCI_TIMEOUT)) {\n\t\tdev_err(cci->dev, \"CCI halt timeout\\n\");\n\t\treturn -ETIMEDOUT;\n\t}\n\n\treturn 0;\n}\n\nstatic int cci_reset(struct cci *cci)\n{\n\t \n\treinit_completion(&cci->master[0].irq_complete);\n\twritel(CCI_RESET_CMD_MASK, cci->base + CCI_RESET_CMD);\n\n\tif (!wait_for_completion_timeout(&cci->master[0].irq_complete,\n\t\t\t\t\t CCI_TIMEOUT)) {\n\t\tdev_err(cci->dev, \"CCI reset timeout\\n\");\n\t\treturn -ETIMEDOUT;\n\t}\n\n\treturn 0;\n}\n\nstatic int cci_init(struct cci *cci)\n{\n\tu32 val = CCI_IRQ_MASK_0_I2C_M0_RD_DONE |\n\t\t\tCCI_IRQ_MASK_0_I2C_M0_Q0_REPORT |\n\t\t\tCCI_IRQ_MASK_0_I2C_M0_Q1_REPORT |\n\t\t\tCCI_IRQ_MASK_0_I2C_M1_RD_DONE |\n\t\t\tCCI_IRQ_MASK_0_I2C_M1_Q0_REPORT |\n\t\t\tCCI_IRQ_MASK_0_I2C_M1_Q1_REPORT |\n\t\t\tCCI_IRQ_MASK_0_RST_DONE_ACK |\n\t\t\tCCI_IRQ_MASK_0_I2C_M0_Q0Q1_HALT_ACK |\n\t\t\tCCI_IRQ_MASK_0_I2C_M1_Q0Q1_HALT_ACK |\n\t\t\tCCI_IRQ_MASK_0_I2C_M0_ERROR |\n\t\t\tCCI_IRQ_MASK_0_I2C_M1_ERROR;\n\tint i;\n\n\twritel(val, cci->base + CCI_IRQ_MASK_0);\n\n\tfor (i = 0; i < cci->data->num_masters; i++) {\n\t\tint mode = cci->master[i].mode;\n\t\tconst struct hw_params *hw;\n\n\t\tif (!cci->master[i].cci)\n\t\t\tcontinue;\n\n\t\thw = &cci->data->params[mode];\n\n\t\tval = hw->thigh << 16 | hw->tlow;\n\t\twritel(val, cci->base + CCI_I2C_Mm_SCL_CTL(i));\n\n\t\tval = hw->tsu_sto << 16 | hw->tsu_sta;\n\t\twritel(val, cci->base + CCI_I2C_Mm_SDA_CTL_0(i));\n\n\t\tval = hw->thd_dat << 16 | hw->thd_sta;\n\t\twritel(val, cci->base + CCI_I2C_Mm_SDA_CTL_1(i));\n\n\t\tval = hw->tbuf;\n\t\twritel(val, cci->base + CCI_I2C_Mm_SDA_CTL_2(i));\n\n\t\tval = hw->scl_stretch_en << 8 | hw->trdhld << 4 | hw->tsp;\n\t\twritel(val, cci->base + CCI_I2C_Mm_MISC_CTL(i));\n\t}\n\n\treturn 0;\n}\n\nstatic int cci_run_queue(struct cci *cci, u8 master, u8 queue)\n{\n\tu32 val;\n\n\tval = readl(cci->base + CCI_I2C_Mm_Qn_CUR_WORD_CNT(master, queue));\n\twritel(val, cci->base + CCI_I2C_Mm_Qn_EXEC_WORD_CNT(master, queue));\n\n\treinit_completion(&cci->master[master].irq_complete);\n\tval = BIT(master * 2 + queue);\n\twritel(val, cci->base + CCI_QUEUE_START);\n\n\tif (!wait_for_completion_timeout(&cci->master[master].irq_complete,\n\t\t\t\t\t CCI_TIMEOUT)) {\n\t\tdev_err(cci->dev, \"master %d queue %d timeout\\n\",\n\t\t\tmaster, queue);\n\t\tcci_reset(cci);\n\t\tcci_init(cci);\n\t\treturn -ETIMEDOUT;\n\t}\n\n\treturn cci->master[master].status;\n}\n\nstatic int cci_validate_queue(struct cci *cci, u8 master, u8 queue)\n{\n\tu32 val;\n\n\tval = readl(cci->base + CCI_I2C_Mm_Qn_CUR_WORD_CNT(master, queue));\n\tif (val == cci->data->queue_size[queue])\n\t\treturn -EINVAL;\n\n\tif (!val)\n\t\treturn 0;\n\n\tval = CCI_I2C_REPORT | CCI_I2C_REPORT_IRQ_EN;\n\twritel(val, cci->base + CCI_I2C_Mm_Qn_LOAD_DATA(master, queue));\n\n\treturn cci_run_queue(cci, master, queue);\n}\n\nstatic int cci_i2c_read(struct cci *cci, u16 master,\n\t\t\tu16 addr, u8 *buf, u16 len)\n{\n\tu32 val, words_read, words_exp;\n\tu8 queue = QUEUE_1;\n\tint i, index = 0, ret;\n\tbool first = true;\n\n\t \n\tret = cci_validate_queue(cci, master, queue);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tval = CCI_I2C_SET_PARAM | (addr & 0x7f) << 4;\n\twritel(val, cci->base + CCI_I2C_Mm_Qn_LOAD_DATA(master, queue));\n\n\tval = CCI_I2C_READ | len << 4;\n\twritel(val, cci->base + CCI_I2C_Mm_Qn_LOAD_DATA(master, queue));\n\n\tret = cci_run_queue(cci, master, queue);\n\tif (ret < 0)\n\t\treturn ret;\n\n\twords_read = readl(cci->base + CCI_I2C_Mm_READ_BUF_LEVEL(master));\n\twords_exp = len / 4 + 1;\n\tif (words_read != words_exp) {\n\t\tdev_err(cci->dev, \"words read = %d, words expected = %d\\n\",\n\t\t\twords_read, words_exp);\n\t\treturn -EIO;\n\t}\n\n\tdo {\n\t\tval = readl(cci->base + CCI_I2C_Mm_READ_DATA(master));\n\n\t\tfor (i = 0; i < 4 && index < len; i++) {\n\t\t\tif (first) {\n\t\t\t\t \n\t\t\t\tfirst = false;\n\t\t\t\tcontinue;\n\t\t\t}\n\t\t\tbuf[index++] = (val >> (i * 8)) & 0xff;\n\t\t}\n\t} while (--words_read);\n\n\treturn 0;\n}\n\nstatic int cci_i2c_write(struct cci *cci, u16 master,\n\t\t\t u16 addr, u8 *buf, u16 len)\n{\n\tu8 queue = QUEUE_0;\n\tu8 load[12] = { 0 };\n\tint i = 0, j, ret;\n\tu32 val;\n\n\t \n\tret = cci_validate_queue(cci, master, queue);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tval = CCI_I2C_SET_PARAM | (addr & 0x7f) << 4;\n\twritel(val, cci->base + CCI_I2C_Mm_Qn_LOAD_DATA(master, queue));\n\n\tload[i++] = CCI_I2C_WRITE | len << 4;\n\n\tfor (j = 0; j < len; j++)\n\t\tload[i++] = buf[j];\n\n\tfor (j = 0; j < i; j += 4) {\n\t\tval = load[j];\n\t\tval |= load[j + 1] << 8;\n\t\tval |= load[j + 2] << 16;\n\t\tval |= load[j + 3] << 24;\n\t\twritel(val, cci->base + CCI_I2C_Mm_Qn_LOAD_DATA(master, queue));\n\t}\n\n\tval = CCI_I2C_REPORT | CCI_I2C_REPORT_IRQ_EN;\n\twritel(val, cci->base + CCI_I2C_Mm_Qn_LOAD_DATA(master, queue));\n\n\treturn cci_run_queue(cci, master, queue);\n}\n\nstatic int cci_xfer(struct i2c_adapter *adap, struct i2c_msg msgs[], int num)\n{\n\tstruct cci_master *cci_master = i2c_get_adapdata(adap);\n\tstruct cci *cci = cci_master->cci;\n\tint i, ret;\n\n\tret = pm_runtime_get_sync(cci->dev);\n\tif (ret < 0)\n\t\tgoto err;\n\n\tfor (i = 0; i < num; i++) {\n\t\tif (msgs[i].flags & I2C_M_RD)\n\t\t\tret = cci_i2c_read(cci, cci_master->master,\n\t\t\t\t\t   msgs[i].addr, msgs[i].buf,\n\t\t\t\t\t   msgs[i].len);\n\t\telse\n\t\t\tret = cci_i2c_write(cci, cci_master->master,\n\t\t\t\t\t    msgs[i].addr, msgs[i].buf,\n\t\t\t\t\t    msgs[i].len);\n\n\t\tif (ret < 0)\n\t\t\tbreak;\n\t}\n\n\tif (!ret)\n\t\tret = num;\n\nerr:\n\tpm_runtime_mark_last_busy(cci->dev);\n\tpm_runtime_put_autosuspend(cci->dev);\n\n\treturn ret;\n}\n\nstatic u32 cci_func(struct i2c_adapter *adap)\n{\n\treturn I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL;\n}\n\nstatic const struct i2c_algorithm cci_algo = {\n\t.master_xfer\t= cci_xfer,\n\t.functionality\t= cci_func,\n};\n\nstatic int cci_enable_clocks(struct cci *cci)\n{\n\treturn clk_bulk_prepare_enable(cci->nclocks, cci->clocks);\n}\n\nstatic void cci_disable_clocks(struct cci *cci)\n{\n\tclk_bulk_disable_unprepare(cci->nclocks, cci->clocks);\n}\n\nstatic int __maybe_unused cci_suspend_runtime(struct device *dev)\n{\n\tstruct cci *cci = dev_get_drvdata(dev);\n\n\tcci_disable_clocks(cci);\n\treturn 0;\n}\n\nstatic int __maybe_unused cci_resume_runtime(struct device *dev)\n{\n\tstruct cci *cci = dev_get_drvdata(dev);\n\tint ret;\n\n\tret = cci_enable_clocks(cci);\n\tif (ret)\n\t\treturn ret;\n\n\tcci_init(cci);\n\treturn 0;\n}\n\nstatic int __maybe_unused cci_suspend(struct device *dev)\n{\n\tif (!pm_runtime_suspended(dev))\n\t\treturn cci_suspend_runtime(dev);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused cci_resume(struct device *dev)\n{\n\tcci_resume_runtime(dev);\n\tpm_runtime_mark_last_busy(dev);\n\tpm_request_autosuspend(dev);\n\n\treturn 0;\n}\n\nstatic const struct dev_pm_ops qcom_cci_pm = {\n\tSET_SYSTEM_SLEEP_PM_OPS(cci_suspend, cci_resume)\n\tSET_RUNTIME_PM_OPS(cci_suspend_runtime, cci_resume_runtime, NULL)\n};\n\nstatic int cci_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tunsigned long cci_clk_rate = 0;\n\tstruct device_node *child;\n\tstruct resource *r;\n\tstruct cci *cci;\n\tint ret, i;\n\tu32 val;\n\n\tcci = devm_kzalloc(dev, sizeof(*cci), GFP_KERNEL);\n\tif (!cci)\n\t\treturn -ENOMEM;\n\n\tcci->dev = dev;\n\tplatform_set_drvdata(pdev, cci);\n\tcci->data = device_get_match_data(dev);\n\tif (!cci->data)\n\t\treturn -ENOENT;\n\n\tfor_each_available_child_of_node(dev->of_node, child) {\n\t\tstruct cci_master *master;\n\t\tu32 idx;\n\n\t\tret = of_property_read_u32(child, \"reg\", &idx);\n\t\tif (ret) {\n\t\t\tdev_err(dev, \"%pOF invalid 'reg' property\", child);\n\t\t\tcontinue;\n\t\t}\n\n\t\tif (idx >= cci->data->num_masters) {\n\t\t\tdev_err(dev, \"%pOF invalid 'reg' value: %u (max is %u)\",\n\t\t\t\tchild, idx, cci->data->num_masters - 1);\n\t\t\tcontinue;\n\t\t}\n\n\t\tmaster = &cci->master[idx];\n\t\tmaster->adap.quirks = &cci->data->quirks;\n\t\tmaster->adap.algo = &cci_algo;\n\t\tmaster->adap.dev.parent = dev;\n\t\tmaster->adap.dev.of_node = of_node_get(child);\n\t\tmaster->master = idx;\n\t\tmaster->cci = cci;\n\n\t\ti2c_set_adapdata(&master->adap, master);\n\t\tsnprintf(master->adap.name, sizeof(master->adap.name), \"Qualcomm-CCI\");\n\n\t\tmaster->mode = I2C_MODE_STANDARD;\n\t\tret = of_property_read_u32(child, \"clock-frequency\", &val);\n\t\tif (!ret) {\n\t\t\tif (val == I2C_MAX_FAST_MODE_FREQ)\n\t\t\t\tmaster->mode = I2C_MODE_FAST;\n\t\t\telse if (val == I2C_MAX_FAST_MODE_PLUS_FREQ)\n\t\t\t\tmaster->mode = I2C_MODE_FAST_PLUS;\n\t\t}\n\n\t\tinit_completion(&master->irq_complete);\n\t}\n\n\t \n\n\tcci->base = devm_platform_get_and_ioremap_resource(pdev, 0, &r);\n\tif (IS_ERR(cci->base))\n\t\treturn PTR_ERR(cci->base);\n\n\t \n\n\tret = devm_clk_bulk_get_all(dev, &cci->clocks);\n\tif (ret < 0)\n\t\treturn dev_err_probe(dev, ret, \"failed to get clocks\\n\");\n\telse if (!ret)\n\t\treturn dev_err_probe(dev, -EINVAL, \"not enough clocks in DT\\n\");\n\tcci->nclocks = ret;\n\n\t \n\tfor (i = 0; i < cci->nclocks; i++) {\n\t\tif (!strcmp(cci->clocks[i].id, \"cci\")) {\n\t\t\tcci_clk_rate = clk_get_rate(cci->clocks[i].clk);\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tif (cci_clk_rate != cci->data->cci_clk_rate) {\n\t\t \n\t\tdev_warn(dev, \"Found %lu cci clk rate while %lu was expected\\n\",\n\t\t\t cci_clk_rate, cci->data->cci_clk_rate);\n\t}\n\n\tret = cci_enable_clocks(cci);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\n\tret = platform_get_irq(pdev, 0);\n\tif (ret < 0)\n\t\tgoto disable_clocks;\n\tcci->irq = ret;\n\n\tret = devm_request_irq(dev, cci->irq, cci_isr, 0, dev_name(dev), cci);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"request_irq failed, ret: %d\\n\", ret);\n\t\tgoto disable_clocks;\n\t}\n\n\tval = readl(cci->base + CCI_HW_VERSION);\n\tdev_dbg(dev, \"CCI HW version = 0x%08x\", val);\n\n\tret = cci_reset(cci);\n\tif (ret < 0)\n\t\tgoto error;\n\n\tret = cci_init(cci);\n\tif (ret < 0)\n\t\tgoto error;\n\n\tpm_runtime_set_autosuspend_delay(dev, MSEC_PER_SEC);\n\tpm_runtime_use_autosuspend(dev);\n\tpm_runtime_set_active(dev);\n\tpm_runtime_enable(dev);\n\n\tfor (i = 0; i < cci->data->num_masters; i++) {\n\t\tif (!cci->master[i].cci)\n\t\t\tcontinue;\n\n\t\tret = i2c_add_adapter(&cci->master[i].adap);\n\t\tif (ret < 0) {\n\t\t\tof_node_put(cci->master[i].adap.dev.of_node);\n\t\t\tgoto error_i2c;\n\t\t}\n\t}\n\n\treturn 0;\n\nerror_i2c:\n\tpm_runtime_disable(dev);\n\tpm_runtime_dont_use_autosuspend(dev);\n\n\tfor (--i ; i >= 0; i--) {\n\t\tif (cci->master[i].cci) {\n\t\t\ti2c_del_adapter(&cci->master[i].adap);\n\t\t\tof_node_put(cci->master[i].adap.dev.of_node);\n\t\t}\n\t}\nerror:\n\tdisable_irq(cci->irq);\ndisable_clocks:\n\tcci_disable_clocks(cci);\n\n\treturn ret;\n}\n\nstatic void cci_remove(struct platform_device *pdev)\n{\n\tstruct cci *cci = platform_get_drvdata(pdev);\n\tint i;\n\n\tfor (i = 0; i < cci->data->num_masters; i++) {\n\t\tif (cci->master[i].cci) {\n\t\t\ti2c_del_adapter(&cci->master[i].adap);\n\t\t\tof_node_put(cci->master[i].adap.dev.of_node);\n\t\t}\n\t\tcci_halt(cci, i);\n\t}\n\n\tdisable_irq(cci->irq);\n\tpm_runtime_disable(&pdev->dev);\n\tpm_runtime_set_suspended(&pdev->dev);\n}\n\nstatic const struct cci_data cci_v1_data = {\n\t.num_masters = 1,\n\t.queue_size = { 64, 16 },\n\t.quirks = {\n\t\t.max_write_len = 10,\n\t\t.max_read_len = 12,\n\t},\n\t.cci_clk_rate =  19200000,\n\t.params[I2C_MODE_STANDARD] = {\n\t\t.thigh = 78,\n\t\t.tlow = 114,\n\t\t.tsu_sto = 28,\n\t\t.tsu_sta = 28,\n\t\t.thd_dat = 10,\n\t\t.thd_sta = 77,\n\t\t.tbuf = 118,\n\t\t.scl_stretch_en = 0,\n\t\t.trdhld = 6,\n\t\t.tsp = 1\n\t},\n\t.params[I2C_MODE_FAST] = {\n\t\t.thigh = 20,\n\t\t.tlow = 28,\n\t\t.tsu_sto = 21,\n\t\t.tsu_sta = 21,\n\t\t.thd_dat = 13,\n\t\t.thd_sta = 18,\n\t\t.tbuf = 32,\n\t\t.scl_stretch_en = 0,\n\t\t.trdhld = 6,\n\t\t.tsp = 3\n\t},\n};\n\nstatic const struct cci_data cci_v1_5_data = {\n\t.num_masters = 2,\n\t.queue_size = { 64, 16 },\n\t.quirks = {\n\t\t.max_write_len = 10,\n\t\t.max_read_len = 12,\n\t},\n\t.cci_clk_rate =  19200000,\n\t.params[I2C_MODE_STANDARD] = {\n\t\t.thigh = 78,\n\t\t.tlow = 114,\n\t\t.tsu_sto = 28,\n\t\t.tsu_sta = 28,\n\t\t.thd_dat = 10,\n\t\t.thd_sta = 77,\n\t\t.tbuf = 118,\n\t\t.scl_stretch_en = 0,\n\t\t.trdhld = 6,\n\t\t.tsp = 1\n\t},\n\t.params[I2C_MODE_FAST] = {\n\t\t.thigh = 20,\n\t\t.tlow = 28,\n\t\t.tsu_sto = 21,\n\t\t.tsu_sta = 21,\n\t\t.thd_dat = 13,\n\t\t.thd_sta = 18,\n\t\t.tbuf = 32,\n\t\t.scl_stretch_en = 0,\n\t\t.trdhld = 6,\n\t\t.tsp = 3\n\t},\n};\n\nstatic const struct cci_data cci_v2_data = {\n\t.num_masters = 2,\n\t.queue_size = { 64, 16 },\n\t.quirks = {\n\t\t.max_write_len = 11,\n\t\t.max_read_len = 12,\n\t},\n\t.cci_clk_rate =  37500000,\n\t.params[I2C_MODE_STANDARD] = {\n\t\t.thigh = 201,\n\t\t.tlow = 174,\n\t\t.tsu_sto = 204,\n\t\t.tsu_sta = 231,\n\t\t.thd_dat = 22,\n\t\t.thd_sta = 162,\n\t\t.tbuf = 227,\n\t\t.scl_stretch_en = 0,\n\t\t.trdhld = 6,\n\t\t.tsp = 3\n\t},\n\t.params[I2C_MODE_FAST] = {\n\t\t.thigh = 38,\n\t\t.tlow = 56,\n\t\t.tsu_sto = 40,\n\t\t.tsu_sta = 40,\n\t\t.thd_dat = 22,\n\t\t.thd_sta = 35,\n\t\t.tbuf = 62,\n\t\t.scl_stretch_en = 0,\n\t\t.trdhld = 6,\n\t\t.tsp = 3\n\t},\n\t.params[I2C_MODE_FAST_PLUS] = {\n\t\t.thigh = 16,\n\t\t.tlow = 22,\n\t\t.tsu_sto = 17,\n\t\t.tsu_sta = 18,\n\t\t.thd_dat = 16,\n\t\t.thd_sta = 15,\n\t\t.tbuf = 24,\n\t\t.scl_stretch_en = 0,\n\t\t.trdhld = 3,\n\t\t.tsp = 3\n\t},\n};\n\nstatic const struct of_device_id cci_dt_match[] = {\n\t{ .compatible = \"qcom,msm8226-cci\", .data = &cci_v1_data},\n\t{ .compatible = \"qcom,msm8974-cci\", .data = &cci_v1_5_data},\n\t{ .compatible = \"qcom,msm8996-cci\", .data = &cci_v2_data},\n\n\n\t \n\t{ .compatible = \"qcom,msm8916-cci\", .data = &cci_v1_data},\n\t{ .compatible = \"qcom,sdm845-cci\", .data = &cci_v2_data},\n\t{ .compatible = \"qcom,sm8250-cci\", .data = &cci_v2_data},\n\t{ .compatible = \"qcom,sm8450-cci\", .data = &cci_v2_data},\n\t{}\n};\nMODULE_DEVICE_TABLE(of, cci_dt_match);\n\nstatic struct platform_driver qcom_cci_driver = {\n\t.probe  = cci_probe,\n\t.remove_new = cci_remove,\n\t.driver = {\n\t\t.name = \"i2c-qcom-cci\",\n\t\t.of_match_table = cci_dt_match,\n\t\t.pm = &qcom_cci_pm,\n\t},\n};\n\nmodule_platform_driver(qcom_cci_driver);\n\nMODULE_DESCRIPTION(\"Qualcomm Camera Control Interface driver\");\nMODULE_AUTHOR(\"Todor Tomov <todor.tomov@linaro.org>\");\nMODULE_AUTHOR(\"Loic Poulain <loic.poulain@linaro.org>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}