Problem: Prob119_fsm3
Code file: results\llama3.2_3b_0shot_temp0.0\Prob119_fsm3/Prob119_fsm3_sample01.sv
Compilation: FAILED
==================================================
=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
Compilation failed (exit code 5):

results\llama3.2_3b_0shot_temp0.0\Prob119_fsm3/Prob119_fsm3_sample01.sv:33: syntax error
results\llama3.2_3b_0shot_temp0.0\Prob119_fsm3/Prob119_fsm3_sample01.sv:39: error: invalid module item.
results\llama3.2_3b_0shot_temp0.0\Prob119_fsm3/Prob119_fsm3_sample01.sv:40: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:1: error: `timescale directive can not be inside a module definition.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:13: error: invalid module item.
