vendor_name = ModelSim
source_file = 1, C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/EXEMPLO_FSM_Mealy/FSM_MEALY_1.vhd
source_file = 1, C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/EXEMPLO_FSM_Mealy/wv_1.vwf
source_file = 1, C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/EXEMPLO_FSM_Mealy/FSM_MEALY_2.vhd
source_file = 1, C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/EXEMPLO_FSM_Mealy/VW_2.vwf
source_file = 1, C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/EXEMPLO_FSM_Mealy/db/fsm_mealy.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = FSM_MEALY_2
instance = comp, \CLK~I , CLK, FSM_MEALY_2, 1
instance = comp, \CLK~clkctrl , CLK~clkctrl, FSM_MEALY_2, 1
instance = comp, \X~I , X, FSM_MEALY_2, 1
instance = comp, \Selector1~0 , Selector1~0, FSM_MEALY_2, 1
instance = comp, \RST~I , RST, FSM_MEALY_2, 1
instance = comp, \RST~clkctrl , RST~clkctrl, FSM_MEALY_2, 1
instance = comp, \PR_STATE.B , PR_STATE.B, FSM_MEALY_2, 1
instance = comp, \NX_STATE.C~0 , NX_STATE.C~0, FSM_MEALY_2, 1
instance = comp, \PR_STATE.C , PR_STATE.C, FSM_MEALY_2, 1
instance = comp, \y~1 , y~1, FSM_MEALY_2, 1
instance = comp, \y~I , y, FSM_MEALY_2, 1
