
---------- Begin Simulation Statistics ----------
final_tick                                27800697500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66793                       # Simulator instruction rate (inst/s)
host_mem_usage                                 734400                       # Number of bytes of host memory used
host_op_rate                                    66793                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2807.57                       # Real time elapsed on the host
host_tick_rate                                9902016                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   187528853                       # Number of instructions simulated
sim_ops                                     187529006                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027800                       # Number of seconds simulated
sim_ticks                                 27800697500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.442354                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                9490776                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            11239355                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2549501                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         10246471                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            844824                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         847772                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2948                       # Number of indirect misses.
system.cpu0.branchPred.lookups               12778943                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1740                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           142                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1304323                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6988584                       # Number of branches committed
system.cpu0.commit.bw_lim_events               246918                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            714                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       15204711                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46961361                       # Number of instructions committed
system.cpu0.commit.committedOps              46961499                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     53157803                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.883435                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.177639                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     26306878     49.48%     49.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14195262     26.70%     76.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8200787     15.42%     91.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3211008      6.04%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       450933      0.84%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       421391      0.79%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        26774      0.05%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        97852      0.18%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       246918      0.46%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     53157803                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5391915                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1520900                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44677325                       # Number of committed integer instructions.
system.cpu0.commit.loads                      3998847                       # Number of loads committed
system.cpu0.commit.membars                        411                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          414      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35988167     76.63%     76.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1285      0.00%     76.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              18      0.00%     76.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1515072      3.22%     79.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2272610      4.83%     84.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        802101      1.70%     86.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       757536      1.61%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     88.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        3954420      8.42%     96.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1625280      3.46%     99.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        44569      0.09%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           25      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::total         46961499                       # Class of committed instruction
system.cpu0.commit.refs                       5624294                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46961361                       # Number of Instructions Simulated
system.cpu0.committedOps                     46961499                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.183969                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.183969                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles              1026388                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1245335                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             8461253                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              67290121                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                13706260                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 38876516                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1304387                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2403674                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               554494                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   12778943                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9483189                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     41727102                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                57000                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      75685202                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           95                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5099160                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.229833                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11191113                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          10335600                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.361224                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          55468045                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.364486                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.355310                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                13751334     24.79%     24.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                24284311     43.78%     68.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9292397     16.75%     85.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4035521      7.27%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1353709      2.44%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1211698      2.18%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1537896      2.77%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     393      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                     786      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            55468045                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 10249056                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3137289                       # number of floating regfile writes
system.cpu0.idleCycles                         132785                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1389767                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9271760                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.058567                       # Inst execution rate
system.cpu0.iew.exec_refs                     8058065                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2052155                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1007687                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              6068780                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               362                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           287122                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2448781                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           62166218                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              6005910                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1282169                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             58857231                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                    21                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                  454                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1304387                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                  501                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          471                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           89597                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2069930                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       823333                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            41                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         4227                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1385540                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 46211908                       # num instructions consuming a value
system.cpu0.iew.wb_count                     58383640                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826287                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 38184309                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.050049                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      58425755                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                67554294                       # number of integer regfile reads
system.cpu0.int_regfile_writes               44857741                       # number of integer regfile writes
system.cpu0.ipc                              0.844616                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.844616                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              460      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             45958322     76.41%     76.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1289      0.00%     76.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   20      0.00%     76.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1521584      2.53%     78.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            2850042      4.73%     83.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             891394      1.48%     85.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            758278      1.26%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             6003294      9.98%     96.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2104928      3.50%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          49767      0.08%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::total              60139405                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                6071125                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           12142217                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      5987353                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           6792959                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     152878                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002542                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 151891     99.35%     99.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     99.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     99.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     99.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     99.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   29      0.01%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     99.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   511      0.33%     99.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  443      0.28%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              54220698                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         163821336                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     52396287                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         70578004                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  62165392                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 60139405                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                826                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       15204704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            63825                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           112                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      3812792                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     55468045                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.084217                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.186529                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           20166022     36.35%     36.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19841626     35.77%     72.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10762709     19.40%     91.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1969693      3.55%     95.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1269448      2.28%     97.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1161559      2.09%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             145551      0.26%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             107107      0.19%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              44330      0.07%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       55468045                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.081627                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads              950                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             775                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             6068780                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2448781                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                8975790                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5347321                       # number of misc regfile writes
system.cpu0.numCycles                        55600830                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                         566                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                1009377                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39107807                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  5467                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16102472                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   527                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups             86047750                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              65295345                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           53458503                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 36953190                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  3596                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1304387                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                91217                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                14350678                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10787576                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        75260174                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          7402                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               213                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                   213030                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           213                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   115076705                       # The number of ROB reads
system.cpu0.rob.rob_writes                  126642686                       # The number of ROB writes
system.cpu0.timesIdled                           4903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.519683                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9470783                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11205417                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2541117                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10221173                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            842571                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         842612                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              41                       # Number of indirect misses.
system.cpu1.branchPred.lookups               12741562                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             4                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1298983                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   6965992                       # Number of branches committed
system.cpu1.commit.bw_lim_events               242152                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15170623                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            46863027                       # Number of instructions committed
system.cpu1.commit.committedOps              46863033                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     52907429                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.885755                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.176952                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     26100762     49.33%     49.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14168531     26.77%     76.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8196846     15.49%     91.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3204216      6.05%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       448228      0.84%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       420450      0.79%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27924      0.05%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        98320      0.18%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       242152      0.45%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     52907429                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   5395193                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1516035                       # Number of function calls committed.
system.cpu1.commit.int_insts                 44579234                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3975461                       # Number of loads committed
system.cpu1.commit.membars                          8                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35929023     76.66%     76.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1247      0.00%     76.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               2      0.00%     76.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1515998      3.23%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       2273997      4.85%     84.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        802588      1.71%     86.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       757999      1.61%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3930872      8.38%     96.47% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1606688      3.42%     99.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        44593      0.09%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::total         46863033                       # Class of committed instruction
system.cpu1.commit.refs                       5582171                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   46863027                       # Number of Instructions Simulated
system.cpu1.committedOps                     46863033                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.178174                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.178174                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles              1010237                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1242138                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8443654                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              67138541                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13566419                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38781568                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1298988                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2399442                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               552572                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   12741562                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9456460                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     41610970                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                55476                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      75513449                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5082244                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.230771                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11057691                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10313354                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.367679                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          55209784                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.367755                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.355705                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                13602765     24.63%     24.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                24207634     43.84%     68.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9275403     16.80%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4027636      7.29%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1347549      2.44%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1210878      2.19%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1537910      2.78%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       3      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       6      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            55209784                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 10251816                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 3138271                       # number of floating regfile writes
system.cpu1.idleCycles                           3061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1383790                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9243716                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    1.063675                       # Inst execution rate
system.cpu1.iew.exec_refs                     8010918                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2031868                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                1003371                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6039824                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                11                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           277179                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2427573                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           62033668                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5979050                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1273157                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             58728539                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1298988                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked          268                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88568                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2064363                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       820862                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect         1302                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1382488                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 46158634                       # num instructions consuming a value
system.cpu1.iew.wb_count                     58252945                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826215                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38136992                       # num instructions producing a value
system.cpu1.iew.wb_rate                      1.055061                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      58295186                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67392716                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44771319                       # number of integer regfile writes
system.cpu1.ipc                              0.848770                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.848770                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass               10      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             45868957     76.44%     76.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1247      0.00%     76.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    2      0.00%     76.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1522083      2.53%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            2850771      4.75%     83.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             891787      1.48%     85.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            758500      1.26%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     86.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5973671      9.95%     96.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2084853      3.47%     99.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          49799      0.08%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::total              60001698                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                6072990                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           12145948                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      5989060                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes           6793073                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     149775                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002496                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 149718     99.96%     99.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    17      0.01%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                   28      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     3      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    5      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              54078473                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         163279212                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     52263885                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         70411220                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  62033649                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 60001698                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                 19                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15170623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            62207                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3819894                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     55209784                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.086794                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.186729                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           20003529     36.23%     36.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19761276     35.79%     72.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10759160     19.48%     91.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1965630      3.56%     95.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1264008      2.28%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1161798      2.10%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             143937      0.26%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             107000      0.19%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              43446      0.07%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       55209784                       # Number of insts issued each cycle
system.cpu1.iq.rate                          1.086734                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads               12                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6039824                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2427573                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                8978361                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5350582                       # number of misc regfile writes
system.cpu1.numCycles                        55212845                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                      388550                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1004547                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             39048350                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  5228                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15957397                       # Number of cycles rename is idle
system.cpu1.rename.RenameLookups             85867140                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              65147822                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           53359750                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 36862715                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                   233                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1298988                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                85885                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14311388                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10790816                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        75076324                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles           252                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 7                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   208930                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts             7                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   114698920                       # The number of ROB reads
system.cpu1.rob.rob_writes                  126369679                       # The number of ROB writes
system.cpu1.timesIdled                             57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.524378                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9471506                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11205650                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2543626                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         10221385                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            842307                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         842349                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses              42                       # Number of indirect misses.
system.cpu2.branchPred.lookups               12741750                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             4                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1300250                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6964201                       # Number of branches committed
system.cpu2.commit.bw_lim_events               243287                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls             18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       15167191                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            46851921                       # Number of instructions committed
system.cpu2.commit.committedOps              46851927                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     52906938                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.885553                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.177234                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     26108203     49.34%     49.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14166684     26.77%     76.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      8191826     15.48%     91.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3202710      6.05%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       447934      0.84%     98.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       420361      0.79%     99.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        27907      0.05%     99.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        98026      0.18%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       243287      0.45%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     52906938                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   5393499                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1515558                       # Number of function calls committed.
system.cpu2.commit.int_insts                 44568922                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3974689                       # Number of loads committed
system.cpu2.commit.membars                          8                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        35920635     76.66%     76.66% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1247      0.00%     76.67% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               2      0.00%     76.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       1515522      3.23%     79.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp       2273283      4.85%     84.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        802336      1.71%     86.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       757761      1.61%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3930114      8.38%     96.47% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1606422      3.42%     99.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        44579      0.09%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::total         46851927                       # Class of committed instruction
system.cpu2.commit.refs                       5581133                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   46851921                       # Number of Instructions Simulated
system.cpu2.committedOps                     46851927                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.178407                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.178407                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles              1009439                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1243376                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8443815                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              67128466                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13568966                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 38777276                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1300255                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2400084                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               553609                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   12741750                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9455595                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     41608228                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                54848                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      75510441                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5087262                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.230784                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11057685                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10313813                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       1.367679                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          55209545                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.367706                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.355758                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                13605320     24.64%     24.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                24205491     43.84%     68.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9274914     16.79%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4027475      7.29%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1346897      2.43%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1211581      2.19%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1537856      2.78%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       3      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       8      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            55209545                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 10248464                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 3136947                       # number of floating regfile writes
system.cpu2.idleCycles                           1090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1385523                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9241738                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    1.063461                       # Inst execution rate
system.cpu2.iew.exec_refs                     8010030                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2031748                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                1002356                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              6039563                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                12                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           278695                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2427613                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           62019118                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5978282                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1273413                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             58714408                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1300255                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked          278                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           88519                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2064874                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       821169                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect         1305                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1384218                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 46145488                       # num instructions consuming a value
system.cpu2.iew.wb_count                     58238923                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.826251                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 38127800                       # num instructions producing a value
system.cpu2.iew.wb_rate                      1.054849                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      58281343                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                67377982                       # number of integer regfile reads
system.cpu2.int_regfile_writes               44760366                       # number of integer regfile writes
system.cpu2.ipc                              0.848603                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.848603                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass               10      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             45858776     76.44%     76.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1247      0.00%     76.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    2      0.00%     76.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1521265      2.53%     78.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp            2849902      4.75%     83.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             891545      1.48%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            758218      1.26%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5972439      9.95%     96.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2084573      3.47%     99.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          49826      0.08%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::total              59987821                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                6070804                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           12141578                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      5986867                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes           6788497                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     149870                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.002498                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 149832     99.97%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                   26      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     3      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    5      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              54066877                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         163255999                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     52252056                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         70397814                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  62019098                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 59987821                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                 20                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       15167191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            62520                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3817718                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     55209545                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.086548                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.186542                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           20007792     36.23%     36.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           19761560     35.79%     72.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10757134     19.48%     91.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1963190      3.55%     95.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1264350      2.29%     97.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1160503      2.10%     99.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             145240      0.26%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             107140      0.19%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              42636      0.07%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       55209545                       # Number of insts issued each cycle
system.cpu2.iq.rate                          1.086526                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads               12                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             6039563                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2427613                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                8974791                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               5348902                       # number of misc regfile writes
system.cpu2.numCycles                        55210635                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                      390760                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                1003292                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             39039063                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  5048                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15962452                       # Number of cycles rename is idle
system.cpu2.rename.RenameLookups             85851682                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              65135888                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           53349567                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36856790                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                   945                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1300255                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                86291                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14310504                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10785092                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        75066590                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles           465                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 8                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   208781                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             8                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   114682756                       # The number of ROB reads
system.cpu2.rob.rob_writes                  126340842                       # The number of ROB writes
system.cpu2.timesIdled                             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            84.522985                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                9471956                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11206367                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2542262                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10222496                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            842437                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         842484                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses              47                       # Number of indirect misses.
system.cpu3.branchPred.lookups               12742365                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             3                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1299603                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   6964354                       # Number of branches committed
system.cpu3.commit.bw_lim_events               242633                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls             16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       15177370                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            46852544                       # Number of instructions committed
system.cpu3.commit.committedOps              46852547                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     52905996                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.885581                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.176950                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     26103717     49.33%     49.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14168749     26.78%     76.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      8193641     15.48%     91.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3203334      6.05%     97.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       448598      0.84%     98.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       419105      0.79%     99.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        28000      0.05%     99.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        98219      0.18%     99.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       242633      0.45%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     52905996                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   5393683                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             1515610                       # Number of function calls committed.
system.cpu3.commit.int_insts                 44569512                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3974779                       # Number of loads committed
system.cpu3.commit.membars                          4                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        35920960     76.66%     76.66% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1247      0.00%     76.67% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               2      0.00%     76.67% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       1515574      3.23%     79.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp       2273361      4.85%     84.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        802363      1.71%     86.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       757787      1.61%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3930202      8.38%     96.47% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1606449      3.42%     99.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        44580      0.09%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::total         46852547                       # Class of committed instruction
system.cpu3.commit.refs                       5581249                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   46852544                       # Number of Instructions Simulated
system.cpu3.committedOps                     46852547                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.178386                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.178386                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles              1011189                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1242660                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             8443993                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              67138573                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13565172                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 38780346                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1299613                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2399820                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               553280                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   12742365                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9455089                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     41611023                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                54714                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      75517114                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5084544                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.230796                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11056304                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10314393                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       1.367805                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          55209600                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.367825                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.355758                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                13602863     24.63%     24.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                24205200     43.84%     68.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9276862     16.80%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4027762      7.29%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1347429      2.44%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1211721      2.19%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1537754      2.78%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       3      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       6      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            55209600                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 10249934                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 3137258                       # number of floating regfile writes
system.cpu3.idleCycles                            820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1384682                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9242805                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    1.063603                       # Inst execution rate
system.cpu3.iew.exec_refs                     8011186                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2032052                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                1004020                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              6040335                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                14                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           278597                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2427908                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           62029959                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5979134                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1272751                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             58721995                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1299613                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    3                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked          288                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           88537                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2065553                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       821437                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect         1307                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1383375                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 46151670                       # num instructions consuming a value
system.cpu3.iew.wb_count                     58245711                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.826226                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 38131737                       # num instructions producing a value
system.cpu3.iew.wb_rate                      1.054976                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      58288215                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67386025                       # number of integer regfile reads
system.cpu3.int_regfile_writes               44766000                       # number of integer regfile writes
system.cpu3.ipc                              0.848617                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.848617                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                8      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             45863395     76.44%     76.44% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1247      0.00%     76.44% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    2      0.00%     76.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            1521478      2.53%     78.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp            2850498      4.75%     83.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             891676      1.48%     85.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            758257      1.26%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     86.48% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5973677      9.95%     96.44% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2084664      3.47%     99.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          49829      0.08%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::total              59994749                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                6071793                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           12143549                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      5987774                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes           6790976                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     150261                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.002504                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 150199     99.95%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                    16      0.01%     99.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     99.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     99.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     99.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                   33      0.02%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     3      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    6      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54073209                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         163269190                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52257937                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         70416358                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62029941                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 59994749                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                 18                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       15177370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            63383                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3824739                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     55209600                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.086672                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.186612                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           20005835     36.23%     36.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           19760638     35.79%     72.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           10759045     19.48%     91.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1963352      3.55%     95.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1265290      2.29%     97.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1160621      2.10%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             144854      0.26%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             107144      0.19%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              42821      0.07%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       55209600                       # Number of insts issued each cycle
system.cpu3.iq.rate                          1.086656                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                6                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             6040335                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2427908                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                8975998                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               5349085                       # number of misc regfile writes
system.cpu3.numCycles                        55210420                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                      390975                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                1004829                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39039533                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  4433                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15957596                       # Number of cycles rename is idle
system.cpu3.rename.RenameLookups             85866269                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              65146083                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           53357592                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 36860778                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                  1579                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1299613                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                86138                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14318020                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10787874                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        75078395                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles           646                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                11                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   207553                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts            11                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   114693228                       # The number of ROB reads
system.cpu3.rob.rob_writes                  126363480                       # The number of ROB writes
system.cpu3.timesIdled                             34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44888                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        37230                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           31                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1156449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2343046                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             43                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1511                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18946                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1422                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              7                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22987                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22985                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1511                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        69384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  69384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2780288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2780288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               14                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24520                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   24520    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               24520                       # Request fanout histogram
system.membus.respLayer1.occupancy          138493000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           126736000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean         1773000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value      1773000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value      1773000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    27798924500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      1773000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9455496                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9455496                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9455496                       # number of overall hits
system.cpu2.icache.overall_hits::total        9455496                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst           99                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            99                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst           99                       # number of overall misses
system.cpu2.icache.overall_misses::total           99                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst      3037000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3037000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst      3037000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3037000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9455595                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9455595                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9455595                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9455595                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 30676.767676                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 30676.767676                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 30676.767676                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 30676.767676                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu2.icache.writebacks::total               38                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           30                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst           69                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst           69                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst      1814000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1814000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst      1814000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1814000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 26289.855072                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26289.855072                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 26289.855072                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 26289.855072                       # average overall mshr miss latency
system.cpu2.icache.replacements                    38                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9455496                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9455496                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst           99                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst      3037000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3037000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9455595                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9455595                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 30676.767676                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 30676.767676                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           30                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst           69                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst      1814000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1814000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 26289.855072                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26289.855072                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.783267                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9455565                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               69                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         137037.173913                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        193622000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.783267                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.961977                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.961977                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18911259                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18911259                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6765618                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6765618                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6765618                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6765618                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       730268                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        730268                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       730268                       # number of overall misses
system.cpu2.dcache.overall_misses::total       730268                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data   8155201988                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8155201988                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data   8155201988                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8155201988                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7495886                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7495886                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7495886                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7495886                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.097422                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.097422                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.097422                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.097422                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 11167.409756                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 11167.409756                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 11167.409756                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 11167.409756                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1442                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              284                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     5.077464                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       282471                       # number of writebacks
system.cpu2.dcache.writebacks::total           282471                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       440194                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       440194                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       440194                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       440194                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       290074                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       290074                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       290074                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       290074                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   4018247500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4018247500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   4018247500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4018247500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.038697                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.038697                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.038697                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.038697                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 13852.491088                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13852.491088                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 13852.491088                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13852.491088                       # average overall mshr miss latency
system.cpu2.dcache.replacements                290037                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5176075                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5176075                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       713375                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       713375                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   6861313000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6861313000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      5889450                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5889450                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.121127                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.121127                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data  9618.101279                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9618.101279                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       431479                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       431479                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       281896                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       281896                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3398440500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3398440500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.047864                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.047864                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 12055.653503                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12055.653503                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1589543                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1589543                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        16893                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16893                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   1293888988                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1293888988                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1606436                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1606436                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.010515                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.010515                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 76593.203575                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76593.203575                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         8715                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         8715                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         8178                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         8178                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    619807000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    619807000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.005090                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005090                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 75789.557348                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75789.557348                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data            4                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data         1500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total         1500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.199999                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.199999                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data         1500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         1500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data            2                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total              2                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data            2                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data         9500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total         9500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data            4                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total            4                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.500000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.500000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data         4750                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total         4750                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data            2                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data         7500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total         7500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         3750                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         3750                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.775993                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7055704                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           290075                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            24.323723                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        193633500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.775993                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.992999                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.992999                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15281873                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15281873                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    27800697500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9455004                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9455004                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9455004                       # number of overall hits
system.cpu3.icache.overall_hits::total        9455004                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst           85                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            85                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst           85                       # number of overall misses
system.cpu3.icache.overall_misses::total           85                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst      2161000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2161000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst      2161000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2161000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9455089                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9455089                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9455089                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9455089                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 25423.529411                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 25423.529411                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 25423.529411                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 25423.529411                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu3.icache.writebacks::total               40                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           70                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           70                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           70                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           70                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst      1646500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1646500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst      1646500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1646500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 23521.428571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23521.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 23521.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23521.428571                       # average overall mshr miss latency
system.cpu3.icache.replacements                    40                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9455004                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9455004                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst           85                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst      2161000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2161000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9455089                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9455089                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 25423.529411                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 25423.529411                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           70                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst      1646500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1646500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 23521.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23521.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           29.788650                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9455074                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               70                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         135072.485714                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        195502000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    29.788650                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.930895                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.930895                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         18910248                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        18910248                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6766065                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6766065                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6766065                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6766065                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       730690                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        730690                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       730690                       # number of overall misses
system.cpu3.dcache.overall_misses::total       730690                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data   8159210474                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8159210474                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data   8159210474                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8159210474                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      7496755                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7496755                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      7496755                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7496755                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.097467                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.097467                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.097467                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.097467                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 11166.446063                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 11166.446063                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 11166.446063                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 11166.446063                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1620                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              294                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     5.510204                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       282513                       # number of writebacks
system.cpu3.dcache.writebacks::total           282513                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       440598                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       440598                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       440598                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       440598                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       290092                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       290092                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       290092                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       290092                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   4016728499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4016728499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   4016728499                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4016728499                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.038695                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038695                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.038695                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038695                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 13846.395278                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13846.395278                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 13846.395278                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13846.395278                       # average overall mshr miss latency
system.cpu3.dcache.replacements                290056                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5176492                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5176492                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       713801                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       713801                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   6867472000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6867472000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      5890293                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5890293                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.121182                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.121182                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data  9620.989603                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  9620.989603                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       431887                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       431887                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       281914                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       281914                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3398743000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3398743000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.047860                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.047860                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 12055.956781                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12055.956781                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1589573                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1589573                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        16889                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        16889                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   1291738474                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1291738474                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1606462                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1606462                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.010513                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.010513                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76484.011723                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76484.011723                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data         8711                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         8711                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         8178                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         8178                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    617985499                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    617985499                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.005090                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005090                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 75566.825507                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 75566.825507                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data            5                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data         6500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total         6500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data         3250                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         3250                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data            1                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data            1                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data            3                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.399999                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.399999                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.399999                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.399999                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data            1                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total              1                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data            2                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data        10000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total        10000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data            3                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total            3                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.666666                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.666666                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data         5000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total         5000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data            2                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data         8000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total         8000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.666666                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.666666                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data         4000                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total         4000                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.774352                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7056172                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           290093                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            24.323827                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        195513500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.774352                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.992948                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.992948                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         15283633                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        15283633                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          283500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       283500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       283500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    27800414000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED       283500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9476247                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9476247                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9476247                       # number of overall hits
system.cpu0.icache.overall_hits::total        9476247                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         6940                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6940                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         6940                       # number of overall misses
system.cpu0.icache.overall_misses::total         6940                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    179947498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    179947498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    179947498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    179947498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9483187                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9483187                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9483187                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9483187                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000731                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000731                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000731                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000731                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25929.034293                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25929.034293                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25929.034293                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25929.034293                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          712                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.473684                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         6361                       # number of writebacks
system.cpu0.icache.writebacks::total             6361                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          547                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          547                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          547                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          547                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         6393                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6393                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         6393                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6393                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    159611499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    159611499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    159611499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    159611499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000674                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000674                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000674                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000674                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24966.603941                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24966.603941                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24966.603941                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24966.603941                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6361                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9476247                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9476247                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         6940                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6940                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    179947498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    179947498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9483187                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9483187                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000731                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000731                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25929.034293                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25929.034293                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          547                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         6393                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6393                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    159611499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    159611499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24966.603941                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24966.603941                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.997786                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9482640                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6393                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1483.284842                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.997786                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999930                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18972767                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18972767                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      6802158                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         6802158                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      6802158                       # number of overall hits
system.cpu0.dcache.overall_hits::total        6802158                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       737350                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        737350                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       737350                       # number of overall misses
system.cpu0.dcache.overall_misses::total       737350                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   8377727397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8377727397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   8377727397                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8377727397                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      7539508                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      7539508                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      7539508                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      7539508                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097798                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097798                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097798                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097798                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 11361.941272                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11361.941272                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 11361.941272                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11361.941272                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        11435                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              523                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.864244                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       285804                       # number of writebacks
system.cpu0.dcache.writebacks::total           285804                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       442583                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       442583                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       442583                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       442583                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       294767                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       294767                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       294767                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       294767                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4127510487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4127510487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4127510487                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4127510487                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.039096                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039096                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.039096                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039096                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 14002.620669                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14002.620669                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 14002.620669                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14002.620669                       # average overall mshr miss latency
system.cpu0.dcache.replacements                294738                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5198300                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5198300                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       716032                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       716032                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6946117000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6946117000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      5914332                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5914332                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.121067                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.121067                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data  9700.847168                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9700.847168                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       431032                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       431032                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       285000                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       285000                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3461698500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3461698500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048188                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048188                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12146.310526                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12146.310526                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1603858                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1603858                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        21318                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        21318                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1431610397                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1431610397                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1625176                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1625176                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.013117                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013117                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67155.005019                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67155.005019                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        11551                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        11551                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         9767                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         9767                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    665811987                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    665811987                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.006009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 68169.549196                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68169.549196                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          117                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          117                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           18                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       330500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       330500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 18361.111111                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18361.111111                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       290500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       290500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.118518                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.118518                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18156.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18156.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          126                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          126                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data         8500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         8500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015625                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015625                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4250                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4250                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data         6500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         6500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015625                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015625                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          138                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            138                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data            4                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total            4                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data        43000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total        43000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.028169                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.028169                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data        10750                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total        10750                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data            4                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total            4                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data        39000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total        39000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.028169                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.028169                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data         9750                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total         9750                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.997493                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            7097330                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           294785                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.076292                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.997493                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999921                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999921                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15374611                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15374611                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5210                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              287586                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  30                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              283577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              283457                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  58                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              283495                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1143466                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5210                       # number of overall hits
system.l2.overall_hits::.cpu0.data             287586                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 30                       # number of overall hits
system.l2.overall_hits::.cpu1.data             283577                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                 53                       # number of overall hits
system.l2.overall_hits::.cpu2.data             283457                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 58                       # number of overall hits
system.l2.overall_hits::.cpu3.data             283495                       # number of overall hits
system.l2.overall_hits::total                 1143466                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1183                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              6305                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                38                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              5661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              5659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data              5659                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24533                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1183                       # number of overall misses
system.l2.overall_misses::.cpu0.data             6305                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               38                       # number of overall misses
system.l2.overall_misses::.cpu1.data             5661                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               16                       # number of overall misses
system.l2.overall_misses::.cpu2.data             5659                       # number of overall misses
system.l2.overall_misses::.cpu3.inst               12                       # number of overall misses
system.l2.overall_misses::.cpu3.data             5659                       # number of overall misses
system.l2.overall_misses::total                 24533                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     94404000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    623383500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      2792500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    571538500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      1082000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data    573775500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst       847500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data    571852000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2439675500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     94404000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    623383500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      2792500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    571538500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      1082000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data    573775500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst       847500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data    571852000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2439675500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            6393                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          293891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst              68                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          289238                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst              69                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          289116                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              70                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          289154                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1167999                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           6393                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         293891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst             68                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         289238                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst             69                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         289116                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             70                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         289154                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1167999                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.185046                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.021453                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.558823                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.019572                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.231884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.019573                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.171428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.019570                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.021004                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.185046                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.021453                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.558823                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.019572                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.231884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.019573                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.171428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.019570                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.021004                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79800.507185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98871.292624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 73486.842105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100960.695990                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst        67625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101391.676974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst        70625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101051.775932                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99444.645987                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79800.507185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98871.292624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 73486.842105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100960.695990                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst        67625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101391.676974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst        70625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101051.775932                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99444.645987                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               18946                       # number of writebacks
system.l2.writebacks::total                     18946                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  37                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 37                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         1179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         6305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         5659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data         5657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data         5658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24496                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         6305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         5659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data         5657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data         5658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24496                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     82315500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    560333500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      1907000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    514771000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst       207500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data    517034000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst       419500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data    515176000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2192164000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     82315500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    560333500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      1907000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    514771000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst       207500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data    517034000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst       419500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data    515176000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2192164000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.184420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.021453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.426470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.019565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.043478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.019566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.085714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.019567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.020972                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.184420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.021453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.426470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.019565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.043478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.019566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.085714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.019567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.020972                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69818.066157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88871.292624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 65758.620689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90965.011486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 69166.666666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91397.207000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 69916.666666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91052.668787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89490.692357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69818.066157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88871.292624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 65758.620689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90965.011486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 69166.666666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91397.207000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 69916.666666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91052.668787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89490.692357                       # average overall mshr miss latency
system.l2.replacements                          20410                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1133391                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1133391                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1133391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1133391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6410                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6410                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6410                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6410                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data             3748                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2515                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11287                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           6011                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           5659                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           5657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           5658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22985                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    599063500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    571361000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    573604000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data    571756000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2315784500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         9759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         8171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         8172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data         8170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34272                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.615944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.692571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.692241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.692533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.670664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99661.204458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100965.011486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 101397.207000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 101052.668787                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100751.990428                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         6011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         5659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         5657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         5658                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    538953500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    514771000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    517034000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    515176000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2085934500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.615944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.692571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.692241                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.692533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.670664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89661.204458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90965.011486                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 91397.207000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 91052.668787                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90751.990428                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            30                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst            53                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst            58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5351                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1249                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     94404000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      2792500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      1082000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst       847500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99126000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         6393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst           68                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst           69                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst           70                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6600                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.185046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.558823                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.231884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.171428                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.189242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79800.507185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 73486.842105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst        67625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst        70625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79364.291433                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1179                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1217                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     82315500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      1907000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst       207500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst       419500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84849500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.184420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.426470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.043478                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.085714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.184393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69818.066157                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 65758.620689                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 69166.666666                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 69916.666666                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69720.213640                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       283838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       281065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       280942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       280983                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1126828                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             299                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     24320000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data       177500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data       171500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data        96000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24765000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       284132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       281067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       280944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       280984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1127127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.001034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.000007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.000003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82721.088435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data        88750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        85750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data        96000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82826.086956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     21380000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21380000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.001034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72721.088435                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72721.088435                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.714285                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        76000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       188500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.714285                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18850                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3959.450319                       # Cycle average of tags in use
system.l2.tags.total_refs                     2318318                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24510                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     94.586617                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.059441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      139.797760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1032.146538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.366195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      854.699538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.394277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      970.229993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.845226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      953.911348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.034130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.251988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.208666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.236872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.232888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966662                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          726                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2968                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18571430                       # Number of tag accesses
system.l2.tags.data_accesses                 18571430                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         75456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        403520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        362176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data        362048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data        362112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1567744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        75456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         77888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1212544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1212544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           6305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           5659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           5657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data           5658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18946                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18946                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2714176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         14514743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            66760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         13027586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst             6906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         13022982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            13812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         13025284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              56392254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2714176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        66760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         6906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        13812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2801656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       43615596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43615596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       43615596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2714176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        14514743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           66760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        13027586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            6906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        13022982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           13812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        13025284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            100007850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     18946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      6305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        29.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      5659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples      5657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples      5658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018749                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002939620499                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1054                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1054                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               74682                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17889                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       24496                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18946                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18946                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1105                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    718216000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  122480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1177516000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29319.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48069.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1797                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16307                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  7.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24496                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18946                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    109.787630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.427543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   156.363000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22474     88.81%     88.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          575      2.27%     91.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          655      2.58%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          423      1.67%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          203      0.80%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          288      1.13%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          463      1.82%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          177      0.69%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           47      0.18%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25305                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.224857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.824263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.352458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1048     99.43%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.37%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.09%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.09%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1054                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.944971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.937028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.521893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               56      5.31%      5.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.28%      5.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              941     89.27%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      4.83%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.28%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1054                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1567744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1210496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1567744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1212544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        56.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     56.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27800438500                       # Total gap between requests
system.mem_ctrls.avgGap                     639943.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        75456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       403520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         1856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       362176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data       362048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data       362112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1210496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2714176.505823280196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 14514743.739792859181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 66760.914901505617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 13027586.807848975062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6906.301541535063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 13022982.606821285560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 13812.603083070127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 13025284.707335129380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 43541929.118864730000                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         6305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           29                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         5659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data         5657                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data         5658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        18946                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     33802000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    299203750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst       715500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    280280250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data    282533250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst       173250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data    280724250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 637045719750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28670.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47454.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     24672.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49528.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     27916.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     49944.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     28875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49615.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33624285.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             87807720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             46670910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            82509840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           53233560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       2194264800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6297407310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5372388000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14134282140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.414659                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13785920250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    928200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13086577250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             92877120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49361565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            92391600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45497520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       2194264800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6676535400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5053122240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14204050245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.924240                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12948191000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    928200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13924306500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean         2968000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value      2968000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value      2968000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    27797729500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED      2968000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9456361                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9456361                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9456361                       # number of overall hits
system.cpu1.icache.overall_hits::total        9456361                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst           99                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            99                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst           99                       # number of overall misses
system.cpu1.icache.overall_misses::total           99                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      4790000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4790000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      4790000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4790000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9456460                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9456460                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9456460                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9456460                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 48383.838383                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48383.838383                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 48383.838383                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48383.838383                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu1.icache.writebacks::total               37                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           31                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           31                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst           68                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst           68                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      3257000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3257000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      3257000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3257000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 47897.058823                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47897.058823                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 47897.058823                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47897.058823                       # average overall mshr miss latency
system.cpu1.icache.replacements                    37                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9456361                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9456361                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst           99                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      4790000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4790000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9456460                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9456460                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 48383.838383                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48383.838383                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           31                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst           68                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      3257000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3257000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 47897.058823                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47897.058823                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.785114                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9456429                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               68                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         139065.132352                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        191322000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.785114                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.962034                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.962034                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18912988                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18912988                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      6766573                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6766573                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      6766573                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6766573                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       730308                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        730308                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       730308                       # number of overall misses
system.cpu1.dcache.overall_misses::total       730308                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   8146853995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8146853995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   8146853995                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8146853995                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      7496881                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      7496881                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      7496881                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      7496881                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.097414                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.097414                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.097414                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.097414                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11155.367317                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11155.367317                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11155.367317                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11155.367317                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1240                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              276                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.492753                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       282603                       # number of writebacks
system.cpu1.dcache.writebacks::total           282603                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       440204                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       440204                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       440204                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       440204                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       290104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       290104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       290104                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       290104                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4014808499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4014808499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4014808499                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4014808499                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.038696                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038696                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.038696                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038696                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 13839.204212                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13839.204212                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 13839.204212                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13839.204212                       # average overall mshr miss latency
system.cpu1.dcache.replacements                290068                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5176759                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5176759                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       713420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       713420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6860387000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6860387000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5890179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5890179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.121120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.121120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data  9616.196630                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9616.196630                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       431491                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       431491                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       281929                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       281929                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3397105500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3397105500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 12049.507145                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12049.507145                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1589814                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1589814                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        16888                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16888                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1286466995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1286466995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1606702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1606702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.010510                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010510                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 76176.397145                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76176.397145                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8713                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8713                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         8175                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         8175                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    617702999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    617702999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.005088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 75559.999877                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75559.999877                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data            5                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data            2                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total              2                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data         8500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total         8500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data            4                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total            4                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.500000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         4250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         4250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data         6500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total         6500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         3250                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         3250                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.777455                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7056690                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           290106                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            24.324522                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        191333500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.777455                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993045                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993045                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15283894                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15283894                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27800697500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1137356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1152337                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6476                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           32972                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34289                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34289                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6600                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1130756                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           14                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           14                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        19147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       883426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       869415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       869233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       869309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3511059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       816256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     37100480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         6720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     36597824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         6848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     36581568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         7040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     36586688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              147703424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           24068                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1445888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1192081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038207                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.298892                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1169734     98.12%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7271      0.60%     98.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   6973      0.58%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   8082      0.67%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     21      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1192081                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2311390998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         435254213                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            110982                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         435298177                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            108982                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         442282775                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9601972                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         435284741                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            106984                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
