// Seed: 2867029473
module module_0 (
    output wire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    input wire id_7,
    input supply1 id_8,
    input tri id_9,
    input tri id_10,
    output tri0 id_11,
    output tri1 id_12
);
  assign module_1.type_1 = 0;
  wire id_14;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    output logic id_4,
    output tri0 id_5,
    input wor id_6,
    output tri1 id_7,
    input logic id_8,
    input supply1 id_9,
    input tri1 id_10,
    input wor id_11
);
  initial id_4 <= id_8;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_9,
      id_11,
      id_1,
      id_5,
      id_11,
      id_9,
      id_11,
      id_0,
      id_0,
      id_1,
      id_5
  );
endmodule
