

================================================================
== Vivado HLS Report for 'sqrt_fixed_32_16_s'
================================================================
* Date:           Thu Apr 30 20:05:22 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        monte_sim_dev
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.918 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       12|       12| 48.000 ns | 48.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:53]   --->   Operation 14 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %x_V_read, i32 16, i32 31)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:235]   --->   Operation 15 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_l_I_V = zext i16 %trunc_ln to i19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:235]   --->   Operation 16 'zext' 'x_l_I_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln731 = trunc i32 %x_V_read to i16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:236]   --->   Operation 17 'trunc' 'trunc_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %x_V_read, i32 30, i32 31)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 18 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i2 %tmp to i3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 19 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.34ns)   --->   "%icmp_ln488 = icmp eq i2 %tmp, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 20 'icmp' 'icmp_ln488' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.23ns)   --->   "%add_ln248 = add i3 %zext_ln248, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 21 'add' 'add_ln248' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_s_77 = call i19 @llvm.part.set.i19.i3(i19 %x_l_I_V, i3 %add_ln248, i32 14, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 22 'partset' 'p_Result_s_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.30ns)   --->   "%select_ln488 = select i1 %icmp_ln488, i8 0, i8 -128" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 23 'select' 'select_ln488' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.31ns)   --->   "%select_ln488_1 = select i1 %icmp_ln488, i19 %x_l_I_V, i19 %p_Result_s_77" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 24 'select' 'select_ln488_1' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_25_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %select_ln488, i32 6, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:272]   --->   Operation 25 'partselect' 'p_Result_25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %p_Result_25_1, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:276]   --->   Operation 26 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_28_1 = call i4 @_ssdm_op_PartSelect.i4.i19.i32.i32(i19 %select_ln488_1, i32 12, i32 15)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 27 'partselect' 'p_Result_28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i3 %tmp_1 to i4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 28 'zext' 'zext_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "%icmp_ln488_1 = icmp ult i4 %p_Result_28_1, %zext_ln488" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 29 'icmp' 'icmp_ln488_1' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.33ns)   --->   "%sub_ln248 = sub i4 %p_Result_28_1, %zext_ln488" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 30 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_30_1 = call i19 @llvm.part.set.i19.i4(i19 %select_ln488_1, i4 %sub_ln248, i32 12, i32 15)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 31 'partset' 'p_Result_30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %select_ln488, i32 6, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:291]   --->   Operation 32 'bitset' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln488_2 = select i1 %icmp_ln488_1, i8 %select_ln488, i8 %tmp_16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 33 'select' 'select_ln488_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.31ns)   --->   "%select_ln488_3 = select i1 %icmp_ln488_1, i19 %select_ln488_1, i19 %p_Result_30_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 34 'select' 'select_ln488_3' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_25_2 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %select_ln488_2, i32 5, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:272]   --->   Operation 35 'partselect' 'p_Result_25_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %p_Result_25_2, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:276]   --->   Operation 36 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_28_2 = call i5 @_ssdm_op_PartSelect.i5.i19.i32.i32(i19 %select_ln488_3, i32 10, i32 14)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 37 'partselect' 'p_Result_28_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln488_1 = zext i4 %tmp_2 to i5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 38 'zext' 'zext_ln488_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.63ns)   --->   "%icmp_ln488_2 = icmp ult i5 %p_Result_28_2, %zext_ln488_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 39 'icmp' 'icmp_ln488_2' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.34ns)   --->   "%sub_ln248_1 = sub i5 %p_Result_28_2, %zext_ln488_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 40 'sub' 'sub_ln248_1' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_28 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %x_V_read, i32 14, i32 15)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 41 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.34ns)   --->   "%icmp_ln1495 = icmp eq i2 %tmp_28, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 42 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_36 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %x_V_read, i32 14, i32 15)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 43 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.34ns)   --->   "%icmp_ln318 = icmp ne i2 %tmp_36, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 44 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.75>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_30_2 = call i19 @llvm.part.set.i19.i5(i19 %select_ln488_3, i5 %sub_ln248_1, i32 10, i32 14)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 45 'partset' 'p_Result_30_2' <Predicate = (!icmp_ln488_2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %select_ln488_2, i32 5, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:291]   --->   Operation 46 'bitset' 'tmp_18' <Predicate = (!icmp_ln488_2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.30ns)   --->   "%select_ln488_4 = select i1 %icmp_ln488_2, i8 %select_ln488_2, i8 %tmp_18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 47 'select' 'select_ln488_4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.31ns)   --->   "%select_ln488_5 = select i1 %icmp_ln488_2, i19 %select_ln488_3, i19 %p_Result_30_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 48 'select' 'select_ln488_5' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_25_3 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %select_ln488_4, i32 4, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:272]   --->   Operation 49 'partselect' 'p_Result_25_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_Result_25_3, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:276]   --->   Operation 50 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_28_3 = call i6 @_ssdm_op_PartSelect.i6.i19.i32.i32(i19 %select_ln488_5, i32 8, i32 13)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 51 'partselect' 'p_Result_28_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln488_2 = zext i5 %tmp_3 to i6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 52 'zext' 'zext_ln488_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.61ns)   --->   "%icmp_ln488_3 = icmp ult i6 %p_Result_28_3, %zext_ln488_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 53 'icmp' 'icmp_ln488_3' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.43ns)   --->   "%sub_ln248_2 = sub i6 %p_Result_28_3, %zext_ln488_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 54 'sub' 'sub_ln248_2' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_30_3 = call i19 @llvm.part.set.i19.i6(i19 %select_ln488_5, i6 %sub_ln248_2, i32 8, i32 13)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 55 'partset' 'p_Result_30_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %select_ln488_4, i32 4, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:291]   --->   Operation 56 'bitset' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.30ns)   --->   "%select_ln488_6 = select i1 %icmp_ln488_3, i8 %select_ln488_4, i8 %tmp_20" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 57 'select' 'select_ln488_6' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.31ns)   --->   "%select_ln488_7 = select i1 %icmp_ln488_3, i19 %select_ln488_5, i19 %p_Result_30_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 58 'select' 'select_ln488_7' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_25_4 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln488_6, i32 3, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:272]   --->   Operation 59 'partselect' 'p_Result_25_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %p_Result_25_4, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:276]   --->   Operation 60 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_28_4 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %select_ln488_7, i32 6, i32 12)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 61 'partselect' 'p_Result_28_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln488_3 = zext i6 %tmp_4 to i7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 62 'zext' 'zext_ln488_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.59ns)   --->   "%icmp_ln488_4 = icmp ult i7 %p_Result_28_4, %zext_ln488_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 63 'icmp' 'icmp_ln488_4' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.40ns)   --->   "%sub_ln248_3 = sub i7 %p_Result_28_4, %zext_ln488_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 64 'sub' 'sub_ln248_3' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_30_4 = call i19 @llvm.part.set.i19.i7(i19 %select_ln488_7, i7 %sub_ln248_3, i32 6, i32 12)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 65 'partset' 'p_Result_30_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %select_ln488_6, i32 3, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:291]   --->   Operation 66 'bitset' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.30ns)   --->   "%select_ln488_8 = select i1 %icmp_ln488_4, i8 %select_ln488_6, i8 %tmp_22" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 67 'select' 'select_ln488_8' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.31ns)   --->   "%select_ln488_9 = select i1 %icmp_ln488_4, i19 %select_ln488_7, i19 %p_Result_30_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 68 'select' 'select_ln488_9' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_25_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln488_8, i32 2, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:272]   --->   Operation 69 'partselect' 'p_Result_25_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_Result_25_5, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:276]   --->   Operation 70 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_28_5 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %select_ln488_9, i32 4, i32 11)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 71 'partselect' 'p_Result_28_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln488_4 = zext i7 %tmp_5 to i8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 72 'zext' 'zext_ln488_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.58ns)   --->   "%icmp_ln488_5 = icmp ult i8 %p_Result_28_5, %zext_ln488_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 73 'icmp' 'icmp_ln488_5' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.48ns)   --->   "%sub_ln248_4 = sub i8 %p_Result_28_5, %zext_ln488_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 74 'sub' 'sub_ln248_4' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_30_5 = call i19 @llvm.part.set.i19.i8(i19 %select_ln488_9, i8 %sub_ln248_4, i32 4, i32 11)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 75 'partset' 'p_Result_30_5' <Predicate = (!icmp_ln488_5)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %select_ln488_8, i32 2, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:291]   --->   Operation 76 'bitset' 'tmp_24' <Predicate = (!icmp_ln488_5)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.30ns)   --->   "%select_ln488_10 = select i1 %icmp_ln488_5, i8 %select_ln488_8, i8 %tmp_24" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 77 'select' 'select_ln488_10' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.31ns)   --->   "%select_ln488_11 = select i1 %icmp_ln488_5, i19 %select_ln488_9, i19 %p_Result_30_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 78 'select' 'select_ln488_11' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_25_6 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln488_10, i32 1, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:272]   --->   Operation 79 'partselect' 'p_Result_25_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_Result_25_6, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:276]   --->   Operation 80 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_28_6 = call i9 @_ssdm_op_PartSelect.i9.i19.i32.i32(i19 %select_ln488_11, i32 2, i32 10)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 81 'partselect' 'p_Result_28_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln488_5 = zext i8 %tmp_6 to i9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 82 'zext' 'zext_ln488_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.59ns)   --->   "%icmp_ln488_6 = icmp ult i9 %p_Result_28_6, %zext_ln488_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 83 'icmp' 'icmp_ln488_6' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.51ns)   --->   "%sub_ln248_5 = sub i9 %p_Result_28_6, %zext_ln488_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 84 'sub' 'sub_ln248_5' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_30_6 = call i19 @llvm.part.set.i19.i9(i19 %select_ln488_11, i9 %sub_ln248_5, i32 2, i32 10)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 85 'partset' 'p_Result_30_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %select_ln488_10, i32 1, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:291]   --->   Operation 86 'bitset' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.30ns)   --->   "%select_ln488_12 = select i1 %icmp_ln488_6, i8 %select_ln488_10, i8 %tmp_26" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 87 'select' 'select_ln488_12' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.31ns)   --->   "%select_ln488_13 = select i1 %icmp_ln488_6, i19 %select_ln488_11, i19 %p_Result_30_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 88 'select' 'select_ln488_13' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln488_12, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:276]   --->   Operation 89 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i19 %select_ln488_13 to i10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 90 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln488_6 = zext i9 %tmp_7 to i10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 91 'zext' 'zext_ln488_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.60ns)   --->   "%icmp_ln488_7 = icmp ult i10 %trunc_ln612, %zext_ln488_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 92 'icmp' 'icmp_ln488_7' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.54ns)   --->   "%sub_ln248_6 = sub i10 %trunc_ln612, %zext_ln488_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 93 'sub' 'sub_ln248_6' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_30_7 = call i19 @llvm.part.set.i19.i10(i19 %select_ln488_13, i10 %sub_ln248_6, i32 0, i32 9)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 94 'partset' 'p_Result_30_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.31ns)   --->   "%select_ln488_15 = select i1 %icmp_ln488_7, i19 %select_ln488_13, i19 %p_Result_30_7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 95 'select' 'select_ln488_15' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%x_l_FH_V = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %trunc_ln731, i1 false)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:236]   --->   Operation 96 'bitconcatenate' 'x_l_FH_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %select_ln488_12, i32 0, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:291]   --->   Operation 97 'bitset' 'tmp_27' <Predicate = (!icmp_ln488_7)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.30ns)   --->   "%select_ln488_14 = select i1 %icmp_ln488_7, i8 %select_ln488_12, i8 %tmp_27" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 98 'select' 'select_ln488_14' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 0, i8 %select_ln488_14)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 99 'bitconcatenate' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i17 %trunc_ln708_1 to i19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 100 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.71ns)   --->   "%icmp_ln1494 = icmp ugt i19 %select_ln488_15, %zext_ln1494" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 101 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.71ns)   --->   "%icmp_ln1498 = icmp eq i19 %select_ln488_15, %zext_ln1494" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 102 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.59ns)   --->   "%add_ln703_24 = add i17 %x_l_FH_V, -32768" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 103 'add' 'add_ln703_24' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.56ns)   --->   "%add_ln703 = add i19 %select_ln488_15, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 104 'add' 'add_ln703' <Predicate = (icmp_ln1495)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703)   --->   "%select_ln339 = select i1 %icmp_ln1495, i19 %add_ln703, i19 %select_ln488_15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 105 'select' 'select_ln339' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.56ns) (out node of the LUT)   --->   "%sub_ln703 = sub i19 %select_ln339, %zext_ln1494" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 106 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln318)   --->   "%and_ln318 = and i1 %icmp_ln1498, %icmp_ln318" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 107 'and' 'and_ln318' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318 = or i1 %and_ln318, %icmp_ln1494" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 108 'or' 'or_ln318' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.26ns)   --->   "%select_ln318 = select i1 %or_ln318, i17 -65536, i17 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 109 'select' 'select_ln318' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.26ns)   --->   "%select_ln318_1 = select i1 %or_ln318, i17 %add_ln703_24, i17 %x_l_FH_V" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 110 'select' 'select_ln318_1' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.31ns)   --->   "%select_ln318_2 = select i1 %or_ln318, i19 %sub_ln703, i19 %select_ln488_15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 111 'select' 'select_ln318_2' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_34_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %select_ln318, i32 15, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 112 'partselect' 'p_Result_34_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln488_14, i32 1, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 113 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 0, i7 %tmp_14)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 114 'bitconcatenate' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i8 %select_ln488_14 to i1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 115 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i2.i14(i1 %trunc_ln708, i2 %p_Result_34_1, i14 -8192)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 116 'bitconcatenate' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i17 %trunc_ln708_3 to i19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 117 'zext' 'zext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.71ns)   --->   "%icmp_ln1494_1 = icmp ugt i19 %select_ln318_2, %zext_ln1494_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 118 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.71ns)   --->   "%icmp_ln1498_1 = icmp eq i19 %select_ln318_2, %zext_ln1494_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 119 'icmp' 'icmp_ln1498_1' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.68ns)   --->   "%icmp_ln1495_1 = icmp ult i17 %select_ln318_1, %trunc_ln708_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 120 'icmp' 'icmp_ln1495_1' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.59ns)   --->   "%sub_ln703_1 = sub i17 %select_ln318_1, %trunc_ln708_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 121 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.56ns)   --->   "%add_ln703_1 = add i19 %select_ln318_2, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 122 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_2)   --->   "%select_ln339_1 = select i1 %icmp_ln1495_1, i19 %add_ln703_1, i19 %select_ln318_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 123 'select' 'select_ln339_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.56ns) (out node of the LUT)   --->   "%sub_ln703_2 = sub i19 %select_ln339_1, %zext_ln1494_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 124 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_38 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318, i32 15, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 125 'bitset' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.68ns)   --->   "%icmp_ln318_1 = icmp ult i17 %select_ln318_1, %trunc_ln708_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 126 'icmp' 'icmp_ln318_1' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_1)   --->   "%xor_ln318_8 = xor i1 %icmp_ln318_1, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 127 'xor' 'xor_ln318_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_1)   --->   "%and_ln318_1 = and i1 %icmp_ln1498_1, %xor_ln318_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 128 'and' 'and_ln318_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_1 = or i1 %and_ln318_1, %icmp_ln1494_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 129 'or' 'or_ln318_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.26ns)   --->   "%select_ln318_3 = select i1 %or_ln318_1, i17 %tmp_38, i17 %select_ln318" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 130 'select' 'select_ln318_3' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.26ns)   --->   "%select_ln318_4 = select i1 %or_ln318_1, i17 %sub_ln703_1, i17 %select_ln318_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 131 'select' 'select_ln318_4' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_34_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %select_ln318_3, i32 14, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 132 'partselect' 'p_Result_34_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_15 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln488_14, i32 2, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 133 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = trunc i8 %select_ln488_14 to i2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 134 'trunc' 'trunc_ln708_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln488_14, i32 3, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 135 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = trunc i8 %select_ln488_14 to i3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 136 'trunc' 'trunc_ln708_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_19 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %select_ln488_14, i32 4, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 137 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln708_26 = trunc i8 %select_ln488_14 to i4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 138 'trunc' 'trunc_ln708_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_21 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %select_ln488_14, i32 5, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 139 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln708_27 = trunc i8 %select_ln488_14 to i5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 140 'trunc' 'trunc_ln708_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_23 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %select_ln488_14, i32 6, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 141 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln708_28 = trunc i8 %select_ln488_14 to i6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 142 'trunc' 'trunc_ln708_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln488_14, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 143 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = trunc i8 %select_ln488_14 to i7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 144 'trunc' 'trunc_ln708_29' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 145 [1/1] (0.31ns)   --->   "%select_ln318_5 = select i1 %or_ln318_1, i19 %sub_ln703_2, i19 %select_ln318_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 145 'select' 'select_ln318_5' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i17 @_ssdm_op_BitConcatenate.i17.i11.i6(i11 0, i6 %tmp_15)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 146 'bitconcatenate' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i17 @_ssdm_op_BitConcatenate.i17.i2.i3.i12(i2 %trunc_ln708_24, i3 %p_Result_34_2, i12 -2048)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 147 'bitconcatenate' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i17 %trunc_ln708_5 to i19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 148 'zext' 'zext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.71ns)   --->   "%icmp_ln1494_2 = icmp ugt i19 %select_ln318_5, %zext_ln1494_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 149 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.71ns)   --->   "%icmp_ln1498_2 = icmp eq i19 %select_ln318_5, %zext_ln1494_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 150 'icmp' 'icmp_ln1498_2' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.68ns)   --->   "%icmp_ln1495_2 = icmp ult i17 %select_ln318_4, %trunc_ln708_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 151 'icmp' 'icmp_ln1495_2' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.59ns)   --->   "%sub_ln703_3 = sub i17 %select_ln318_4, %trunc_ln708_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 152 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.56ns)   --->   "%add_ln703_2 = add i19 %select_ln318_5, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 153 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_4)   --->   "%select_ln339_2 = select i1 %icmp_ln1495_2, i19 %add_ln703_2, i19 %select_ln318_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 154 'select' 'select_ln339_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.56ns) (out node of the LUT)   --->   "%sub_ln703_4 = sub i19 %select_ln339_2, %zext_ln1494_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 155 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_39 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_3, i32 14, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 156 'bitset' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.68ns)   --->   "%icmp_ln318_2 = icmp ult i17 %select_ln318_4, %trunc_ln708_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 157 'icmp' 'icmp_ln318_2' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_2)   --->   "%xor_ln318_9 = xor i1 %icmp_ln318_2, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 158 'xor' 'xor_ln318_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_2)   --->   "%and_ln318_2 = and i1 %icmp_ln1498_2, %xor_ln318_9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 159 'and' 'and_ln318_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_2 = or i1 %and_ln318_2, %icmp_ln1494_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 160 'or' 'or_ln318_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.26ns)   --->   "%select_ln318_6 = select i1 %or_ln318_2, i17 %tmp_39, i17 %select_ln318_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 161 'select' 'select_ln318_6' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.26ns)   --->   "%select_ln318_7 = select i1 %or_ln318_2, i17 %sub_ln703_3, i17 %select_ln318_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 162 'select' 'select_ln318_7' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.31ns)   --->   "%select_ln318_8 = select i1 %or_ln318_2, i19 %sub_ln703_4, i19 %select_ln318_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 163 'select' 'select_ln318_8' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_34_3 = call i4 @_ssdm_op_PartSelect.i4.i17.i32.i32(i17 %select_ln318_6, i32 13, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 164 'partselect' 'p_Result_34_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 0, i5 %tmp_17)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 165 'bitconcatenate' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i17 @_ssdm_op_BitConcatenate.i17.i3.i4.i10(i3 %trunc_ln708_25, i4 %p_Result_34_3, i10 -512)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 166 'bitconcatenate' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i17 %trunc_ln708_7 to i19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 167 'zext' 'zext_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.71ns)   --->   "%icmp_ln1494_3 = icmp ugt i19 %select_ln318_8, %zext_ln1494_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 168 'icmp' 'icmp_ln1494_3' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.71ns)   --->   "%icmp_ln1498_3 = icmp eq i19 %select_ln318_8, %zext_ln1494_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 169 'icmp' 'icmp_ln1498_3' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.68ns)   --->   "%icmp_ln1495_3 = icmp ult i17 %select_ln318_7, %trunc_ln708_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 170 'icmp' 'icmp_ln1495_3' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.59ns)   --->   "%sub_ln703_5 = sub i17 %select_ln318_7, %trunc_ln708_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 171 'sub' 'sub_ln703_5' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.56ns)   --->   "%add_ln703_3 = add i19 %select_ln318_8, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 172 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_6)   --->   "%select_ln339_3 = select i1 %icmp_ln1495_3, i19 %add_ln703_3, i19 %select_ln318_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 173 'select' 'select_ln339_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.56ns) (out node of the LUT)   --->   "%sub_ln703_6 = sub i19 %select_ln339_3, %zext_ln1494_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 174 'sub' 'sub_ln703_6' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_40 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_6, i32 13, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 175 'bitset' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.68ns)   --->   "%icmp_ln318_3 = icmp ult i17 %select_ln318_7, %trunc_ln708_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 176 'icmp' 'icmp_ln318_3' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_3)   --->   "%xor_ln318_10 = xor i1 %icmp_ln318_3, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 177 'xor' 'xor_ln318_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_3)   --->   "%and_ln318_3 = and i1 %icmp_ln1498_3, %xor_ln318_10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 178 'and' 'and_ln318_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_3 = or i1 %and_ln318_3, %icmp_ln1494_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 179 'or' 'or_ln318_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.26ns)   --->   "%select_ln318_9 = select i1 %or_ln318_3, i17 %tmp_40, i17 %select_ln318_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 180 'select' 'select_ln318_9' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.26ns)   --->   "%select_ln318_10 = select i1 %or_ln318_3, i17 %sub_ln703_5, i17 %select_ln318_7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 181 'select' 'select_ln318_10' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_34_4 = call i5 @_ssdm_op_PartSelect.i5.i17.i32.i32(i17 %select_ln318_9, i32 12, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 182 'partselect' 'p_Result_34_4' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 183 [1/1] (0.31ns)   --->   "%select_ln318_11 = select i1 %or_ln318_3, i19 %sub_ln703_6, i19 %select_ln318_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 183 'select' 'select_ln318_11' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i17 @_ssdm_op_BitConcatenate.i17.i13.i4(i13 0, i4 %tmp_19)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 184 'bitconcatenate' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i17 @_ssdm_op_BitConcatenate.i17.i4.i5.i8(i4 %trunc_ln708_26, i5 %p_Result_34_4, i8 -128)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 185 'bitconcatenate' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i17 %trunc_ln708_9 to i19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 186 'zext' 'zext_ln1494_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.71ns)   --->   "%icmp_ln1494_4 = icmp ugt i19 %select_ln318_11, %zext_ln1494_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 187 'icmp' 'icmp_ln1494_4' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.71ns)   --->   "%icmp_ln1498_4 = icmp eq i19 %select_ln318_11, %zext_ln1494_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 188 'icmp' 'icmp_ln1498_4' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.68ns)   --->   "%icmp_ln1495_4 = icmp ult i17 %select_ln318_10, %trunc_ln708_s" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 189 'icmp' 'icmp_ln1495_4' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.59ns)   --->   "%sub_ln703_7 = sub i17 %select_ln318_10, %trunc_ln708_s" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 190 'sub' 'sub_ln703_7' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.56ns)   --->   "%add_ln703_4 = add i19 %select_ln318_11, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 191 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_8)   --->   "%select_ln339_4 = select i1 %icmp_ln1495_4, i19 %add_ln703_4, i19 %select_ln318_11" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 192 'select' 'select_ln339_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.56ns) (out node of the LUT)   --->   "%sub_ln703_8 = sub i19 %select_ln339_4, %zext_ln1494_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 193 'sub' 'sub_ln703_8' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_41 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_9, i32 12, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 194 'bitset' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.68ns)   --->   "%icmp_ln318_4 = icmp ult i17 %select_ln318_10, %trunc_ln708_s" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 195 'icmp' 'icmp_ln318_4' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_4)   --->   "%xor_ln318_11 = xor i1 %icmp_ln318_4, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 196 'xor' 'xor_ln318_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_4)   --->   "%and_ln318_4 = and i1 %icmp_ln1498_4, %xor_ln318_11" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 197 'and' 'and_ln318_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_4 = or i1 %and_ln318_4, %icmp_ln1494_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 198 'or' 'or_ln318_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.26ns)   --->   "%select_ln318_12 = select i1 %or_ln318_4, i17 %tmp_41, i17 %select_ln318_9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 199 'select' 'select_ln318_12' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.26ns)   --->   "%select_ln318_13 = select i1 %or_ln318_4, i17 %sub_ln703_7, i17 %select_ln318_10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 200 'select' 'select_ln318_13' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.31ns)   --->   "%select_ln318_14 = select i1 %or_ln318_4, i19 %sub_ln703_8, i19 %select_ln318_11" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 201 'select' 'select_ln318_14' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_34_5 = call i6 @_ssdm_op_PartSelect.i6.i17.i32.i32(i17 %select_ln318_12, i32 11, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 202 'partselect' 'p_Result_34_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 0, i3 %tmp_21)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 203 'bitconcatenate' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i17 @_ssdm_op_BitConcatenate.i17.i5.i6.i6(i5 %trunc_ln708_27, i6 %p_Result_34_5, i6 -32)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 204 'bitconcatenate' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i17 %trunc_ln708_2 to i19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 205 'zext' 'zext_ln1494_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.71ns)   --->   "%icmp_ln1494_5 = icmp ugt i19 %select_ln318_14, %zext_ln1494_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 206 'icmp' 'icmp_ln1494_5' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.71ns)   --->   "%icmp_ln1498_5 = icmp eq i19 %select_ln318_14, %zext_ln1494_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 207 'icmp' 'icmp_ln1498_5' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.68ns)   --->   "%icmp_ln1495_5 = icmp ult i17 %select_ln318_13, %trunc_ln708_10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 208 'icmp' 'icmp_ln1495_5' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.59ns)   --->   "%sub_ln703_9 = sub i17 %select_ln318_13, %trunc_ln708_10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 209 'sub' 'sub_ln703_9' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.56ns)   --->   "%add_ln703_5 = add i19 %select_ln318_14, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 210 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_10)   --->   "%select_ln339_5 = select i1 %icmp_ln1495_5, i19 %add_ln703_5, i19 %select_ln318_14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 211 'select' 'select_ln339_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.56ns) (out node of the LUT)   --->   "%sub_ln703_10 = sub i19 %select_ln339_5, %zext_ln1494_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 212 'sub' 'sub_ln703_10' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_42 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_12, i32 11, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 213 'bitset' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.68ns)   --->   "%icmp_ln318_5 = icmp ult i17 %select_ln318_13, %trunc_ln708_10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 214 'icmp' 'icmp_ln318_5' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_5)   --->   "%xor_ln318_12 = xor i1 %icmp_ln318_5, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 215 'xor' 'xor_ln318_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_5)   --->   "%and_ln318_5 = and i1 %icmp_ln1498_5, %xor_ln318_12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 216 'and' 'and_ln318_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_5 = or i1 %and_ln318_5, %icmp_ln1494_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 217 'or' 'or_ln318_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.26ns)   --->   "%select_ln318_15 = select i1 %or_ln318_5, i17 %tmp_42, i17 %select_ln318_12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 218 'select' 'select_ln318_15' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.26ns)   --->   "%select_ln318_16 = select i1 %or_ln318_5, i17 %sub_ln703_9, i17 %select_ln318_13" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 219 'select' 'select_ln318_16' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_34_6 = call i7 @_ssdm_op_PartSelect.i7.i17.i32.i32(i17 %select_ln318_15, i32 10, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 220 'partselect' 'p_Result_34_6' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 221 [1/1] (0.31ns)   --->   "%select_ln318_17 = select i1 %or_ln318_5, i19 %sub_ln703_10, i19 %select_ln318_14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 221 'select' 'select_ln318_17' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 0, i2 %tmp_23)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 222 'bitconcatenate' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i17 @_ssdm_op_BitConcatenate.i17.i6.i7.i4(i6 %trunc_ln708_28, i7 %p_Result_34_6, i4 -8)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 223 'bitconcatenate' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i17 %trunc_ln708_11 to i19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 224 'zext' 'zext_ln1494_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.71ns)   --->   "%icmp_ln1494_6 = icmp ugt i19 %select_ln318_17, %zext_ln1494_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 225 'icmp' 'icmp_ln1494_6' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.71ns)   --->   "%icmp_ln1498_6 = icmp eq i19 %select_ln318_17, %zext_ln1494_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 226 'icmp' 'icmp_ln1498_6' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.68ns)   --->   "%icmp_ln1495_6 = icmp ult i17 %select_ln318_16, %trunc_ln708_12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 227 'icmp' 'icmp_ln1495_6' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (0.59ns)   --->   "%sub_ln703_11 = sub i17 %select_ln318_16, %trunc_ln708_12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 228 'sub' 'sub_ln703_11' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.56ns)   --->   "%add_ln703_6 = add i19 %select_ln318_17, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 229 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_12)   --->   "%select_ln339_6 = select i1 %icmp_ln1495_6, i19 %add_ln703_6, i19 %select_ln318_17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 230 'select' 'select_ln339_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.56ns) (out node of the LUT)   --->   "%sub_ln703_12 = sub i19 %select_ln339_6, %zext_ln1494_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 231 'sub' 'sub_ln703_12' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_43 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_15, i32 10, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 232 'bitset' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.68ns)   --->   "%icmp_ln318_6 = icmp ult i17 %select_ln318_16, %trunc_ln708_12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 233 'icmp' 'icmp_ln318_6' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_6)   --->   "%xor_ln318_13 = xor i1 %icmp_ln318_6, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 234 'xor' 'xor_ln318_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_6)   --->   "%and_ln318_6 = and i1 %icmp_ln1498_6, %xor_ln318_13" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 235 'and' 'and_ln318_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_6 = or i1 %and_ln318_6, %icmp_ln1494_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 236 'or' 'or_ln318_6' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.26ns)   --->   "%select_ln318_18 = select i1 %or_ln318_6, i17 %tmp_43, i17 %select_ln318_15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 237 'select' 'select_ln318_18' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.26ns)   --->   "%select_ln318_19 = select i1 %or_ln318_6, i17 %sub_ln703_11, i17 %select_ln318_16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 238 'select' 'select_ln318_19' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.31ns)   --->   "%select_ln318_20 = select i1 %or_ln318_6, i19 %sub_ln703_12, i19 %select_ln318_17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 239 'select' 'select_ln318_20' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_34_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %select_ln318_18, i32 9, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 240 'partselect' 'p_Result_34_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 0, i1 %tmp_44)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 241 'bitconcatenate' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i17 @_ssdm_op_BitConcatenate.i17.i7.i8.i2(i7 %trunc_ln708_29, i8 %p_Result_34_7, i2 -2)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 242 'bitconcatenate' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i17 %trunc_ln708_13 to i19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 243 'zext' 'zext_ln1494_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.71ns)   --->   "%icmp_ln1494_7 = icmp ugt i19 %select_ln318_20, %zext_ln1494_7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 244 'icmp' 'icmp_ln1494_7' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.71ns)   --->   "%icmp_ln1498_7 = icmp eq i19 %select_ln318_20, %zext_ln1494_7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 245 'icmp' 'icmp_ln1498_7' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.68ns)   --->   "%icmp_ln1495_7 = icmp ult i17 %select_ln318_19, %trunc_ln708_14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 246 'icmp' 'icmp_ln1495_7' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.59ns)   --->   "%sub_ln703_13 = sub i17 %select_ln318_19, %trunc_ln708_14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 247 'sub' 'sub_ln703_13' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.56ns)   --->   "%add_ln703_7 = add i19 %select_ln318_20, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 248 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_14)   --->   "%select_ln339_7 = select i1 %icmp_ln1495_7, i19 %add_ln703_7, i19 %select_ln318_20" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 249 'select' 'select_ln339_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.56ns) (out node of the LUT)   --->   "%sub_ln703_14 = sub i19 %select_ln339_7, %zext_ln1494_7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 250 'sub' 'sub_ln703_14' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.68ns)   --->   "%icmp_ln318_7 = icmp ult i17 %select_ln318_19, %trunc_ln708_14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 251 'icmp' 'icmp_ln318_7' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_7)   --->   "%xor_ln318_14 = xor i1 %icmp_ln318_7, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 252 'xor' 'xor_ln318_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_7)   --->   "%and_ln318_7 = and i1 %icmp_ln1498_7, %xor_ln318_14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 253 'and' 'and_ln318_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_7 = or i1 %and_ln318_7, %icmp_ln1494_7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 254 'or' 'or_ln318_7' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.26ns)   --->   "%select_ln318_22 = select i1 %or_ln318_7, i17 %sub_ln703_13, i17 %select_ln318_19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 255 'select' 'select_ln318_22' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.57>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_45 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_18, i32 9, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 256 'bitset' 'tmp_45' <Predicate = (or_ln318_7)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.26ns)   --->   "%select_ln318_21 = select i1 %or_ln318_7, i17 %tmp_45, i17 %select_ln318_18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 257 'select' 'select_ln318_21' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 258 [1/1] (0.31ns)   --->   "%select_ln318_23 = select i1 %or_ln318_7, i19 %sub_ln703_14, i19 %select_ln318_20" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 258 'select' 'select_ln318_23' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%p_Result_34_8 = call i9 @_ssdm_op_PartSelect.i9.i17.i32.i32(i17 %select_ln318_21, i32 8, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 259 'partselect' 'p_Result_34_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %select_ln488_14, i9 %p_Result_34_8)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 260 'bitconcatenate' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.71ns)   --->   "%icmp_ln1494_8 = icmp ne i19 %select_ln318_23, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 261 'icmp' 'icmp_ln1494_8' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/1] (0.71ns)   --->   "%icmp_ln1498_8 = icmp eq i19 %select_ln318_23, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 262 'icmp' 'icmp_ln1498_8' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/1] (0.68ns)   --->   "%icmp_ln1494_17 = icmp ugt i17 %select_ln318_22, %trunc_ln708_15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 263 'icmp' 'icmp_ln1494_17' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_8)   --->   "%and_ln318_8 = and i1 %icmp_ln1498_8, %icmp_ln1494_17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 264 'and' 'and_ln318_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (0.68ns)   --->   "%icmp_ln331 = icmp ult i17 %trunc_ln708_15, %select_ln318_22" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 265 'icmp' 'icmp_ln331' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln318_27)   --->   "%xor_ln331 = xor i1 %icmp_ln331, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 266 'xor' 'xor_ln331' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_8)   --->   "%xor_ln703 = xor i17 %trunc_ln708_15, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 267 'xor' 'xor_ln703' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [1/1] (0.59ns) (out node of the LUT)   --->   "%add_ln703_8 = add i17 %select_ln318_22, %xor_ln703" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 268 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.56ns)   --->   "%add_ln703_9 = add i19 %select_ln318_23, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 269 'add' 'add_ln703_9' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln318_27)   --->   "%select_ln339_8 = select i1 %xor_ln331, i19 %add_ln703_9, i19 %select_ln318_23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 270 'select' 'select_ln339_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_46 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_21, i32 8, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 271 'bitset' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_8 = or i1 %icmp_ln1494_8, %and_ln318_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 272 'or' 'or_ln318_8' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.26ns)   --->   "%select_ln318_24 = select i1 %or_ln318_8, i17 %tmp_46, i17 %select_ln318_21" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 273 'select' 'select_ln318_24' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.26ns)   --->   "%select_ln318_25 = select i1 %or_ln318_8, i17 -65536, i17 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 274 'select' 'select_ln318_25' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (0.26ns)   --->   "%select_ln318_26 = select i1 %or_ln318_8, i17 %add_ln703_8, i17 %select_ln318_22" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 275 'select' 'select_ln318_26' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln318_27 = select i1 %or_ln318_8, i19 %select_ln339_8, i19 %select_ln318_23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 276 'select' 'select_ln318_27' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %select_ln318_24, i32 7, i32 8)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 277 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %select_ln318_24, i32 9, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 278 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i8.i8(i1 false, i8 %select_ln488_14, i8 %tmp_25)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 279 'bitconcatenate' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%mul_FL_V_9 = call i17 @_ssdm_op_BitConcatenate.i17.i2.i15(i2 %tmp_8, i15 -16384)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 280 'bitconcatenate' 'mul_FL_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.71ns)   --->   "%icmp_ln1494_9 = icmp ne i19 %select_ln318_27, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 281 'icmp' 'icmp_ln1494_9' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (0.71ns)   --->   "%icmp_ln1498_9 = icmp eq i19 %select_ln318_27, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 282 'icmp' 'icmp_ln1498_9' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.68ns)   --->   "%icmp_ln1494_18 = icmp ugt i17 %select_ln318_26, %trunc_ln708_16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 283 'icmp' 'icmp_ln1494_18' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_12)   --->   "%and_ln318_9 = and i1 %icmp_ln1498_9, %icmp_ln1494_18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 284 'and' 'and_ln318_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 285 [1/1] (0.68ns)   --->   "%icmp_ln318_8 = icmp ne i17 %select_ln318_26, %trunc_ln708_16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 285 'icmp' 'icmp_ln318_8' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 286 [1/1] (0.68ns)   --->   "%icmp_ln1496 = icmp ult i17 %select_ln318_25, %mul_FL_V_9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 286 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_12)   --->   "%or_ln318_10 = or i1 %icmp_ln1494_9, %icmp_ln1496" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 287 'or' 'or_ln318_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_12)   --->   "%or_ln318_9 = or i1 %or_ln318_10, %icmp_ln318_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 288 'or' 'or_ln318_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/1] (0.59ns)   --->   "%sub_ln703_15 = sub i17 %select_ln318_25, %mul_FL_V_9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:343]   --->   Operation 289 'sub' 'sub_ln703_15' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_12)   --->   "%xor_ln318 = xor i1 %or_ln318_9, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 290 'xor' 'xor_ln318' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_12)   --->   "%or_ln318_11 = or i1 %and_ln318_9, %xor_ln318" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 291 'or' 'or_ln318_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_12 = or i1 %or_ln318_11, %icmp_ln1494_9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 292 'or' 'or_ln318_12' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 293 [1/1] (0.26ns)   --->   "%select_ln318_29 = select i1 %or_ln318_12, i17 %sub_ln703_15, i17 %select_ln318_25" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 293 'select' 'select_ln318_29' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.54>
ST_9 : Operation 294 [1/1] (0.68ns)   --->   "%icmp_ln1495_8 = icmp ult i17 %select_ln318_26, %trunc_ln708_16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 294 'icmp' 'icmp_ln1495_8' <Predicate = (or_ln318_12)> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 295 [1/1] (0.68ns)   --->   "%icmp_ln1498_17 = icmp eq i17 %select_ln318_26, %trunc_ln708_16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 295 'icmp' 'icmp_ln1498_17' <Predicate = (or_ln318_12)> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_9)   --->   "%and_ln331 = and i1 %icmp_ln1498_17, %icmp_ln1496" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 296 'and' 'and_ln331' <Predicate = (or_ln318_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_9)   --->   "%or_ln331 = or i1 %icmp_ln1495_8, %and_ln331" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 297 'or' 'or_ln331' <Predicate = (or_ln318_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (0.27ns)   --->   "%p_neg_9 = select i1 %icmp_ln1496, i17 -1, i17 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 298 'select' 'p_neg_9' <Predicate = (or_ln318_12)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_16 = sub i17 %p_neg_9, %trunc_ln708_16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 299 'sub' 'sub_ln703_16' <Predicate = (or_ln318_12)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 300 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_10 = add i17 %sub_ln703_16, %select_ln318_26" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 300 'add' 'add_ln703_10' <Predicate = (or_ln318_12)> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 301 [1/1] (0.56ns)   --->   "%add_ln703_11 = add i19 %select_ln318_27, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 301 'add' 'add_ln703_11' <Predicate = (or_ln318_12)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln339_9 = select i1 %or_ln331, i19 %add_ln703_11, i19 %select_ln318_27" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 302 'select' 'select_ln339_9' <Predicate = (or_ln318_12)> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_47 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_24, i32 7, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 303 'bitset' 'tmp_47' <Predicate = (or_ln318_12)> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.26ns)   --->   "%select_ln318_28 = select i1 %or_ln318_12, i17 %tmp_47, i17 %select_ln318_24" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 304 'select' 'select_ln318_28' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 305 [1/1] (0.26ns)   --->   "%select_ln318_30 = select i1 %or_ln318_12, i17 %add_ln703_10, i17 %select_ln318_26" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 305 'select' 'select_ln318_30' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 306 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln318_31 = select i1 %or_ln318_12, i19 %select_ln339_9, i19 %select_ln318_27" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 306 'select' 'select_ln318_31' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_PartSelect.i4.i17.i32.i32(i17 %select_ln318_28, i32 6, i32 9)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 307 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_29 = call i7 @_ssdm_op_PartSelect.i7.i17.i32.i32(i17 %select_ln318_28, i32 10, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 308 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i17 @_ssdm_op_BitConcatenate.i17.i2.i8.i7(i2 0, i8 %select_ln488_14, i7 %tmp_29)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 309 'bitconcatenate' 'trunc_ln708_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%mul_FL_V_s = call i17 @_ssdm_op_BitConcatenate.i17.i4.i13(i4 %tmp_9, i13 -4096)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 310 'bitconcatenate' 'mul_FL_V_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.71ns)   --->   "%icmp_ln1494_10 = icmp ne i19 %select_ln318_31, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 311 'icmp' 'icmp_ln1494_10' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (0.71ns)   --->   "%icmp_ln1498_10 = icmp eq i19 %select_ln318_31, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 312 'icmp' 'icmp_ln1498_10' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.68ns)   --->   "%icmp_ln1494_19 = icmp ugt i17 %select_ln318_30, %trunc_ln708_17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 313 'icmp' 'icmp_ln1494_19' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_16)   --->   "%and_ln318_10 = and i1 %icmp_ln1498_10, %icmp_ln1494_19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 314 'and' 'and_ln318_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/1] (0.68ns)   --->   "%icmp_ln318_9 = icmp ne i17 %select_ln318_30, %trunc_ln708_17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 315 'icmp' 'icmp_ln318_9' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (0.68ns)   --->   "%icmp_ln1496_1 = icmp ult i17 %select_ln318_29, %mul_FL_V_s" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 316 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_16)   --->   "%or_ln318_13 = or i1 %icmp_ln1494_10, %icmp_ln1496_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 317 'or' 'or_ln318_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_16)   --->   "%or_ln318_14 = or i1 %or_ln318_13, %icmp_ln318_9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 318 'or' 'or_ln318_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 319 [1/1] (0.59ns)   --->   "%sub_ln703_17 = sub i17 %select_ln318_29, %mul_FL_V_s" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:343]   --->   Operation 319 'sub' 'sub_ln703_17' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [1/1] (0.68ns)   --->   "%icmp_ln1495_9 = icmp ult i17 %select_ln318_30, %trunc_ln708_17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 320 'icmp' 'icmp_ln1495_9' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.68ns)   --->   "%icmp_ln1498_18 = icmp eq i17 %select_ln318_30, %trunc_ln708_17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 321 'icmp' 'icmp_ln1498_18' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_10)   --->   "%and_ln331_1 = and i1 %icmp_ln1498_18, %icmp_ln1496_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 322 'and' 'and_ln331_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_10)   --->   "%or_ln331_1 = or i1 %icmp_ln1495_9, %and_ln331_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 323 'or' 'or_ln331_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (0.27ns)   --->   "%p_neg_10 = select i1 %icmp_ln1496_1, i17 -1, i17 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 324 'select' 'p_neg_10' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_18 = sub i17 %p_neg_10, %trunc_ln708_17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 325 'sub' 'sub_ln703_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 326 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_12 = add i17 %sub_ln703_18, %select_ln318_30" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 326 'add' 'add_ln703_12' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 327 [1/1] (0.56ns)   --->   "%add_ln703_13 = add i19 %select_ln318_31, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 327 'add' 'add_ln703_13' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln339_10 = select i1 %or_ln331_1, i19 %add_ln703_13, i19 %select_ln318_31" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 328 'select' 'select_ln339_10' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_16)   --->   "%xor_ln318_1 = xor i1 %or_ln318_14, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 329 'xor' 'xor_ln318_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_16)   --->   "%or_ln318_15 = or i1 %and_ln318_10, %xor_ln318_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 330 'or' 'or_ln318_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 331 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_16 = or i1 %or_ln318_15, %icmp_ln1494_10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 331 'or' 'or_ln318_16' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 332 [1/1] (0.26ns)   --->   "%select_ln318_33 = select i1 %or_ln318_16, i17 %sub_ln703_17, i17 %select_ln318_29" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 332 'select' 'select_ln318_33' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 333 [1/1] (0.26ns)   --->   "%select_ln318_34 = select i1 %or_ln318_16, i17 %add_ln703_12, i17 %select_ln318_30" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 333 'select' 'select_ln318_34' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 334 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln318_35 = select i1 %or_ln318_16, i19 %select_ln339_10, i19 %select_ln318_31" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 334 'select' 'select_ln318_35' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.86>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_48 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_28, i32 6, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 335 'bitset' 'tmp_48' <Predicate = (or_ln318_16)> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.26ns)   --->   "%select_ln318_32 = select i1 %or_ln318_16, i17 %tmp_48, i17 %select_ln318_28" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 336 'select' 'select_ln318_32' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_PartSelect.i6.i17.i32.i32(i17 %select_ln318_32, i32 5, i32 10)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 337 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_30 = call i6 @_ssdm_op_PartSelect.i6.i17.i32.i32(i17 %select_ln318_32, i32 11, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 338 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i17 @_ssdm_op_BitConcatenate.i17.i3.i8.i6(i3 0, i8 %select_ln488_14, i6 %tmp_30)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 339 'bitconcatenate' 'trunc_ln708_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%mul_FL_V_1 = call i17 @_ssdm_op_BitConcatenate.i17.i6.i11(i6 %tmp_s, i11 -1024)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 340 'bitconcatenate' 'mul_FL_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.71ns)   --->   "%icmp_ln1494_11 = icmp ne i19 %select_ln318_35, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 341 'icmp' 'icmp_ln1494_11' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 342 [1/1] (0.71ns)   --->   "%icmp_ln1498_11 = icmp eq i19 %select_ln318_35, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 342 'icmp' 'icmp_ln1498_11' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 343 [1/1] (0.68ns)   --->   "%icmp_ln1494_20 = icmp ugt i17 %select_ln318_34, %trunc_ln708_18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 343 'icmp' 'icmp_ln1494_20' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_25)   --->   "%and_ln318_11 = and i1 %icmp_ln1498_11, %icmp_ln1494_20" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 344 'and' 'and_ln318_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 345 [1/1] (0.68ns)   --->   "%icmp_ln318_10 = icmp ne i17 %select_ln318_34, %trunc_ln708_18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 345 'icmp' 'icmp_ln318_10' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 346 [1/1] (0.68ns)   --->   "%icmp_ln1496_2 = icmp ult i17 %select_ln318_33, %mul_FL_V_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 346 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_25)   --->   "%or_ln318_17 = or i1 %icmp_ln1494_11, %icmp_ln1496_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 347 'or' 'or_ln318_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_25)   --->   "%or_ln318_18 = or i1 %or_ln318_17, %icmp_ln318_10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 348 'or' 'or_ln318_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 349 [1/1] (0.59ns)   --->   "%sub_ln703_19 = sub i17 %select_ln318_33, %mul_FL_V_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:343]   --->   Operation 349 'sub' 'sub_ln703_19' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 350 [1/1] (0.68ns)   --->   "%icmp_ln1495_10 = icmp ult i17 %select_ln318_34, %trunc_ln708_18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 350 'icmp' 'icmp_ln1495_10' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 351 [1/1] (0.68ns)   --->   "%icmp_ln1498_19 = icmp eq i17 %select_ln318_34, %trunc_ln708_18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 351 'icmp' 'icmp_ln1498_19' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_11)   --->   "%and_ln331_2 = and i1 %icmp_ln1498_19, %icmp_ln1496_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 352 'and' 'and_ln331_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_11)   --->   "%or_ln331_2 = or i1 %icmp_ln1495_10, %and_ln331_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 353 'or' 'or_ln331_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 354 [1/1] (0.27ns)   --->   "%p_neg_11 = select i1 %icmp_ln1496_2, i17 -1, i17 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 354 'select' 'p_neg_11' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_20 = sub i17 %p_neg_11, %trunc_ln708_18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 355 'sub' 'sub_ln703_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 356 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_14 = add i17 %sub_ln703_20, %select_ln318_34" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 356 'add' 'add_ln703_14' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 357 [1/1] (0.56ns)   --->   "%add_ln703_15 = add i19 %select_ln318_35, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 357 'add' 'add_ln703_15' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 358 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln339_11 = select i1 %or_ln331_2, i19 %add_ln703_15, i19 %select_ln318_35" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 358 'select' 'select_ln339_11' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_49 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_32, i32 5, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 359 'bitset' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_25)   --->   "%xor_ln318_2 = xor i1 %or_ln318_18, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 360 'xor' 'xor_ln318_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_25)   --->   "%or_ln318_24 = or i1 %and_ln318_11, %xor_ln318_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 361 'or' 'or_ln318_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 362 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_25 = or i1 %or_ln318_24, %icmp_ln1494_11" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 362 'or' 'or_ln318_25' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 363 [1/1] (0.26ns)   --->   "%select_ln318_36 = select i1 %or_ln318_25, i17 %tmp_49, i17 %select_ln318_32" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 363 'select' 'select_ln318_36' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 364 [1/1] (0.26ns)   --->   "%select_ln318_37 = select i1 %or_ln318_25, i17 %sub_ln703_19, i17 %select_ln318_33" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 364 'select' 'select_ln318_37' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 365 [1/1] (0.26ns)   --->   "%select_ln318_38 = select i1 %or_ln318_25, i17 %add_ln703_14, i17 %select_ln318_34" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 365 'select' 'select_ln318_38' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 366 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln318_39 = select i1 %or_ln318_25, i19 %select_ln339_11, i19 %select_ln318_35" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 366 'select' 'select_ln318_39' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %select_ln318_36, i32 4, i32 11)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 367 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_31 = call i5 @_ssdm_op_PartSelect.i5.i17.i32.i32(i17 %select_ln318_36, i32 12, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 368 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i17 @_ssdm_op_BitConcatenate.i17.i4.i8.i5(i4 0, i8 %select_ln488_14, i5 %tmp_31)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 369 'bitconcatenate' 'trunc_ln708_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "%mul_FL_V_2 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_10, i9 -256)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 370 'bitconcatenate' 'mul_FL_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 371 [1/1] (0.71ns)   --->   "%icmp_ln1494_12 = icmp ne i19 %select_ln318_39, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 371 'icmp' 'icmp_ln1494_12' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 372 [1/1] (0.71ns)   --->   "%icmp_ln1498_12 = icmp eq i19 %select_ln318_39, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 372 'icmp' 'icmp_ln1498_12' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 373 [1/1] (0.68ns)   --->   "%icmp_ln1494_21 = icmp ugt i17 %select_ln318_38, %trunc_ln708_19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 373 'icmp' 'icmp_ln1494_21' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 374 [1/1] (0.68ns)   --->   "%icmp_ln318_11 = icmp ne i17 %select_ln318_38, %trunc_ln708_19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 374 'icmp' 'icmp_ln318_11' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 375 [1/1] (0.68ns)   --->   "%icmp_ln1496_3 = icmp ult i17 %select_ln318_37, %mul_FL_V_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 375 'icmp' 'icmp_ln1496_3' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_28)   --->   "%and_ln318_12 = and i1 %icmp_ln1498_12, %icmp_ln1494_21" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 376 'and' 'and_ln318_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_28)   --->   "%or_ln318_26 = or i1 %icmp_ln1494_12, %icmp_ln1496_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 377 'or' 'or_ln318_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_28)   --->   "%or_ln318_19 = or i1 %or_ln318_26, %icmp_ln318_11" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 378 'or' 'or_ln318_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 379 [1/1] (0.59ns)   --->   "%sub_ln703_21 = sub i17 %select_ln318_37, %mul_FL_V_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:343]   --->   Operation 379 'sub' 'sub_ln703_21' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 380 [1/1] (0.68ns)   --->   "%icmp_ln1495_11 = icmp ult i17 %select_ln318_38, %trunc_ln708_19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 380 'icmp' 'icmp_ln1495_11' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [1/1] (0.68ns)   --->   "%icmp_ln1498_20 = icmp eq i17 %select_ln318_38, %trunc_ln708_19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 381 'icmp' 'icmp_ln1498_20' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_12)   --->   "%and_ln331_3 = and i1 %icmp_ln1498_20, %icmp_ln1496_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 382 'and' 'and_ln331_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_12)   --->   "%or_ln331_3 = or i1 %icmp_ln1495_11, %and_ln331_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 383 'or' 'or_ln331_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 384 [1/1] (0.27ns)   --->   "%p_neg_12 = select i1 %icmp_ln1496_3, i17 -1, i17 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 384 'select' 'p_neg_12' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_22 = sub i17 %p_neg_12, %trunc_ln708_19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 385 'sub' 'sub_ln703_22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 386 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_16 = add i17 %sub_ln703_22, %select_ln318_38" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 386 'add' 'add_ln703_16' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 387 [1/1] (0.56ns)   --->   "%add_ln703_17 = add i19 %select_ln318_39, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 387 'add' 'add_ln703_17' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 388 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln339_12 = select i1 %or_ln331_3, i19 %add_ln703_17, i19 %select_ln318_39" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 388 'select' 'select_ln339_12' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_50 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_36, i32 4, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 389 'bitset' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_28)   --->   "%xor_ln318_3 = xor i1 %or_ln318_19, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 390 'xor' 'xor_ln318_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_28)   --->   "%or_ln318_27 = or i1 %and_ln318_12, %xor_ln318_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 391 'or' 'or_ln318_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 392 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_28 = or i1 %or_ln318_27, %icmp_ln1494_12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 392 'or' 'or_ln318_28' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 393 [1/1] (0.26ns)   --->   "%select_ln318_40 = select i1 %or_ln318_28, i17 %tmp_50, i17 %select_ln318_36" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 393 'select' 'select_ln318_40' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 394 [1/1] (0.26ns)   --->   "%select_ln318_41 = select i1 %or_ln318_28, i17 %sub_ln703_21, i17 %select_ln318_37" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 394 'select' 'select_ln318_41' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 395 [1/1] (0.26ns)   --->   "%select_ln318_42 = select i1 %or_ln318_28, i17 %add_ln703_16, i17 %select_ln318_38" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 395 'select' 'select_ln318_42' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 396 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln318_43 = select i1 %or_ln318_28, i19 %select_ln339_12, i19 %select_ln318_39" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 396 'select' 'select_ln318_43' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %select_ln318_40, i32 3, i32 12)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 397 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_32 = call i4 @_ssdm_op_PartSelect.i4.i17.i32.i32(i17 %select_ln318_40, i32 13, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 398 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = call i17 @_ssdm_op_BitConcatenate.i17.i5.i8.i4(i5 0, i8 %select_ln488_14, i4 %tmp_32)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 399 'bitconcatenate' 'trunc_ln708_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%mul_FL_V_3 = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_11, i7 -64)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 400 'bitconcatenate' 'mul_FL_V_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (0.71ns)   --->   "%icmp_ln1494_13 = icmp ne i19 %select_ln318_43, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 401 'icmp' 'icmp_ln1494_13' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/1] (0.71ns)   --->   "%icmp_ln1498_13 = icmp eq i19 %select_ln318_43, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 402 'icmp' 'icmp_ln1498_13' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 403 [1/1] (0.68ns)   --->   "%icmp_ln1494_22 = icmp ugt i17 %select_ln318_42, %trunc_ln708_20" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 403 'icmp' 'icmp_ln1494_22' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_31)   --->   "%and_ln318_13 = and i1 %icmp_ln1498_13, %icmp_ln1494_22" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 404 'and' 'and_ln318_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 405 [1/1] (0.68ns)   --->   "%icmp_ln318_12 = icmp ne i17 %select_ln318_42, %trunc_ln708_20" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 405 'icmp' 'icmp_ln318_12' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 406 [1/1] (0.68ns)   --->   "%icmp_ln1496_4 = icmp ult i17 %select_ln318_41, %mul_FL_V_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 406 'icmp' 'icmp_ln1496_4' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_31)   --->   "%or_ln318_29 = or i1 %icmp_ln1494_13, %icmp_ln1496_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 407 'or' 'or_ln318_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_31)   --->   "%or_ln318_20 = or i1 %or_ln318_29, %icmp_ln318_12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 408 'or' 'or_ln318_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 409 [1/1] (0.59ns)   --->   "%sub_ln703_23 = sub i17 %select_ln318_41, %mul_FL_V_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:343]   --->   Operation 409 'sub' 'sub_ln703_23' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 410 [1/1] (0.68ns)   --->   "%icmp_ln1495_12 = icmp ult i17 %select_ln318_42, %trunc_ln708_20" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 410 'icmp' 'icmp_ln1495_12' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 411 [1/1] (0.68ns)   --->   "%icmp_ln1498_21 = icmp eq i17 %select_ln318_42, %trunc_ln708_20" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 411 'icmp' 'icmp_ln1498_21' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_13)   --->   "%and_ln331_4 = and i1 %icmp_ln1498_21, %icmp_ln1496_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 412 'and' 'and_ln331_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_13)   --->   "%or_ln331_4 = or i1 %icmp_ln1495_12, %and_ln331_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 413 'or' 'or_ln331_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 414 [1/1] (0.27ns)   --->   "%p_neg_13 = select i1 %icmp_ln1496_4, i17 -1, i17 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 414 'select' 'p_neg_13' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_24 = sub i17 %p_neg_13, %trunc_ln708_20" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 415 'sub' 'sub_ln703_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 416 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_18 = add i17 %sub_ln703_24, %select_ln318_42" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 416 'add' 'add_ln703_18' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 417 [1/1] (0.56ns)   --->   "%add_ln703_19 = add i19 %select_ln318_43, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 417 'add' 'add_ln703_19' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 418 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln339_13 = select i1 %or_ln331_4, i19 %add_ln703_19, i19 %select_ln318_43" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 418 'select' 'select_ln339_13' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_51 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_40, i32 3, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 419 'bitset' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_31)   --->   "%xor_ln318_4 = xor i1 %or_ln318_20, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 420 'xor' 'xor_ln318_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_31)   --->   "%or_ln318_30 = or i1 %and_ln318_13, %xor_ln318_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 421 'or' 'or_ln318_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 422 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_31 = or i1 %or_ln318_30, %icmp_ln1494_13" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 422 'or' 'or_ln318_31' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 423 [1/1] (0.26ns)   --->   "%select_ln318_44 = select i1 %or_ln318_31, i17 %tmp_51, i17 %select_ln318_40" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 423 'select' 'select_ln318_44' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 424 [1/1] (0.26ns)   --->   "%select_ln318_45 = select i1 %or_ln318_31, i17 %sub_ln703_23, i17 %select_ln318_41" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 424 'select' 'select_ln318_45' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 425 [1/1] (0.26ns)   --->   "%select_ln318_46 = select i1 %or_ln318_31, i17 %add_ln703_18, i17 %select_ln318_42" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 425 'select' 'select_ln318_46' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 426 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln318_47 = select i1 %or_ln318_31, i19 %select_ln339_13, i19 %select_ln318_43" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 426 'select' 'select_ln318_47' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_12 = call i12 @_ssdm_op_PartSelect.i12.i17.i32.i32(i17 %select_ln318_44, i32 2, i32 13)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 427 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_33 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %select_ln318_44, i32 14, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 428 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.91>
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = call i17 @_ssdm_op_BitConcatenate.i17.i6.i8.i3(i6 0, i8 %select_ln488_14, i3 %tmp_33)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 429 'bitconcatenate' 'trunc_ln708_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%mul_FL_V_4 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_12, i5 -16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 430 'bitconcatenate' 'mul_FL_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (0.71ns)   --->   "%icmp_ln1494_14 = icmp ne i19 %select_ln318_47, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 431 'icmp' 'icmp_ln1494_14' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 432 [1/1] (0.71ns)   --->   "%icmp_ln1498_14 = icmp eq i19 %select_ln318_47, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 432 'icmp' 'icmp_ln1498_14' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 433 [1/1] (0.68ns)   --->   "%icmp_ln1494_23 = icmp ugt i17 %select_ln318_46, %trunc_ln708_21" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 433 'icmp' 'icmp_ln1494_23' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_34)   --->   "%and_ln318_14 = and i1 %icmp_ln1498_14, %icmp_ln1494_23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 434 'and' 'and_ln318_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 435 [1/1] (0.68ns)   --->   "%icmp_ln318_13 = icmp ne i17 %select_ln318_46, %trunc_ln708_21" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 435 'icmp' 'icmp_ln318_13' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 436 [1/1] (0.68ns)   --->   "%icmp_ln1496_5 = icmp ult i17 %select_ln318_45, %mul_FL_V_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 436 'icmp' 'icmp_ln1496_5' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_34)   --->   "%or_ln318_32 = or i1 %icmp_ln1494_14, %icmp_ln1496_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 437 'or' 'or_ln318_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_34)   --->   "%or_ln318_21 = or i1 %or_ln318_32, %icmp_ln318_13" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 438 'or' 'or_ln318_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 439 [1/1] (0.59ns)   --->   "%sub_ln703_25 = sub i17 %select_ln318_45, %mul_FL_V_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:343]   --->   Operation 439 'sub' 'sub_ln703_25' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 440 [1/1] (0.68ns)   --->   "%icmp_ln1495_13 = icmp ult i17 %select_ln318_46, %trunc_ln708_21" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 440 'icmp' 'icmp_ln1495_13' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 441 [1/1] (0.68ns)   --->   "%icmp_ln1498_22 = icmp eq i17 %select_ln318_46, %trunc_ln708_21" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 441 'icmp' 'icmp_ln1498_22' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_14)   --->   "%and_ln331_5 = and i1 %icmp_ln1498_22, %icmp_ln1496_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 442 'and' 'and_ln331_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_14)   --->   "%or_ln331_5 = or i1 %icmp_ln1495_13, %and_ln331_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 443 'or' 'or_ln331_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 444 [1/1] (0.27ns)   --->   "%p_neg_14 = select i1 %icmp_ln1496_5, i17 -1, i17 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 444 'select' 'p_neg_14' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_26 = sub i17 %p_neg_14, %trunc_ln708_21" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 445 'sub' 'sub_ln703_26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 446 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_20 = add i17 %sub_ln703_26, %select_ln318_46" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 446 'add' 'add_ln703_20' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 447 [1/1] (0.56ns)   --->   "%add_ln703_21 = add i19 %select_ln318_47, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 447 'add' 'add_ln703_21' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 448 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln339_14 = select i1 %or_ln331_5, i19 %add_ln703_21, i19 %select_ln318_47" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 448 'select' 'select_ln339_14' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_52 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_44, i32 2, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 449 'bitset' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_34)   --->   "%xor_ln318_5 = xor i1 %or_ln318_21, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 450 'xor' 'xor_ln318_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_34)   --->   "%or_ln318_33 = or i1 %and_ln318_14, %xor_ln318_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 451 'or' 'or_ln318_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 452 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_34 = or i1 %or_ln318_33, %icmp_ln1494_14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 452 'or' 'or_ln318_34' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 453 [1/1] (0.26ns)   --->   "%select_ln318_48 = select i1 %or_ln318_34, i17 %tmp_52, i17 %select_ln318_44" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 453 'select' 'select_ln318_48' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 454 [1/1] (0.26ns)   --->   "%select_ln318_49 = select i1 %or_ln318_34, i17 %sub_ln703_25, i17 %select_ln318_45" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 454 'select' 'select_ln318_49' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 455 [1/1] (0.26ns)   --->   "%select_ln318_50 = select i1 %or_ln318_34, i17 %add_ln703_20, i17 %select_ln318_46" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 455 'select' 'select_ln318_50' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 456 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln318_51 = select i1 %or_ln318_34, i19 %select_ln339_14, i19 %select_ln318_47" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 456 'select' 'select_ln318_51' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %select_ln318_48, i32 1, i32 14)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 457 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_34 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %select_ln318_48, i32 15, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 458 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln708_22 = call i17 @_ssdm_op_BitConcatenate.i17.i7.i8.i2(i7 0, i8 %select_ln488_14, i2 %tmp_34)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 459 'bitconcatenate' 'trunc_ln708_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 460 [1/1] (0.00ns)   --->   "%mul_FL_V_5 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %tmp_13, i3 -4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 460 'bitconcatenate' 'mul_FL_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 461 [1/1] (0.71ns)   --->   "%icmp_ln1494_15 = icmp ne i19 %select_ln318_51, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 461 'icmp' 'icmp_ln1494_15' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 462 [1/1] (0.71ns)   --->   "%icmp_ln1498_15 = icmp eq i19 %select_ln318_51, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 462 'icmp' 'icmp_ln1498_15' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 463 [1/1] (0.68ns)   --->   "%icmp_ln1494_24 = icmp ugt i17 %select_ln318_50, %trunc_ln708_22" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 463 'icmp' 'icmp_ln1494_24' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_37)   --->   "%and_ln318_15 = and i1 %icmp_ln1498_15, %icmp_ln1494_24" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 464 'and' 'and_ln318_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 465 [1/1] (0.68ns)   --->   "%icmp_ln318_14 = icmp ne i17 %select_ln318_50, %trunc_ln708_22" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 465 'icmp' 'icmp_ln318_14' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 466 [1/1] (0.68ns)   --->   "%icmp_ln1496_6 = icmp ult i17 %select_ln318_49, %mul_FL_V_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 466 'icmp' 'icmp_ln1496_6' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_37)   --->   "%or_ln318_35 = or i1 %icmp_ln1494_15, %icmp_ln1496_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 467 'or' 'or_ln318_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_37)   --->   "%or_ln318_22 = or i1 %or_ln318_35, %icmp_ln318_14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 468 'or' 'or_ln318_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 469 [1/1] (0.68ns)   --->   "%icmp_ln1495_14 = icmp ult i17 %select_ln318_50, %trunc_ln708_22" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 469 'icmp' 'icmp_ln1495_14' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 470 [1/1] (0.68ns)   --->   "%icmp_ln1498_23 = icmp eq i17 %select_ln318_50, %trunc_ln708_22" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 470 'icmp' 'icmp_ln1498_23' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_15)   --->   "%and_ln331_6 = and i1 %icmp_ln1498_23, %icmp_ln1496_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 471 'and' 'and_ln331_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_15)   --->   "%or_ln331_6 = or i1 %icmp_ln1495_14, %and_ln331_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 472 'or' 'or_ln331_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 473 [1/1] (0.27ns)   --->   "%p_neg_15 = select i1 %icmp_ln1496_6, i17 -1, i17 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 473 'select' 'p_neg_15' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_28 = sub i17 %p_neg_15, %trunc_ln708_22" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 474 'sub' 'sub_ln703_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 475 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_22 = add i17 %sub_ln703_28, %select_ln318_50" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 475 'add' 'add_ln703_22' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 476 [1/1] (0.56ns)   --->   "%add_ln703_23 = add i19 %select_ln318_51, -1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 476 'add' 'add_ln703_23' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 477 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln339_15 = select i1 %or_ln331_6, i19 %add_ln703_23, i19 %select_ln318_51" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 477 'select' 'select_ln339_15' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_37)   --->   "%xor_ln318_6 = xor i1 %or_ln318_22, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 478 'xor' 'xor_ln318_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_37)   --->   "%or_ln318_36 = or i1 %and_ln318_15, %xor_ln318_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 479 'or' 'or_ln318_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 480 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_37 = or i1 %or_ln318_36, %icmp_ln1494_15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 480 'or' 'or_ln318_37' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.62>
ST_13 : Operation 481 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:44]   --->   Operation 481 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 31)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:223]   --->   Operation 482 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 483 [1/1] (0.59ns)   --->   "%sub_ln703_27 = sub i17 %select_ln318_49, %mul_FL_V_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:343]   --->   Operation 483 'sub' 'sub_ln703_27' <Predicate = (or_ln318_37)> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_53 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_48, i32 1, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 484 'bitset' 'tmp_53' <Predicate = (or_ln318_37)> <Delay = 0.00>
ST_13 : Operation 485 [1/1] (0.26ns)   --->   "%select_ln318_52 = select i1 %or_ln318_37, i17 %tmp_53, i17 %select_ln318_48" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 485 'select' 'select_ln318_52' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_7)   --->   "%select_ln318_53 = select i1 %or_ln318_37, i17 %sub_ln703_27, i17 %select_ln318_49" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 486 'select' 'select_ln318_53' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 487 [1/1] (0.26ns)   --->   "%select_ln318_54 = select i1 %or_ln318_37, i17 %add_ln703_22, i17 %select_ln318_50" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 487 'select' 'select_ln318_54' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 488 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln318_55 = select i1 %or_ln318_37, i19 %select_ln339_15, i19 %select_ln318_51" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 488 'select' 'select_ln318_55' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_7)   --->   "%trunc_ln103 = trunc i17 %select_ln318_52 to i16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 489 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_7)   --->   "%mul_FL_V_6 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %trunc_ln103, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 490 'bitconcatenate' 'mul_FL_V_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %select_ln318_52, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 491 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i8.i1(i8 0, i8 %select_ln488_14, i1 %tmp_54)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 492 'bitconcatenate' 'trunc_ln708_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 493 [1/1] (0.71ns)   --->   "%icmp_ln1494_16 = icmp ne i19 %select_ln318_55, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 493 'icmp' 'icmp_ln1494_16' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 494 [1/1] (0.71ns)   --->   "%icmp_ln1498_16 = icmp eq i19 %select_ln318_55, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 494 'icmp' 'icmp_ln1498_16' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 495 [1/1] (0.68ns)   --->   "%icmp_ln1494_25 = icmp ugt i17 %select_ln318_54, %trunc_ln708_23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 495 'icmp' 'icmp_ln1494_25' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_40)   --->   "%and_ln318_16 = and i1 %icmp_ln1498_16, %icmp_ln1494_25" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 496 'and' 'and_ln318_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 497 [1/1] (0.68ns)   --->   "%icmp_ln318_15 = icmp ne i17 %select_ln318_54, %trunc_ln708_23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 497 'icmp' 'icmp_ln318_15' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 498 [1/1] (0.68ns) (out node of the LUT)   --->   "%icmp_ln1496_7 = icmp ult i17 %select_ln318_53, %mul_FL_V_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 498 'icmp' 'icmp_ln1496_7' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_40)   --->   "%or_ln318_38 = or i1 %icmp_ln1494_16, %icmp_ln1496_7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 499 'or' 'or_ln318_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_40)   --->   "%or_ln318_23 = or i1 %or_ln318_38, %icmp_ln318_15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 500 'or' 'or_ln318_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln318_56)   --->   "%tmp_55 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %select_ln318_52, i32 0, i1 true)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 501 'bitset' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_40)   --->   "%xor_ln318_7 = xor i1 %or_ln318_23, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 502 'xor' 'xor_ln318_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_40)   --->   "%or_ln318_39 = or i1 %and_ln318_16, %xor_ln318_7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 503 'or' 'or_ln318_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 504 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln318_40 = or i1 %or_ln318_39, %icmp_ln1494_16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 504 'or' 'or_ln318_40' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 505 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln318_56 = select i1 %or_ln318_40, i17 %tmp_55, i17 %select_ln318_52" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 505 'select' 'select_ln318_56' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i17 %select_ln318_56 to i18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:361]   --->   Operation 506 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 507 [1/1] (0.59ns)   --->   "%res_FH_l_V = add i18 %zext_ln1192, 1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:361]   --->   Operation 507 'add' 'res_FH_l_V' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 508 [1/1] (0.59ns)   --->   "%res_FH_V = add i17 %select_ln318_56, 1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:362]   --->   Operation 508 'add' 'res_FH_V' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %res_FH_l_V, i32 17)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:363]   --->   Operation 509 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 510 [1/1] (0.48ns)   --->   "%res_I_V = add i8 %select_ln488_14, 1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:363]   --->   Operation 510 'add' 'res_I_V' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%p_Val2_s = select i1 %p_Result_1, i8 %res_I_V, i8 %select_ln488_14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:363]   --->   Operation 511 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%tmp_35 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %res_FH_V, i32 1, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:368]   --->   Operation 512 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%r_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Val2_s, i16 %tmp_35)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:368]   --->   Operation 513 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 514 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln98 = select i1 %p_Result_s, i24 0, i24 %r_V" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:223]   --->   Operation 514 'select' 'select_ln98' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "ret i24 %select_ln98" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:372]   --->   Operation 515 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	wire read on port 'x_V' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:53) [3]  (0 ns)
	'icmp' operation ('icmp_ln488', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [11]  (0.343 ns)
	'select' operation ('select_ln488_1', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [15]  (0.319 ns)
	'icmp' operation ('icmp_ln488_1', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [20]  (0.656 ns)
	'select' operation ('select_ln488_3', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [25]  (0.319 ns)
	'icmp' operation ('icmp_ln488_2', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [30]  (0.637 ns)

 <State 2>: 2.76ns
The critical path consists of the following:
	'select' operation ('select_ln488_5', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [35]  (0.319 ns)
	'icmp' operation ('icmp_ln488_3', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [40]  (0.619 ns)
	'select' operation ('select_ln488_7', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [45]  (0.319 ns)
	'icmp' operation ('icmp_ln488_4', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [50]  (0.6 ns)
	'select' operation ('select_ln488_9', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [55]  (0.319 ns)
	'icmp' operation ('icmp_ln488_5', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [60]  (0.581 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'select' operation ('select_ln488_11', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [65]  (0.319 ns)
	'icmp' operation ('icmp_ln488_6', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [70]  (0.593 ns)
	'select' operation ('select_ln488_13', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [75]  (0.319 ns)
	'icmp' operation ('icmp_ln488_7', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [79]  (0.605 ns)
	'select' operation ('select_ln488_15', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [84]  (0.319 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'select' operation ('select_ln488_14', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:281) [83]  (0.303 ns)
	'icmp' operation ('icmp_ln1498', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [88]  (0.71 ns)
	'and' operation ('and_ln318', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [97]  (0 ns)
	'or' operation ('or_ln318', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [98]  (0.122 ns)
	'select' operation ('select_ln318', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [99]  (0.268 ns)
	'icmp' operation ('icmp_ln1495_1', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331) [110]  (0.687 ns)
	'select' operation ('select_ln339_1', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [113]  (0 ns)
	'sub' operation ('sub_ln703_2', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340) [114]  (0.569 ns)

 <State 5>: 2.91ns
The critical path consists of the following:
	'select' operation ('select_ln318_5', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [122]  (0.319 ns)
	'add' operation ('add_ln703_2', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [133]  (0.569 ns)
	'select' operation ('select_ln339_2', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [134]  (0 ns)
	'sub' operation ('sub_ln703_4', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340) [135]  (0.569 ns)
	'select' operation ('select_ln318_8', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [143]  (0.319 ns)
	'add' operation ('add_ln703_3', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [154]  (0.569 ns)
	'select' operation ('select_ln339_3', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [155]  (0 ns)
	'sub' operation ('sub_ln703_6', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340) [156]  (0.569 ns)

 <State 6>: 2.91ns
The critical path consists of the following:
	'select' operation ('select_ln318_11', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [164]  (0.319 ns)
	'add' operation ('add_ln703_4', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [175]  (0.569 ns)
	'select' operation ('select_ln339_4', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [176]  (0 ns)
	'sub' operation ('sub_ln703_8', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340) [177]  (0.569 ns)
	'select' operation ('select_ln318_14', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [185]  (0.319 ns)
	'add' operation ('add_ln703_5', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [196]  (0.569 ns)
	'select' operation ('select_ln339_5', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [197]  (0 ns)
	'sub' operation ('sub_ln703_10', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340) [198]  (0.569 ns)

 <State 7>: 2.91ns
The critical path consists of the following:
	'select' operation ('select_ln318_17', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [206]  (0.319 ns)
	'add' operation ('add_ln703_6', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [217]  (0.569 ns)
	'select' operation ('select_ln339_6', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [218]  (0 ns)
	'sub' operation ('sub_ln703_12', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340) [219]  (0.569 ns)
	'select' operation ('select_ln318_20', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [227]  (0.319 ns)
	'add' operation ('add_ln703_7', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [238]  (0.569 ns)
	'select' operation ('select_ln339_7', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [239]  (0 ns)
	'sub' operation ('sub_ln703_14', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:340) [240]  (0.569 ns)

 <State 8>: 2.57ns
The critical path consists of the following:
	'select' operation ('select_ln318_23', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [248]  (0.319 ns)
	'icmp' operation ('icmp_ln1494_8', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [251]  (0.71 ns)
	'or' operation ('or_ln318_8', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [262]  (0.122 ns)
	'select' operation ('select_ln318_27', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [266]  (0.319 ns)
	'icmp' operation ('icmp_ln1498_9', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [272]  (0.71 ns)
	'and' operation ('and_ln318_9', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [274]  (0 ns)
	'or' operation ('or_ln318_11', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [291]  (0 ns)
	'or' operation ('or_ln318_12', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [292]  (0.122 ns)
	'select' operation ('select_ln318_29', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [294]  (0.268 ns)

 <State 9>: 2.55ns
The critical path consists of the following:
	'select' operation ('p_neg_9', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [284]  (0.278 ns)
	'sub' operation ('sub_ln703_16', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342) [285]  (0 ns)
	'add' operation ('add_ln703_10', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342) [286]  (0.678 ns)
	'select' operation ('select_ln318_30', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [295]  (0.268 ns)
	'icmp' operation ('icmp_ln1495_9', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331) [310]  (0.687 ns)
	'or' operation ('or_ln331_1', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331) [313]  (0 ns)
	'select' operation ('select_ln339_10', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [318]  (0.319 ns)
	'select' operation ('select_ln318_35', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [326]  (0.319 ns)

 <State 10>: 2.87ns
The critical path consists of the following:
	'select' operation ('select_ln318_32', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [323]  (0.268 ns)
	'icmp' operation ('icmp_ln1496_2', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [336]  (0.687 ns)
	'select' operation ('p_neg_11', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [344]  (0.278 ns)
	'sub' operation ('sub_ln703_20', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342) [345]  (0 ns)
	'add' operation ('add_ln703_14', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342) [346]  (0.678 ns)
	'select' operation ('select_ln318_38', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [355]  (0.268 ns)
	'icmp' operation ('icmp_ln1494_21', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [363]  (0.687 ns)

 <State 11>: 2.78ns
The critical path consists of the following:
	'sub' operation ('sub_ln703_21', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:343) [369]  (0.595 ns)
	'select' operation ('select_ln318_41', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [384]  (0.268 ns)
	'icmp' operation ('icmp_ln1496_4', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [396]  (0.687 ns)
	'select' operation ('p_neg_13', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [404]  (0.278 ns)
	'sub' operation ('sub_ln703_24', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342) [405]  (0 ns)
	'add' operation ('add_ln703_18', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342) [406]  (0.678 ns)
	'select' operation ('select_ln318_46', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [415]  (0.268 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1496_5', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [426]  (0.687 ns)
	'select' operation ('p_neg_14', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [434]  (0.278 ns)
	'sub' operation ('sub_ln703_26', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342) [435]  (0 ns)
	'add' operation ('add_ln703_20', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:342) [436]  (0.678 ns)
	'select' operation ('select_ln318_50', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [445]  (0.268 ns)
	'icmp' operation ('icmp_ln1495_14', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331) [460]  (0.687 ns)
	'or' operation ('or_ln331_6', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:331) [463]  (0 ns)
	'select' operation ('select_ln339_15', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [468]  (0.319 ns)

 <State 13>: 2.63ns
The critical path consists of the following:
	'sub' operation ('sub_ln703_27', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:343) [459]  (0.595 ns)
	'select' operation ('select_ln318_53', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [474]  (0 ns)
	'icmp' operation ('icmp_ln1496_7', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [486]  (0.687 ns)
	'or' operation ('or_ln318_38', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [487]  (0 ns)
	'or' operation ('or_ln318_23', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [488]  (0 ns)
	'xor' operation ('xor_ln318_7', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [490]  (0 ns)
	'or' operation ('or_ln318_39', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [491]  (0 ns)
	'or' operation ('or_ln318_40', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [492]  (0.122 ns)
	'select' operation ('select_ln318_56', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [493]  (0.268 ns)
	'add' operation ('res_FH.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:362) [496]  (0.595 ns)
	'select' operation ('select_ln98', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:223) [502]  (0.362 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
