//DAY 2 Conquering Muxes

`timescale 1ns / 1ps
module mux4_1(Y, S, OUT);
input [3:0] Y;
input [1:0] S;
output reg OUT;
//if needs to be used inside a always block 
always @(*) begin
if (S == 2'b00)
     OUT = Y[0];
else if (S == 2'b01)
     OUT = Y[1];
else if (S == 2'b10)
     OUT = Y[2];
else if (S == 2'b11)
     OUT = Y[3];
else
     OUT = 1'bx;
end
endmodule
