Analysis & Synthesis report for PU3
Sun Jun 11 04:16:13 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Jun 11 04:16:13 2017                ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; PU3                                              ;
; Top-level Entity Name              ; main                                             ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; main               ; PU3                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Jun 11 04:16:10 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PU3 -c PU3
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file divisor_clock.bdf
    Info (12023): Found entity 1: divisor_clock
Info (12021): Found 1 design units, including 1 entities, in source file alfa.bdf
    Info (12023): Found entity 1: alfa
Info (12021): Found 1 design units, including 1 entities, in source file contador_180.bdf
    Info (12023): Found entity 1: contador_180
Info (12021): Found 1 design units, including 1 entities, in source file main.bdf
    Info (12023): Found entity 1: main
Info (12021): Found 1 design units, including 1 entities, in source file curva.bdf
    Info (12023): Found entity 1: curva
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter0.vhd
    Info (12022): Found design unit 1: lpm_counter0-SYN
    Info (12023): Found entity 1: lpm_counter0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare0.vhd
    Info (12022): Found design unit 1: lpm_compare0-SYN
    Info (12023): Found entity 1: lpm_compare0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant0.vhd
    Info (12022): Found design unit 1: lpm_constant0-SYN
    Info (12023): Found entity 1: lpm_constant0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter1.vhd
    Info (12022): Found design unit 1: lpm_counter1-SYN
    Info (12023): Found entity 1: lpm_counter1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare1.vhd
    Info (12022): Found design unit 1: lpm_compare1-SYN
    Info (12023): Found entity 1: lpm_compare1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_divide0.vhd
    Info (12022): Found design unit 1: lpm_divide0-SYN
    Info (12023): Found entity 1: lpm_divide0
Info (12021): Found 20 design units, including 10 entities, in source file altfp_convert0.vhd
    Info (12022): Found design unit 1: altfp_convert0_altbarrel_shift_7rf-RTL
    Info (12022): Found design unit 2: altfp_convert0_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 3: altfp_convert0_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 4: altfp_convert0_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 5: altfp_convert0_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 6: altfp_convert0_altpriority_encoder_bv7-RTL
    Info (12022): Found design unit 7: altfp_convert0_altpriority_encoder_be8-RTL
    Info (12022): Found design unit 8: altfp_convert0_altpriority_encoder_rb6-RTL
    Info (12022): Found design unit 9: altfp_convert0_altfp_convert_tsm-RTL
    Info (12022): Found design unit 10: altfp_convert0-RTL
    Info (12023): Found entity 1: altfp_convert0_altbarrel_shift_7rf
    Info (12023): Found entity 2: altfp_convert0_altpriority_encoder_3v7
    Info (12023): Found entity 3: altfp_convert0_altpriority_encoder_3e8
    Info (12023): Found entity 4: altfp_convert0_altpriority_encoder_6v7
    Info (12023): Found entity 5: altfp_convert0_altpriority_encoder_6e8
    Info (12023): Found entity 6: altfp_convert0_altpriority_encoder_bv7
    Info (12023): Found entity 7: altfp_convert0_altpriority_encoder_be8
    Info (12023): Found entity 8: altfp_convert0_altpriority_encoder_rb6
    Info (12023): Found entity 9: altfp_convert0_altfp_convert_tsm
    Info (12023): Found entity 10: altfp_convert0
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant1.vhd
    Info (12022): Found design unit 1: lpm_constant1_lpm_constant_l49-RTL
    Info (12022): Found design unit 2: lpm_constant1-RTL
    Info (12023): Found entity 1: lpm_constant1_lpm_constant_l49
    Info (12023): Found entity 2: lpm_constant1
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant2.vhd
    Info (12022): Found design unit 1: lpm_constant2_lpm_constant_o39-RTL
    Info (12022): Found design unit 2: lpm_constant2-RTL
    Info (12023): Found entity 1: lpm_constant2_lpm_constant_o39
    Info (12023): Found entity 2: lpm_constant2
Info (12021): Found 4 design units, including 2 entities, in source file altfp_mult0.vhd
    Info (12022): Found design unit 1: altfp_mult0_altfp_mult_oon-RTL
    Info (12022): Found design unit 2: altfp_mult0-RTL
    Info (12023): Found entity 1: altfp_mult0_altfp_mult_oon
    Info (12023): Found entity 2: altfp_mult0
Info (12021): Found 44 design units, including 22 entities, in source file altfp_add_sub0.vhd
    Info (12022): Found design unit 1: altfp_add_sub0_altbarrel_shift_h0e-RTL
    Info (12022): Found design unit 2: altfp_add_sub0_altbarrel_shift_n3g-RTL
    Info (12022): Found design unit 3: altfp_add_sub0_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 4: altfp_add_sub0_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 5: altfp_add_sub0_altpriority_encoder_be8-RTL
    Info (12022): Found design unit 6: altfp_add_sub0_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 7: altfp_add_sub0_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 8: altfp_add_sub0_altpriority_encoder_bv7-RTL
    Info (12022): Found design unit 9: altfp_add_sub0_altpriority_encoder_uv8-RTL
    Info (12022): Found design unit 10: altfp_add_sub0_altpriority_encoder_ue9-RTL
    Info (12022): Found design unit 11: altfp_add_sub0_altpriority_encoder_ou8-RTL
    Info (12022): Found design unit 12: altfp_add_sub0_altpriority_encoder_nh8-RTL
    Info (12022): Found design unit 13: altfp_add_sub0_altpriority_encoder_qh8-RTL
    Info (12022): Found design unit 14: altfp_add_sub0_altpriority_encoder_vh8-RTL
    Info (12022): Found design unit 15: altfp_add_sub0_altpriority_encoder_ii9-RTL
    Info (12022): Found design unit 16: altfp_add_sub0_altpriority_encoder_n28-RTL
    Info (12022): Found design unit 17: altfp_add_sub0_altpriority_encoder_q28-RTL
    Info (12022): Found design unit 18: altfp_add_sub0_altpriority_encoder_v28-RTL
    Info (12022): Found design unit 19: altfp_add_sub0_altpriority_encoder_i39-RTL
    Info (12022): Found design unit 20: altfp_add_sub0_altpriority_encoder_cna-RTL
    Info (12022): Found design unit 21: altfp_add_sub0_altfp_add_sub_12j-RTL
    Info (12022): Found design unit 22: altfp_add_sub0-RTL
    Info (12023): Found entity 1: altfp_add_sub0_altbarrel_shift_h0e
    Info (12023): Found entity 2: altfp_add_sub0_altbarrel_shift_n3g
    Info (12023): Found entity 3: altfp_add_sub0_altpriority_encoder_3e8
    Info (12023): Found entity 4: altfp_add_sub0_altpriority_encoder_6e8
    Info (12023): Found entity 5: altfp_add_sub0_altpriority_encoder_be8
    Info (12023): Found entity 6: altfp_add_sub0_altpriority_encoder_3v7
    Info (12023): Found entity 7: altfp_add_sub0_altpriority_encoder_6v7
    Info (12023): Found entity 8: altfp_add_sub0_altpriority_encoder_bv7
    Info (12023): Found entity 9: altfp_add_sub0_altpriority_encoder_uv8
    Info (12023): Found entity 10: altfp_add_sub0_altpriority_encoder_ue9
    Info (12023): Found entity 11: altfp_add_sub0_altpriority_encoder_ou8
    Info (12023): Found entity 12: altfp_add_sub0_altpriority_encoder_nh8
    Info (12023): Found entity 13: altfp_add_sub0_altpriority_encoder_qh8
    Info (12023): Found entity 14: altfp_add_sub0_altpriority_encoder_vh8
    Info (12023): Found entity 15: altfp_add_sub0_altpriority_encoder_ii9
    Info (12023): Found entity 16: altfp_add_sub0_altpriority_encoder_n28
    Info (12023): Found entity 17: altfp_add_sub0_altpriority_encoder_q28
    Info (12023): Found entity 18: altfp_add_sub0_altpriority_encoder_v28
    Info (12023): Found entity 19: altfp_add_sub0_altpriority_encoder_i39
    Info (12023): Found entity 20: altfp_add_sub0_altpriority_encoder_cna
    Info (12023): Found entity 21: altfp_add_sub0_altfp_add_sub_12j
    Info (12023): Found entity 22: altfp_add_sub0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter2.vhd
    Info (12022): Found design unit 1: lpm_counter2-SYN
    Info (12023): Found entity 1: lpm_counter2
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare2.vhd
    Info (12022): Found design unit 1: lpm_compare2-SYN
    Info (12023): Found entity 1: lpm_compare2
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mult0.vhd
    Info (12022): Found design unit 1: lpm_mult0-SYN
    Info (12023): Found entity 1: lpm_mult0
Info (12021): Found 1 design units, including 1 entities, in source file pwm.bdf
    Info (12023): Found entity 1: pwm
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant3.vhd
    Info (12022): Found design unit 1: lpm_constant3-SYN
    Info (12023): Found entity 1: lpm_constant3
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant4.vhd
    Info (12022): Found design unit 1: lpm_constant4-SYN
    Info (12023): Found entity 1: lpm_constant4
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant5.vhd
    Info (12022): Found design unit 1: lpm_constant5-SYN
    Info (12023): Found entity 1: lpm_constant5
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant6.vhd
    Info (12022): Found design unit 1: lpm_constant6-SYN
    Info (12023): Found entity 1: lpm_constant6
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant7.vhd
    Info (12022): Found design unit 1: lpm_constant7-SYN
    Info (12023): Found entity 1: lpm_constant7
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare3.vhd
    Info (12022): Found design unit 1: lpm_compare3-SYN
    Info (12023): Found entity 1: lpm_compare3
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare4.vhd
    Info (12022): Found design unit 1: lpm_compare4-SYN
    Info (12023): Found entity 1: lpm_compare4
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux0.vhd
    Info (12022): Found design unit 1: lpm_mux0-SYN
    Info (12023): Found entity 1: lpm_mux0
Info (12021): Found 1 design units, including 1 entities, in source file seletor_cuva.bdf
    Info (12023): Found entity 1: seletor_cuva
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant8.vhd
    Info (12022): Found design unit 1: lpm_constant8-SYN
    Info (12023): Found entity 1: lpm_constant8
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant9.vhd
    Info (12022): Found design unit 1: lpm_constant9-SYN
    Info (12023): Found entity 1: lpm_constant9
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant10.vhd
    Info (12022): Found design unit 1: lpm_constant10-SYN
    Info (12023): Found entity 1: lpm_constant10
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant11.vhd
    Info (12022): Found design unit 1: lpm_constant11-SYN
    Info (12023): Found entity 1: lpm_constant11
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant12.vhd
    Info (12022): Found design unit 1: lpm_constant12-SYN
    Info (12023): Found entity 1: lpm_constant12
Info (12021): Found 20 design units, including 10 entities, in source file altfp_convert1.vhd
    Info (12022): Found design unit 1: altfp_convert1_altbarrel_shift_upf-RTL
    Info (12022): Found design unit 2: altfp_convert1_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 3: altfp_convert1_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 4: altfp_convert1_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 5: altfp_convert1_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 6: altfp_convert1_altpriority_encoder_bv7-RTL
    Info (12022): Found design unit 7: altfp_convert1_altpriority_encoder_be8-RTL
    Info (12022): Found design unit 8: altfp_convert1_altpriority_encoder_rb6-RTL
    Info (12022): Found design unit 9: altfp_convert1_altfp_convert_bqm-RTL
    Info (12022): Found design unit 10: altfp_convert1-RTL
    Info (12023): Found entity 1: altfp_convert1_altbarrel_shift_upf
    Info (12023): Found entity 2: altfp_convert1_altpriority_encoder_3v7
    Info (12023): Found entity 3: altfp_convert1_altpriority_encoder_3e8
    Info (12023): Found entity 4: altfp_convert1_altpriority_encoder_6v7
    Info (12023): Found entity 5: altfp_convert1_altpriority_encoder_6e8
    Info (12023): Found entity 6: altfp_convert1_altpriority_encoder_bv7
    Info (12023): Found entity 7: altfp_convert1_altpriority_encoder_be8
    Info (12023): Found entity 8: altfp_convert1_altpriority_encoder_rb6
    Info (12023): Found entity 9: altfp_convert1_altfp_convert_bqm
    Info (12023): Found entity 10: altfp_convert1
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant13.vhd
    Info (12022): Found design unit 1: lpm_constant13_lpm_constant_749-RTL
    Info (12022): Found design unit 2: lpm_constant13-RTL
    Info (12023): Found entity 1: lpm_constant13_lpm_constant_749
    Info (12023): Found entity 2: lpm_constant13
Info (12021): Found 4 design units, including 2 entities, in source file altfp_mult1.vhd
    Info (12022): Found design unit 1: altfp_mult1_altfp_mult_oon-RTL
    Info (12022): Found design unit 2: altfp_mult1-RTL
    Info (12023): Found entity 1: altfp_mult1_altfp_mult_oon
    Info (12023): Found entity 2: altfp_mult1
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant14.vhd
    Info (12022): Found design unit 1: lpm_constant14_lpm_constant_819-RTL
    Info (12022): Found design unit 2: lpm_constant14-RTL
    Info (12023): Found entity 1: lpm_constant14_lpm_constant_819
    Info (12023): Found entity 2: lpm_constant14
Info (12021): Found 44 design units, including 22 entities, in source file altfp_add_sub1.vhd
    Info (12022): Found design unit 1: altfp_add_sub1_altbarrel_shift_h0e-RTL
    Info (12022): Found design unit 2: altfp_add_sub1_altbarrel_shift_n3g-RTL
    Info (12022): Found design unit 3: altfp_add_sub1_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 4: altfp_add_sub1_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 5: altfp_add_sub1_altpriority_encoder_be8-RTL
    Info (12022): Found design unit 6: altfp_add_sub1_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 7: altfp_add_sub1_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 8: altfp_add_sub1_altpriority_encoder_bv7-RTL
    Info (12022): Found design unit 9: altfp_add_sub1_altpriority_encoder_uv8-RTL
    Info (12022): Found design unit 10: altfp_add_sub1_altpriority_encoder_ue9-RTL
    Info (12022): Found design unit 11: altfp_add_sub1_altpriority_encoder_ou8-RTL
    Info (12022): Found design unit 12: altfp_add_sub1_altpriority_encoder_nh8-RTL
    Info (12022): Found design unit 13: altfp_add_sub1_altpriority_encoder_qh8-RTL
    Info (12022): Found design unit 14: altfp_add_sub1_altpriority_encoder_vh8-RTL
    Info (12022): Found design unit 15: altfp_add_sub1_altpriority_encoder_ii9-RTL
    Info (12022): Found design unit 16: altfp_add_sub1_altpriority_encoder_n28-RTL
    Info (12022): Found design unit 17: altfp_add_sub1_altpriority_encoder_q28-RTL
    Info (12022): Found design unit 18: altfp_add_sub1_altpriority_encoder_v28-RTL
    Info (12022): Found design unit 19: altfp_add_sub1_altpriority_encoder_i39-RTL
    Info (12022): Found design unit 20: altfp_add_sub1_altpriority_encoder_cna-RTL
    Info (12022): Found design unit 21: altfp_add_sub1_altfp_add_sub_23j-RTL
    Info (12022): Found design unit 22: altfp_add_sub1-RTL
    Info (12023): Found entity 1: altfp_add_sub1_altbarrel_shift_h0e
    Info (12023): Found entity 2: altfp_add_sub1_altbarrel_shift_n3g
    Info (12023): Found entity 3: altfp_add_sub1_altpriority_encoder_3e8
    Info (12023): Found entity 4: altfp_add_sub1_altpriority_encoder_6e8
    Info (12023): Found entity 5: altfp_add_sub1_altpriority_encoder_be8
    Info (12023): Found entity 6: altfp_add_sub1_altpriority_encoder_3v7
    Info (12023): Found entity 7: altfp_add_sub1_altpriority_encoder_6v7
    Info (12023): Found entity 8: altfp_add_sub1_altpriority_encoder_bv7
    Info (12023): Found entity 9: altfp_add_sub1_altpriority_encoder_uv8
    Info (12023): Found entity 10: altfp_add_sub1_altpriority_encoder_ue9
    Info (12023): Found entity 11: altfp_add_sub1_altpriority_encoder_ou8
    Info (12023): Found entity 12: altfp_add_sub1_altpriority_encoder_nh8
    Info (12023): Found entity 13: altfp_add_sub1_altpriority_encoder_qh8
    Info (12023): Found entity 14: altfp_add_sub1_altpriority_encoder_vh8
    Info (12023): Found entity 15: altfp_add_sub1_altpriority_encoder_ii9
    Info (12023): Found entity 16: altfp_add_sub1_altpriority_encoder_n28
    Info (12023): Found entity 17: altfp_add_sub1_altpriority_encoder_q28
    Info (12023): Found entity 18: altfp_add_sub1_altpriority_encoder_v28
    Info (12023): Found entity 19: altfp_add_sub1_altpriority_encoder_i39
    Info (12023): Found entity 20: altfp_add_sub1_altpriority_encoder_cna
    Info (12023): Found entity 21: altfp_add_sub1_altfp_add_sub_23j
    Info (12023): Found entity 22: altfp_add_sub1
Info (12021): Found 6 design units, including 3 entities, in source file altfp_convert2.vhd
    Info (12022): Found design unit 1: altfp_convert2_altbarrel_shift_arf-RTL
    Info (12022): Found design unit 2: altfp_convert2_altfp_convert_bqm-RTL
    Info (12022): Found design unit 3: altfp_convert2-RTL
    Info (12023): Found entity 1: altfp_convert2_altbarrel_shift_arf
    Info (12023): Found entity 2: altfp_convert2_altfp_convert_bqm
    Info (12023): Found entity 3: altfp_convert2
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant15.vhd
    Info (12022): Found design unit 1: lpm_constant15-SYN
    Info (12023): Found entity 1: lpm_constant15
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant16.vhd
    Info (12022): Found design unit 1: lpm_constant16-SYN
    Info (12023): Found entity 1: lpm_constant16
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant17.vhd
    Info (12022): Found design unit 1: lpm_constant17_lpm_constant_549-RTL
    Info (12022): Found design unit 2: lpm_constant17-RTL
    Info (12023): Found entity 1: lpm_constant17_lpm_constant_549
    Info (12023): Found entity 2: lpm_constant17
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant18.vhd
    Info (12022): Found design unit 1: lpm_constant18_lpm_constant_919-RTL
    Info (12022): Found design unit 2: lpm_constant18-RTL
    Info (12023): Found entity 1: lpm_constant18_lpm_constant_919
    Info (12023): Found entity 2: lpm_constant18
Info (12021): Found 44 design units, including 22 entities, in source file altfp_add_sub2.vhd
    Info (12022): Found design unit 1: altfp_add_sub2_altbarrel_shift_h0e-RTL
    Info (12022): Found design unit 2: altfp_add_sub2_altbarrel_shift_n3g-RTL
    Info (12022): Found design unit 3: altfp_add_sub2_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 4: altfp_add_sub2_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 5: altfp_add_sub2_altpriority_encoder_be8-RTL
    Info (12022): Found design unit 6: altfp_add_sub2_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 7: altfp_add_sub2_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 8: altfp_add_sub2_altpriority_encoder_bv7-RTL
    Info (12022): Found design unit 9: altfp_add_sub2_altpriority_encoder_uv8-RTL
    Info (12022): Found design unit 10: altfp_add_sub2_altpriority_encoder_ue9-RTL
    Info (12022): Found design unit 11: altfp_add_sub2_altpriority_encoder_ou8-RTL
    Info (12022): Found design unit 12: altfp_add_sub2_altpriority_encoder_nh8-RTL
    Info (12022): Found design unit 13: altfp_add_sub2_altpriority_encoder_qh8-RTL
    Info (12022): Found design unit 14: altfp_add_sub2_altpriority_encoder_vh8-RTL
    Info (12022): Found design unit 15: altfp_add_sub2_altpriority_encoder_ii9-RTL
    Info (12022): Found design unit 16: altfp_add_sub2_altpriority_encoder_n28-RTL
    Info (12022): Found design unit 17: altfp_add_sub2_altpriority_encoder_q28-RTL
    Info (12022): Found design unit 18: altfp_add_sub2_altpriority_encoder_v28-RTL
    Info (12022): Found design unit 19: altfp_add_sub2_altpriority_encoder_i39-RTL
    Info (12022): Found design unit 20: altfp_add_sub2_altpriority_encoder_cna-RTL
    Info (12022): Found design unit 21: altfp_add_sub2_altfp_add_sub_23j-RTL
    Info (12022): Found design unit 22: altfp_add_sub2-RTL
    Info (12023): Found entity 1: altfp_add_sub2_altbarrel_shift_h0e
    Info (12023): Found entity 2: altfp_add_sub2_altbarrel_shift_n3g
    Info (12023): Found entity 3: altfp_add_sub2_altpriority_encoder_3e8
    Info (12023): Found entity 4: altfp_add_sub2_altpriority_encoder_6e8
    Info (12023): Found entity 5: altfp_add_sub2_altpriority_encoder_be8
    Info (12023): Found entity 6: altfp_add_sub2_altpriority_encoder_3v7
    Info (12023): Found entity 7: altfp_add_sub2_altpriority_encoder_6v7
    Info (12023): Found entity 8: altfp_add_sub2_altpriority_encoder_bv7
    Info (12023): Found entity 9: altfp_add_sub2_altpriority_encoder_uv8
    Info (12023): Found entity 10: altfp_add_sub2_altpriority_encoder_ue9
    Info (12023): Found entity 11: altfp_add_sub2_altpriority_encoder_ou8
    Info (12023): Found entity 12: altfp_add_sub2_altpriority_encoder_nh8
    Info (12023): Found entity 13: altfp_add_sub2_altpriority_encoder_qh8
    Info (12023): Found entity 14: altfp_add_sub2_altpriority_encoder_vh8
    Info (12023): Found entity 15: altfp_add_sub2_altpriority_encoder_ii9
    Info (12023): Found entity 16: altfp_add_sub2_altpriority_encoder_n28
    Info (12023): Found entity 17: altfp_add_sub2_altpriority_encoder_q28
    Info (12023): Found entity 18: altfp_add_sub2_altpriority_encoder_v28
    Info (12023): Found entity 19: altfp_add_sub2_altpriority_encoder_i39
    Info (12023): Found entity 20: altfp_add_sub2_altpriority_encoder_cna
    Info (12023): Found entity 21: altfp_add_sub2_altfp_add_sub_23j
    Info (12023): Found entity 22: altfp_add_sub2
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (275011): Block or symbol "pwm" of instance "inst3" overlaps another block or symbol
Error (275024): Width mismatch in port "TEMPO_SEG[7..0]" of instance "inst4" and type seletor_cuva -- source is ""TEMPO_SEG[17..0]" (ID contador_180:inst2)"
Error (275024): Width mismatch in port "EQ_MENOR_180[6..0]" of instance "inst4" and type seletor_cuva -- source is ""EQ_MENOR_180[8..0]" (ID curva:inst5)"
Error (275024): Width mismatch in port "EQ_MENOR_120[6..0]" of instance "inst4" and type seletor_cuva -- source is ""EQ_MENOR_120[8..0]" (ID curva:inst5)"
Error (275024): Width mismatch in port "EQ_MENOR_90[6..0]" of instance "inst4" and type seletor_cuva -- source is ""EQ_MENOR_90[8..0]" (ID curva:inst5)"
Error (275024): Width mismatch in port "EQ_MENOR_60[6..0]" of instance "inst4" and type seletor_cuva -- source is ""EQ_MENOR_60[8..0]" (ID curva:inst5)"
Error (275024): Width mismatch in port "EQ_MENOR_30[6..0]" of instance "inst4" and type seletor_cuva -- source is ""EQ_MENOR_30[8..0]" (ID curva:inst5)"
Error (275024): Width mismatch in port "IN_SENSOR[10..0]" of instance "inst" and type alfa -- source is ""IN_SENSOR[9..0]""
Error (275024): Width mismatch in port "TEMPO_SEG[8..0]" of instance "inst5" and type curva -- source is ""TEMPO_SEG[17..0]" (ID contador_180:inst2)"
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 1 warning
    Error: Peak virtual memory: 501 megabytes
    Error: Processing ended: Sun Jun 11 04:16:13 2017
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:03


