<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUGenRegisterBank.inc source code [llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUGenRegisterBank.inc.html'>AMDGPUGenRegisterBank.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Register Bank Source Fragments                                             *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h.html#21" data-ref="_M/GET_REGBANK_DECLARATIONS">GET_REGBANK_DECLARATIONS</a></u></td></tr>
<tr><th id="10">10</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h.html#21" data-ref="_M/GET_REGBANK_DECLARATIONS">GET_REGBANK_DECLARATIONS</a></u></td></tr>
<tr><th id="11">11</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="12">12</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="13">13</th><td><b>enum</b> : <em>unsigned</em> {</td></tr>
<tr><th id="14">14</th><td>  <dfn class="enum" id="llvm::AMDGPU::InvalidRegBankID" title='llvm::AMDGPU::InvalidRegBankID' data-ref="llvm::AMDGPU::InvalidRegBankID" data-ref-filename="llvm..AMDGPU..InvalidRegBankID">InvalidRegBankID</dfn> = ~<var>0u</var>,</td></tr>
<tr><th id="15">15</th><td>  <dfn class="enum" id="llvm::AMDGPU::AGPRRegBankID" title='llvm::AMDGPU::AGPRRegBankID' data-ref="llvm::AMDGPU::AGPRRegBankID" data-ref-filename="llvm..AMDGPU..AGPRRegBankID">AGPRRegBankID</dfn> = <var>0</var>,</td></tr>
<tr><th id="16">16</th><td>  <dfn class="enum" id="llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</dfn> = <var>1</var>,</td></tr>
<tr><th id="17">17</th><td>  <dfn class="enum" id="llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</dfn> = <var>2</var>,</td></tr>
<tr><th id="18">18</th><td>  <dfn class="enum" id="llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</dfn> = <var>3</var>,</td></tr>
<tr><th id="19">19</th><td>  <dfn class="enum" id="llvm::AMDGPU::NumRegisterBanks" title='llvm::AMDGPU::NumRegisterBanks' data-ref="llvm::AMDGPU::NumRegisterBanks" data-ref-filename="llvm..AMDGPU..NumRegisterBanks">NumRegisterBanks</dfn>,</td></tr>
<tr><th id="20">20</th><td>};</td></tr>
<tr><th id="21">21</th><td>} <i>// end namespace AMDGPU</i></td></tr>
<tr><th id="22">22</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="23">23</th><td><u>#<span data-ppcond="9">endif</span> // GET_REGBANK_DECLARATIONS</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#<span data-ppcond="25">ifdef</span> <span class="macro" data-ref="_M/GET_TARGET_REGBANK_CLASS">GET_TARGET_REGBANK_CLASS</span></u></td></tr>
<tr><th id="26">26</th><td><u>#undef GET_TARGET_REGBANK_CLASS</u></td></tr>
<tr><th id="27">27</th><td><b>private</b>:</td></tr>
<tr><th id="28">28</th><td>  <em>static</em> RegisterBank *RegBanks[];</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>protected</b>:</td></tr>
<tr><th id="31">31</th><td>  AMDGPUGenRegisterBankInfo();</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="25">endif</span> // GET_TARGET_REGBANK_CLASS</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="35">ifdef</span> <span class="macro" data-ref="_M/GET_TARGET_REGBANK_IMPL">GET_TARGET_REGBANK_IMPL</span></u></td></tr>
<tr><th id="36">36</th><td><u>#undef GET_TARGET_REGBANK_IMPL</u></td></tr>
<tr><th id="37">37</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="38">38</th><td><b>namespace</b> AMDGPU {</td></tr>
<tr><th id="39">39</th><td><em>const</em> uint32_t AGPRRegBankCoverageData[] = {</td></tr>
<tr><th id="40">40</th><td>    <i>// 0-31</i></td></tr>
<tr><th id="41">41</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AGPR_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="42">42</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AGPR_32RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="43">43</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AV_32RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="44">44</th><td>    <var>0</var>,</td></tr>
<tr><th id="45">45</th><td>    <i>// 32-63</i></td></tr>
<tr><th id="46">46</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AReg_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="47">47</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AReg_96RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="48">48</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AV_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="49">49</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AReg_128RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="50">50</th><td>    <var>0</var>,</td></tr>
<tr><th id="51">51</th><td>    <i>// 64-95</i></td></tr>
<tr><th id="52">52</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AReg_160RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="53">53</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AReg_192RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="54">54</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AReg_256RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="55">55</th><td>    <var>0</var>,</td></tr>
<tr><th id="56">56</th><td>    <i>// 96-127</i></td></tr>
<tr><th id="57">57</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AReg_512RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="58">58</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AReg_1024RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="59">59</th><td>    <var>0</var>,</td></tr>
<tr><th id="60">60</th><td>    <i>// 128-159</i></td></tr>
<tr><th id="61">61</th><td>    <var>0</var>,</td></tr>
<tr><th id="62">62</th><td>};</td></tr>
<tr><th id="63">63</th><td><em>const</em> uint32_t SGPRRegBankCoverageData[] = {</td></tr>
<tr><th id="64">64</th><td>    <i>// 0-31</i></td></tr>
<tr><th id="65">65</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="66">66</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_LO16_XEXEC_HIRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="67">67</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_LO16_XEXEC_HI_and_SReg_LO16_XM0RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="68">68</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_LO16_XM0_XEXECRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="69">69</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="70">70</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::TTMP_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="71">71</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::M0_CLASS_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="72">72</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_LO16_XM0RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="73">73</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_32RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="74">74</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_32_XEXEC_HIRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="75">75</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_32_XM0RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="76">76</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="77">77</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VS_32RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="78">78</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VS_32_with_hi16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="79">79</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SRegOrLds_32RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="80">80</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_XEXECRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="81">81</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_with_lo16_in_SGPR_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="82">82</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_with_lo16_in_TTMP_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="83">83</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_with_sub0RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="84">84</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_XEXEC_with_sub0RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="85">85</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_with_sub0_and_SReg_1_with_lo16_in_SGPR_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="86">86</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_with_sub0_and_SReg_1_with_lo16_in_TTMP_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="87">87</th><td>    <var>0</var>,</td></tr>
<tr><th id="88">88</th><td>    <i>// 32-63</i></td></tr>
<tr><th id="89">89</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SRegOrLds_32_and_SReg_1RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="90">90</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_32_XM0_XEXECRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="91">91</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_32RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="92">92</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::TTMP_32RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="93">93</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::M0_CLASSRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="94">94</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="95">95</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_64_XEXECRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="96">96</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="97">97</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::CCR_SGPR_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="98">98</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::TTMP_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="99">99</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_96RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="100">100</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_96RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="101">101</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_96_with_sub0_sub1RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="102">102</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VS_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="103">103</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_96_with_sub0_sub1_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="104">104</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_96_with_sub1_sub2RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="105">105</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_96_with_sub1_sub2_with_sub1_sub2_in_CCR_SGPR_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="106">106</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_128RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="107">107</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_128RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="108">108</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_128_with_sub0_sub1_sub2RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="109">109</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_128_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="110">110</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_128_with_sub1_sub2_sub3RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="111">111</th><td>    <var>0</var>,</td></tr>
<tr><th id="112">112</th><td>    <i>// 64-95</i></td></tr>
<tr><th id="113">113</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_128_with_sub0_sub1_sub2_and_SGPR_128_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="114">114</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_128_with_sub1_sub2_sub3_and_SGPR_128_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="115">115</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::TTMP_128RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="116">116</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_160RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="117">117</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_160RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="118">118</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_160_with_sub0_sub1_sub2RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="119">119</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_160_with_sub0_sub1_sub2_and_SGPR_160_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="120">120</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_160_with_sub2_sub3_sub4RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="121">121</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_160_with_sub2_sub3_sub4_and_SGPR_160_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="122">122</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_160_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="123">123</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_160_with_sub1_sub2_sub3_and_SGPR_160_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="124">124</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_160_with_sub1_sub2_sub3RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="125">125</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_192RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="126">126</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_192RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="127">127</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_192_with_sub0_sub1_sub2RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="128">128</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_192_with_sub0_sub1_sub2_and_SGPR_192_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="129">129</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_192_with_sub2_sub3_sub4RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="130">130</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_192_with_sub2_sub3_sub4_and_SGPR_192_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="131">131</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_192_with_sub2_sub3_sub4_and_SGPR_192_with_sub4_sub5_in_CCR_SGPR_64RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="132">132</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_192_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="133">133</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_192_with_sub4_sub5_in_CCR_SGPR_64RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="134">134</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_192_with_sub1_sub2_sub3_and_SGPR_192_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="135">135</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_192_with_sub1_sub2_sub3RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="136">136</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_256RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="137">137</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_256RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="138">138</th><td>    <var>0</var>,</td></tr>
<tr><th id="139">139</th><td>    <i>// 96-127</i></td></tr>
<tr><th id="140">140</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_256_with_sub0_sub1_sub2RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="141">141</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_256_with_sub0_sub1_sub2_and_SGPR_256_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="142">142</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_256_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="143">143</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_256_with_sub0_sub1_sub2_sub3_sub4_sub5_in_SGPR_192_with_sub4_sub5_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="144">144</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_256_with_sub1_sub2_sub3_and_SGPR_256_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="145">145</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_256_with_sub2_sub3_sub4_and_SGPR_256_with_sub0_sub1_sub2_sub3_sub4_sub5_in_SGPR_192_with_sub4_sub5_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="146">146</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_256_with_sub2_sub3_sub4_and_SGPR_256_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="147">147</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_256_with_sub1_sub2_sub3RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="148">148</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_256_with_sub2_sub3_sub4RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="149">149</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::TTMP_256RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="150">150</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_512RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="151">151</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="152">152</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="153">153</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512_with_sub0_sub1_sub2_sub3_sub4_sub5_in_SGPR_192_with_sub4_sub5_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="154">154</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512_with_sub4_sub5_sub6_sub7_sub8_sub9_in_SGPR_192_with_sub4_sub5_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="155">155</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512_with_sub8_sub9_sub10_sub11_sub12_sub13_in_SGPR_192_with_sub4_sub5_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="156">156</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512_with_sub0_sub1_sub2_and_SGPR_512_with_sub4_sub5_sub6_sub7_sub8_sub9_in_SGPR_192_with_sub4_sub5_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="157">157</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512_with_sub2_sub3_sub4_and_SGPR_512_with_sub0_sub1_sub2_sub3_sub4_sub5_in_SGPR_192_with_sub4_sub5_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="158">158</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512_with_sub1_sub2_sub3_and_SGPR_512_with_sub8_sub9_sub10_sub11_sub12_sub13_in_SGPR_192_with_sub4_sub5_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="159">159</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512_with_sub1_sub2_sub3_and_SGPR_512_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="160">160</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512_with_sub0_sub1_sub2_and_SGPR_512_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="161">161</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512_with_sub2_sub3_sub4_and_SGPR_512_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="162">162</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512_with_sub0_sub1_sub2RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="163">163</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512_with_sub2_sub3_sub4RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="164">164</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_512_with_sub1_sub2_sub3RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="165">165</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::TTMP_512RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="166">166</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1024RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="167">167</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="168">168</th><td>    <var>0</var>,</td></tr>
<tr><th id="169">169</th><td>    <i>// 128-159</i></td></tr>
<tr><th id="170">170</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="171">171</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub4_sub5_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="172">172</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub8_sub9_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="173">173</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub12_sub13_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="174">174</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub16_sub17_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="175">175</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub20_sub21_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="176">176</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub24_sub25_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="177">177</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub28_sub29_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="178">178</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub2_sub3_sub4_and_SGPR_1024_with_sub16_sub17_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="179">179</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub1_sub2_sub3_and_SGPR_1024_with_sub12_sub13_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="180">180</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub0_sub1_sub2_and_SGPR_1024_with_sub8_sub9_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="181">181</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub2_sub3_sub4_and_SGPR_1024_with_sub4_sub5_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="182">182</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub1_sub2_sub3_and_SGPR_1024_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="183">183</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub0_sub1_sub2_and_SGPR_1024_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="184">184</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub2_sub3_sub4_and_SGPR_1024_with_sub0_sub1_in_CCR_SGPR_64RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="185">185</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub0_sub1_sub2RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="186">186</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub1_sub2_sub3RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="187">187</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_1024_with_sub2_sub3_sub4RegClassID - <var>128</var>)) |</td></tr>
<tr><th id="188">188</th><td>    <var>0</var>,</td></tr>
<tr><th id="189">189</th><td>};</td></tr>
<tr><th id="190">190</th><td><em>const</em> uint32_t VCCRegBankCoverageData[] = {</td></tr>
<tr><th id="191">191</th><td>    <i>// 0-31</i></td></tr>
<tr><th id="192">192</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="193">193</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_XEXECRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="194">194</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_with_lo16_in_SGPR_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="195">195</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_with_sub0_and_SReg_1_with_lo16_in_SGPR_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="196">196</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="197">197</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_LO16_XEXEC_HIRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="198">198</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_LO16_XM0RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="199">199</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_LO16_XEXEC_HI_and_SReg_LO16_XM0RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="200">200</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_LO16_XM0_XEXECRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="201">201</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="202">202</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VS_32RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="203">203</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VS_32_with_hi16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="204">204</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SRegOrLds_32RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="205">205</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_32RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="206">206</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_32_XEXEC_HIRegClassID - <var>0</var>)) |</td></tr>
<tr><th id="207">207</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_32_XM0RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="208">208</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_XEXEC_with_sub0RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="209">209</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_with_sub0_and_SReg_1_with_lo16_in_TTMP_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="210">210</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_with_lo16_in_TTMP_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="211">211</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::TTMP_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="212">212</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_1_with_sub0RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="213">213</th><td>    <var>0</var>,</td></tr>
<tr><th id="214">214</th><td>    <i>// 32-63</i></td></tr>
<tr><th id="215">215</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SRegOrLds_32_and_SReg_1RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="216">216</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_32_XM0_XEXECRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="217">217</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_32RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="218">218</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SGPR_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="219">219</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::CCR_SGPR_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="220">220</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::TTMP_32RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="221">221</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::TTMP_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="222">222</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_64_XEXECRegClassID - <var>32</var>)) |</td></tr>
<tr><th id="223">223</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::SReg_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="224">224</th><td>    <var>0</var>,</td></tr>
<tr><th id="225">225</th><td>    <i>// 64-95</i></td></tr>
<tr><th id="226">226</th><td>    <var>0</var>,</td></tr>
<tr><th id="227">227</th><td>    <i>// 96-127</i></td></tr>
<tr><th id="228">228</th><td>    <var>0</var>,</td></tr>
<tr><th id="229">229</th><td>    <i>// 128-159</i></td></tr>
<tr><th id="230">230</th><td>    <var>0</var>,</td></tr>
<tr><th id="231">231</th><td>};</td></tr>
<tr><th id="232">232</th><td><em>const</em> uint32_t VGPRRegBankCoverageData[] = {</td></tr>
<tr><th id="233">233</th><td>    <i>// 0-31</i></td></tr>
<tr><th id="234">234</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VGPR_LO16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="235">235</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VGPR_HI16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="236">236</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VGPR_32RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="237">237</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AV_32RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="238">238</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VS_32RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="239">239</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VS_32_with_hi16RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="240">240</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VRegOrLds_32RegClassID - <var>0</var>)) |</td></tr>
<tr><th id="241">241</th><td>    <var>0</var>,</td></tr>
<tr><th id="242">242</th><td>    <i>// 32-63</i></td></tr>
<tr><th id="243">243</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VReg_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="244">244</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VReg_96RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="245">245</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::AV_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="246">246</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VS_64RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="247">247</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VReg_128RegClassID - <var>32</var>)) |</td></tr>
<tr><th id="248">248</th><td>    <var>0</var>,</td></tr>
<tr><th id="249">249</th><td>    <i>// 64-95</i></td></tr>
<tr><th id="250">250</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VReg_160RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="251">251</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VReg_192RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="252">252</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VReg_256RegClassID - <var>64</var>)) |</td></tr>
<tr><th id="253">253</th><td>    <var>0</var>,</td></tr>
<tr><th id="254">254</th><td>    <i>// 96-127</i></td></tr>
<tr><th id="255">255</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VReg_512RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="256">256</th><td>    (<var>1u</var> &lt;&lt; (AMDGPU::VReg_1024RegClassID - <var>96</var>)) |</td></tr>
<tr><th id="257">257</th><td>    <var>0</var>,</td></tr>
<tr><th id="258">258</th><td>    <i>// 128-159</i></td></tr>
<tr><th id="259">259</th><td>    <var>0</var>,</td></tr>
<tr><th id="260">260</th><td>};</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>RegisterBank AGPRRegBank(<i>/* ID */</i> AMDGPU::AGPRRegBankID, <i>/* Name */</i> <q>"AGPR"</q>, <i>/* Size */</i> <var>1024</var>, <i>/* CoveredRegClasses */</i> AGPRRegBankCoverageData, <i>/* NumRegClasses */</i> <var>146</var>);</td></tr>
<tr><th id="263">263</th><td>RegisterBank SGPRRegBank(<i>/* ID */</i> AMDGPU::SGPRRegBankID, <i>/* Name */</i> <q>"SGPR"</q>, <i>/* Size */</i> <var>1024</var>, <i>/* CoveredRegClasses */</i> SGPRRegBankCoverageData, <i>/* NumRegClasses */</i> <var>146</var>);</td></tr>
<tr><th id="264">264</th><td>RegisterBank VCCRegBank(<i>/* ID */</i> AMDGPU::VCCRegBankID, <i>/* Name */</i> <q>"VCC"</q>, <i>/* Size */</i> <var>64</var>, <i>/* CoveredRegClasses */</i> VCCRegBankCoverageData, <i>/* NumRegClasses */</i> <var>146</var>);</td></tr>
<tr><th id="265">265</th><td>RegisterBank VGPRRegBank(<i>/* ID */</i> AMDGPU::VGPRRegBankID, <i>/* Name */</i> <q>"VGPR"</q>, <i>/* Size */</i> <var>1024</var>, <i>/* CoveredRegClasses */</i> VGPRRegBankCoverageData, <i>/* NumRegClasses */</i> <var>146</var>);</td></tr>
<tr><th id="266">266</th><td>} <i>// end namespace AMDGPU</i></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>RegisterBank *AMDGPUGenRegisterBankInfo::RegBanks[] = {</td></tr>
<tr><th id="269">269</th><td>    &amp;AMDGPU::AGPRRegBank,</td></tr>
<tr><th id="270">270</th><td>    &amp;AMDGPU::SGPRRegBank,</td></tr>
<tr><th id="271">271</th><td>    &amp;AMDGPU::VCCRegBank,</td></tr>
<tr><th id="272">272</th><td>    &amp;AMDGPU::VGPRRegBank,</td></tr>
<tr><th id="273">273</th><td>};</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>AMDGPUGenRegisterBankInfo::AMDGPUGenRegisterBankInfo()</td></tr>
<tr><th id="276">276</th><td>    : RegisterBankInfo(RegBanks, AMDGPU::NumRegisterBanks) {</td></tr>
<tr><th id="277">277</th><td>  <i>// Assert that RegBank indices match their ID's</i></td></tr>
<tr><th id="278">278</th><td><u>#ifndef NDEBUG</u></td></tr>
<tr><th id="279">279</th><td>  <em>unsigned</em> Index = <var>0</var>;</td></tr>
<tr><th id="280">280</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;RB : RegBanks)</td></tr>
<tr><th id="281">281</th><td>    assert(Index++ == RB-&gt;getID() &amp;&amp; <q>"Index != ID"</q>);</td></tr>
<tr><th id="282">282</th><td><u>#endif // NDEBUG</u></td></tr>
<tr><th id="283">283</th><td>}</td></tr>
<tr><th id="284">284</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="285">285</th><td><u>#<span data-ppcond="35">endif</span> // GET_TARGET_REGBANK_IMPL</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>