<profile>

<section name = "Vitis HLS Report for 'fp2mul503_mont_2'" level="0">
<item name = "Date">Tue May 20 14:35:57 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">sikep503_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.040 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">927, 1425, 9.270 us, 14.250 us, 927, 1425, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_mp_mul_421_fu_58">mp_mul_421, 212, 310, 2.120 us, 3.100 us, 212, 310, no</column>
<column name="grp_mp_mul_219_fu_68">mp_mul_219, 227, 325, 2.270 us, 3.250 us, 227, 325, no</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1_fu_77">fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1, 19, 19, 0.190 us, 0.190 us, 18, 18, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1173_fu_84">fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1173, 19, 19, 0.190 us, 0.190 us, 18, 18, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_169_1_fu_91">fp2mul503_mont_2_Pipeline_VITIS_LOOP_169_1, 19, 19, 0.190 us, 0.190 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_199_1_fu_99">fp2mul503_mont_2_Pipeline_VITIS_LOOP_199_1, 20, 20, 0.200 us, 0.200 us, 18, 18, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1174_fu_107">fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1174, 35, 35, 0.350 us, 0.350 us, 34, 34, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_rdc_mont_3_fu_113">rdc_mont_3, 190, 352, 1.900 us, 3.520 us, 190, 352, no</column>
<column name="grp_mp_mul_152_fu_122">mp_mul_152, 212, 310, 2.120 us, 3.100 us, 212, 310, no</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_169_1175_fu_129">fp2mul503_mont_2_Pipeline_VITIS_LOOP_169_1175, 19, 19, 0.190 us, 0.190 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_rdc_mont_4_fu_135">rdc_mont_4, 190, 352, 1.900 us, 3.520 us, 190, 352, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 64, 19231, 25169, -</column>
<column name="Memory">10, -, 128, 16, 0</column>
<column name="Multiplexer">-, -, 0, 739, -</column>
<column name="Register">-, -, 25, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">3, 29, 18, 48, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_169_1_fu_91">fp2mul503_mont_2_Pipeline_VITIS_LOOP_169_1, 0, 0, 213, 613, 0</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_169_1175_fu_129">fp2mul503_mont_2_Pipeline_VITIS_LOOP_169_1175, 0, 0, 213, 613, 0</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_199_1_fu_99">fp2mul503_mont_2_Pipeline_VITIS_LOOP_199_1, 0, 0, 504, 826, 0</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1_fu_77">fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1, 0, 0, 206, 626, 0</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1173_fu_84">fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1173, 0, 0, 206, 626, 0</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1174_fu_107">fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1174, 0, 0, 208, 627, 0</column>
<column name="grp_mp_mul_152_fu_122">mp_mul_152, 0, 16, 3331, 3486, 0</column>
<column name="grp_mp_mul_219_fu_68">mp_mul_219, 0, 0, 2683, 3296, 0</column>
<column name="grp_mp_mul_421_fu_58">mp_mul_421, 0, 0, 2668, 3290, 0</column>
<column name="mul_32ns_32ns_64_2_1_U1184">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
<column name="mul_32ns_32ns_64_2_1_U1185">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
<column name="mul_32ns_32ns_64_2_1_U1186">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
<column name="mul_32ns_32ns_64_2_1_U1187">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
<column name="grp_rdc_mont_3_fu_113">rdc_mont_3, 0, 16, 4169, 5482, 0</column>
<column name="grp_rdc_mont_4_fu_135">rdc_mont_4, 0, 16, 4170, 5484, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="t1_U">fp2mul503_mont_2_t1_RAM_AUTO_1R1W, 0, 64, 8, 0, 8, 64, 1, 512</column>
<column name="t2_U">fp2mul503_mont_2_t1_RAM_AUTO_1R1W, 0, 64, 8, 0, 8, 64, 1, 512</column>
<column name="tt1_U">fp2mul503_mont_2_tt1_RAM_AUTO_1R1W, 4, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="tt2_U">fp2mul503_mont_2_tt1_RAM_AUTO_1R1W, 4, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="tt3_U">fp2mul503_mont_2_tt3_RAM_AUTO_1R1W, 2, 0, 0, 0, 16, 64, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state10_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="R_X_address0">14, 3, 4, 12</column>
<column name="R_X_ce0">14, 3, 1, 3</column>
<column name="R_X_d0">14, 3, 64, 192</column>
<column name="R_X_we0">14, 3, 1, 3</column>
<column name="R_Z_address0">20, 4, 4, 16</column>
<column name="R_Z_ce0">20, 4, 1, 4</column>
<column name="R_Z_ce1">9, 2, 1, 2</column>
<column name="a_address0">20, 4, 4, 16</column>
<column name="a_ce0">20, 4, 1, 4</column>
<column name="a_ce1">9, 2, 1, 2</column>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="grp_fu_157_ce">14, 3, 1, 3</column>
<column name="grp_fu_157_p0">14, 3, 32, 96</column>
<column name="grp_fu_157_p1">14, 3, 32, 96</column>
<column name="grp_fu_161_ce">14, 3, 1, 3</column>
<column name="grp_fu_161_p0">14, 3, 32, 96</column>
<column name="grp_fu_161_p1">14, 3, 32, 96</column>
<column name="grp_fu_165_ce">14, 3, 1, 3</column>
<column name="grp_fu_165_p0">14, 3, 32, 96</column>
<column name="grp_fu_165_p1">14, 3, 32, 96</column>
<column name="grp_fu_169_ce">14, 3, 1, 3</column>
<column name="grp_fu_169_p0">14, 3, 32, 96</column>
<column name="grp_fu_169_p1">14, 3, 32, 96</column>
<column name="t1_address0">14, 3, 3, 9</column>
<column name="t1_ce0">14, 3, 1, 3</column>
<column name="t1_we0">9, 2, 1, 2</column>
<column name="t2_address0">14, 3, 3, 9</column>
<column name="t2_ce0">14, 3, 1, 3</column>
<column name="t2_we0">9, 2, 1, 2</column>
<column name="tt1_address0">25, 5, 4, 20</column>
<column name="tt1_ce0">25, 5, 1, 5</column>
<column name="tt1_ce1">9, 2, 1, 2</column>
<column name="tt1_d0">14, 3, 64, 192</column>
<column name="tt1_we0">14, 3, 1, 3</column>
<column name="tt2_address0">37, 7, 4, 28</column>
<column name="tt2_ce0">37, 7, 1, 7</column>
<column name="tt2_ce1">9, 2, 1, 2</column>
<column name="tt2_d0">20, 4, 64, 256</column>
<column name="tt2_we0">20, 4, 1, 4</column>
<column name="tt3_address0">20, 4, 4, 16</column>
<column name="tt3_ce0">20, 4, 1, 4</column>
<column name="tt3_d0">14, 3, 64, 192</column>
<column name="tt3_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_169_1175_fu_129_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_169_1_fu_91_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_199_1_fu_99_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1173_fu_84_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1174_fu_107_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fp2mul503_mont_2_Pipeline_VITIS_LOOP_349_1_fu_77_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mp_mul_152_fu_122_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mp_mul_219_fu_68_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mp_mul_421_fu_58_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_rdc_mont_3_fu_113_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_rdc_mont_4_fu_135_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fp2mul503_mont.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fp2mul503_mont.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fp2mul503_mont.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fp2mul503_mont.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fp2mul503_mont.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fp2mul503_mont.2, return value</column>
<column name="a_address0">out, 4, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 64, ap_memory, a, array</column>
<column name="a_address1">out, 4, ap_memory, a, array</column>
<column name="a_ce1">out, 1, ap_memory, a, array</column>
<column name="a_q1">in, 64, ap_memory, a, array</column>
<column name="R_Z_address0">out, 4, ap_memory, R_Z, array</column>
<column name="R_Z_ce0">out, 1, ap_memory, R_Z, array</column>
<column name="R_Z_q0">in, 64, ap_memory, R_Z, array</column>
<column name="R_Z_address1">out, 4, ap_memory, R_Z, array</column>
<column name="R_Z_ce1">out, 1, ap_memory, R_Z, array</column>
<column name="R_Z_q1">in, 64, ap_memory, R_Z, array</column>
<column name="R_X_address0">out, 4, ap_memory, R_X, array</column>
<column name="R_X_ce0">out, 1, ap_memory, R_X, array</column>
<column name="R_X_we0">out, 1, ap_memory, R_X, array</column>
<column name="R_X_d0">out, 64, ap_memory, R_X, array</column>
<column name="R_X_q0">in, 64, ap_memory, R_X, array</column>
</table>
</item>
</section>
</profile>
