idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################

wr config_master.cfg_pm_pmcsr_disable 0x0
rd config_master.cfg_pm_pmcsr_disable 0x0

poll config_master.cfg_diagnostic_reset_status 0x80000bff 0xffffffff 1000

# Setup FUNC_VF BAR to a base address of 0x00000003_xxxxxxxx
###################################
# 16 VFs
###################################
# Enable VF and VF memory operations

###################################
# Enable error reporting
cfg_begin
wr hqm_pf_cfg_i.pcie_cap_device_control.cere 0x1
wr hqm_pf_cfg_i.pcie_cap_device_control.nere 0x1
wr hqm_pf_cfg_i.pcie_cap_device_control.fere 0x1
wr hqm_pf_cfg_i.pcie_cap_device_control.urro 0x1
wr hqm_pf_cfg_i.aer_cap_uncorr_err_sev.ur 0x1
cfg_end
