#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 28 14:12:34 2021
# Process ID: 171515
# Current directory: /home/joseph/Documents/_TEST/helllooo_nonProjectMode/runs
# Command line: vivado -mode tcl
# Log file: /home/joseph/Documents/_TEST/helllooo_nonProjectMode/runs/vivado.log
# Journal file: /home/joseph/Documents/_TEST/helllooo_nonProjectMode/runs/vivado.jou
#-----------------------------------------------------------
source build.tcl 
# set_part "xcku060-ffva1517-2-i"
INFO: [Coretcl 2-1500] The part has been set to 'xcku060-ffva1517-2-i' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl ../rtl/top_level.vhdl
ERROR: [Common 17-69] Command failed: File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhdl' does not exist
source build.tcl
# set_part "xcku060-ffva1517-2-i"
INFO: [Coretcl 2-1500] The part has been set to 'xcku060-ffva1517-2-i' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl ../rtl/top_level.vhdl
ERROR: [Common 17-69] Command failed: File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhdl' does not exist
source build.tcl
# set_part "xcku060-ffva1517-2-i"
INFO: [Coretcl 2-1500] The part has been set to 'xcku060-ffva1517-2-i' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl ../rtl/top_level.vhd
# read_xdc ../rtl/const.xdc
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
# synth_design -top top -part xczu9eg-ffvb1156-2-e
Command: synth_design -top top -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 171723 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2295.254 ; gain = 0.000 ; free physical = 48319 ; free virtual = 58230
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near => [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd:26]
ERROR: [Synth 8-2778] type error near leds_out ; expected type  void [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd:26]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2295.254 ; gain = 0.000 ; free physical = 48340 ; free virtual = 58253
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source build.tcl
# set_part "xcku060-ffva1517-2-i"
INFO: [Coretcl 2-1500] The part has been set to 'xcku060-ffva1517-2-i' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl ../rtl/top_level.vhd
WARNING: [filemgmt 56-12] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc ../rtl/const.xdc
WARNING: [filemgmt 56-128] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc' is already in the project and will not be added again
# synth_design -top top -part xczu9eg-ffvb1156-2-e
Command: synth_design -top top -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2295.262 ; gain = 0.000 ; free physical = 48272 ; free virtual = 58190
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'top' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2295.262 ; gain = 0.000 ; free physical = 48304 ; free virtual = 58222
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
source build.tcl
# set_part "xcku060-ffva1517-2-i"
INFO: [Coretcl 2-1500] The part has been set to 'xcku060-ffva1517-2-i' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl ../rtl/top_level.vhd
WARNING: [filemgmt 56-12] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc ../rtl/const.xdc
WARNING: [filemgmt 56-128] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc' is already in the project and will not be added again
# synth_design -top top_level.vhd -part xczu9eg-ffvb1156-2-e
Command: synth_design -top top_level.vhd -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2295.262 ; gain = 0.000 ; free physical = 48294 ; free virtual = 58210
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'top_level.vhd' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2295.262 ; gain = 0.000 ; free physical = 48323 ; free virtual = 58240
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
source build.tcl
# set_part "xcku060-ffva1517-2-i"
INFO: [Coretcl 2-1500] The part has been set to 'xcku060-ffva1517-2-i' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl ../rtl/top_level.vhd
WARNING: [filemgmt 56-12] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc ../rtl/const.xdc
WARNING: [filemgmt 56-128] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc' is already in the project and will not be added again
# synth_design -top top_level.vhd -part xczu9eg-ffvb1156-2-e
Command: synth_design -top top_level.vhd -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2295.262 ; gain = 0.000 ; free physical = 48292 ; free virtual = 58207
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'top_level.vhd' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2295.262 ; gain = 0.000 ; free physical = 48311 ; free virtual = 58225
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
clear
WARNING: [Common 17-259] Unknown Tcl command 'clear' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source build.tcl
# set_part "xcku060-ffva1517-2-i"
INFO: [Coretcl 2-1500] The part has been set to 'xcku060-ffva1517-2-i' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl ../rtl/top_level.vhd
WARNING: [filemgmt 56-12] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc ../rtl/const.xdc
WARNING: [filemgmt 56-128] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc' is already in the project and will not be added again
# synth_design -top turnOn_Leds -part xczu9eg-ffvb1156-2-e
Command: synth_design -top turnOn_Leds -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2295.262 ; gain = 0.000 ; free physical = 48277 ; free virtual = 58192
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'turnOn_Leds' [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'turnOn_Leds' (1#1) [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd:22]
WARNING: [Synth 8-3330] design turnOn_Leds has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2295.262 ; gain = 0.000 ; free physical = 48307 ; free virtual = 58222
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2295.262 ; gain = 0.000 ; free physical = 48303 ; free virtual = 58218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2295.262 ; gain = 0.000 ; free physical = 48303 ; free virtual = 58218
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/turnOn_Leds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/turnOn_Leds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.160 ; gain = 0.000 ; free physical = 48217 ; free virtual = 58145
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.160 ; gain = 0.000 ; free physical = 48217 ; free virtual = 58145
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.160 ; gain = 76.898 ; free physical = 48274 ; free virtual = 58202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.160 ; gain = 76.898 ; free physical = 48274 ; free virtual = 58202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.160 ; gain = 76.898 ; free physical = 48274 ; free virtual = 58202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.160 ; gain = 76.898 ; free physical = 48273 ; free virtual = 58201
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design turnOn_Leds has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.160 ; gain = 76.898 ; free physical = 48269 ; free virtual = 58200
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2826.832 ; gain = 531.570 ; free physical = 47664 ; free virtual = 57629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2826.832 ; gain = 531.570 ; free physical = 47664 ; free virtual = 57629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2835.848 ; gain = 540.586 ; free physical = 47662 ; free virtual = 57628
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2850.723 ; gain = 555.461 ; free physical = 47663 ; free virtual = 57628
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2850.723 ; gain = 555.461 ; free physical = 47663 ; free virtual = 57628
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2850.723 ; gain = 555.461 ; free physical = 47663 ; free virtual = 57628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2850.723 ; gain = 555.461 ; free physical = 47663 ; free virtual = 57628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2850.723 ; gain = 555.461 ; free physical = 47663 ; free virtual = 57628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2850.723 ; gain = 555.461 ; free physical = 47663 ; free virtual = 57628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     5|
|2     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    10|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2850.723 ; gain = 555.461 ; free physical = 47663 ; free virtual = 57628
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 2850.723 ; gain = 478.562 ; free physical = 47699 ; free virtual = 57664
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2850.723 ; gain = 555.461 ; free physical = 47699 ; free virtual = 57664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.410 ; gain = 0.000 ; free physical = 47642 ; free virtual = 57608
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 2888.410 ; gain = 593.148 ; free physical = 47733 ; free virtual = 57699
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2928.430 ; gain = 40.020 ; free physical = 47731 ; free virtual = 57697

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f4a710ee

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:01 . Memory (MB): peak = 2963.242 ; gain = 34.812 ; free physical = 47641 ; free virtual = 57607

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.117 ; gain = 0.000 ; free physical = 47543 ; free virtual = 57510
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.117 ; gain = 0.000 ; free physical = 47543 ; free virtual = 57510
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.117 ; gain = 0.000 ; free physical = 47543 ; free virtual = 57510
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3067.117 ; gain = 0.000 ; free physical = 47543 ; free virtual = 57510
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3067.117 ; gain = 0.000 ; free physical = 47543 ; free virtual = 57510
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3067.117 ; gain = 0.000 ; free physical = 47543 ; free virtual = 57510
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.117 ; gain = 0.000 ; free physical = 47543 ; free virtual = 57510
Ending Logic Optimization Task | Checksum: f4a710ee

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3067.117 ; gain = 0.000 ; free physical = 47543 ; free virtual = 57510

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.117 ; gain = 0.000 ; free physical = 47542 ; free virtual = 57509

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f4a710ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.117 ; gain = 0.000 ; free physical = 47542 ; free virtual = 57509

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.117 ; gain = 0.000 ; free physical = 47542 ; free virtual = 57509
Ending Netlist Obfuscation Task | Checksum: f4a710ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.117 ; gain = 0.000 ; free physical = 47542 ; free virtual = 57509
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design 
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3157.867 ; gain = 0.000 ; free physical = 47535 ; free virtual = 57503
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9646e255

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3157.867 ; gain = 0.000 ; free physical = 47535 ; free virtual = 57503
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3157.867 ; gain = 0.000 ; free physical = 47535 ; free virtual = 57503

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1065b20ac

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3181.879 ; gain = 24.012 ; free physical = 47520 ; free virtual = 57494

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18776c851

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3181.879 ; gain = 24.012 ; free physical = 47512 ; free virtual = 57486

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18776c851

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3181.879 ; gain = 24.012 ; free physical = 47512 ; free virtual = 57487
Phase 1 Placer Initialization | Checksum: 18776c851

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3181.879 ; gain = 24.012 ; free physical = 47512 ; free virtual = 57487

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.879 ; gain = 0.000 ; free physical = 47511 ; free virtual = 57487
Phase 2 Final Placement Cleanup | Checksum: 18776c851

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3181.879 ; gain = 24.012 ; free physical = 47511 ; free virtual = 57487
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 1065b20ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3181.879 ; gain = 24.012 ; free physical = 47511 ; free virtual = 57487
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8f71d6fb ConstDB: 0 ShapeSum: 76e949b1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10615c340

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 3540.652 ; gain = 347.031 ; free physical = 47221 ; free virtual = 57200
Post Restoration Checksum: NetGraph: 6baa222d NumContArr: 9a6ba113 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10615c340

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 3577.688 ; gain = 384.066 ; free physical = 47162 ; free virtual = 57141

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10615c340

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 3577.688 ; gain = 384.066 ; free physical = 47162 ; free virtual = 57141

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 10615c340

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3617.016 ; gain = 423.395 ; free physical = 47172 ; free virtual = 57151
Phase 2 Router Initialization | Checksum: 10615c340

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3617.016 ; gain = 423.395 ; free physical = 47172 ; free virtual = 57151

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3618.020 ; gain = 424.398 ; free physical = 47149 ; free virtual = 57128

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3618.020 ; gain = 424.398 ; free physical = 47149 ; free virtual = 57128
Phase 4 Rip-up And Reroute | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3618.020 ; gain = 424.398 ; free physical = 47149 ; free virtual = 57128

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3618.020 ; gain = 424.398 ; free physical = 47153 ; free virtual = 57132

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3618.020 ; gain = 424.398 ; free physical = 47153 ; free virtual = 57132
Phase 6 Post Hold Fix | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3618.020 ; gain = 424.398 ; free physical = 47153 ; free virtual = 57132

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000635192 %
  Global Horizontal Routing Utilization  = 0.000248608 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 7.51174%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.89573%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.76923%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0.961538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3618.020 ; gain = 424.398 ; free physical = 47150 ; free virtual = 57130

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3618.020 ; gain = 424.398 ; free physical = 47149 ; free virtual = 57129

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3618.020 ; gain = 424.398 ; free physical = 47149 ; free virtual = 57129
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3618.020 ; gain = 424.398 ; free physical = 47227 ; free virtual = 57207

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3618.020 ; gain = 436.141 ; free physical = 47227 ; free virtual = 57207
# write_debug_probes -force my_proj/my_proj.ltx
INFO: [Chipscope 16-244] No debug cores were found in this design.
# write_bitstream -force my_proj/my_proj.bit
Command: write_bitstream -force my_proj/my_proj.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-69] Command failed: Specified output directory "my_proj" does not exist.
source build.tcl
# set_part "xcku060-ffva1517-2-i"
INFO: [Coretcl 2-1500] The part has been set to 'xcku060-ffva1517-2-i' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl ../rtl/top_level.vhd
WARNING: [filemgmt 56-12] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc ../rtl/const.xdc
WARNING: [filemgmt 56-128] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc' is already in the project and will not be added again
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
# synth_design -top turnOn_Leds -part xczu9eg-ffvb1156-2-e
Command: synth_design -top turnOn_Leds -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 173023 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3618.020 ; gain = 0.000 ; free physical = 47156 ; free virtual = 57139
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'turnOn_Leds' [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'turnOn_Leds' (1#1) [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd:22]
WARNING: [Synth 8-3330] design turnOn_Leds has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3618.020 ; gain = 0.000 ; free physical = 47166 ; free virtual = 57147
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3618.020 ; gain = 0.000 ; free physical = 47165 ; free virtual = 57147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3618.020 ; gain = 0.000 ; free physical = 47165 ; free virtual = 57147
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/turnOn_Leds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/turnOn_Leds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47127 ; free virtual = 57107
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47127 ; free virtual = 57107
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47167 ; free virtual = 57147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47167 ; free virtual = 57147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47167 ; free virtual = 57147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47167 ; free virtual = 57148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design turnOn_Leds has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47170 ; free virtual = 57150
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47156 ; free virtual = 57136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47156 ; free virtual = 57136
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47155 ; free virtual = 57135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47155 ; free virtual = 57135
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47155 ; free virtual = 57135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47155 ; free virtual = 57135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47155 ; free virtual = 57135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47155 ; free virtual = 57135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47155 ; free virtual = 57135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     5|
|2     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    10|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47155 ; free virtual = 57135
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47167 ; free virtual = 57147
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47167 ; free virtual = 57147
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47478 ; free virtual = 57459
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3650.035 ; gain = 32.016 ; free physical = 47570 ; free virtual = 57550
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47570 ; free virtual = 57550

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f4a710ee

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:01 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47504 ; free virtual = 57485

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47412 ; free virtual = 57393
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47412 ; free virtual = 57393
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47412 ; free virtual = 57393
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47412 ; free virtual = 57393
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47412 ; free virtual = 57393
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47412 ; free virtual = 57393
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47412 ; free virtual = 57393
Ending Logic Optimization Task | Checksum: f4a710ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47412 ; free virtual = 57393

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f4a710ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47412 ; free virtual = 57393

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f4a710ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47412 ; free virtual = 57393

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47412 ; free virtual = 57393
Ending Netlist Obfuscation Task | Checksum: f4a710ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.035 ; gain = 0.000 ; free physical = 47412 ; free virtual = 57393
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design 
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3658.039 ; gain = 0.000 ; free physical = 47406 ; free virtual = 57386
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9646e255

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3658.039 ; gain = 0.000 ; free physical = 47406 ; free virtual = 57386
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3658.039 ; gain = 0.000 ; free physical = 47406 ; free virtual = 57386

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1065b20ac

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3674.047 ; gain = 16.008 ; free physical = 47397 ; free virtual = 57378

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18776c851

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3674.047 ; gain = 16.008 ; free physical = 47396 ; free virtual = 57377

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18776c851

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3674.047 ; gain = 16.008 ; free physical = 47396 ; free virtual = 57377
Phase 1 Placer Initialization | Checksum: 18776c851

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3674.047 ; gain = 16.008 ; free physical = 47396 ; free virtual = 57377

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47396 ; free virtual = 57377
Phase 2 Final Placement Cleanup | Checksum: 18776c851

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3674.047 ; gain = 16.008 ; free physical = 47396 ; free virtual = 57377
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 1065b20ac

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3674.047 ; gain = 16.008 ; free physical = 47396 ; free virtual = 57377
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8f71d6fb ConstDB: 0 ShapeSum: 76e949b1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10615c340

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47188 ; free virtual = 57168
Post Restoration Checksum: NetGraph: 6baa222d NumContArr: 9a6ba113 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10615c340

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47130 ; free virtual = 57110

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10615c340

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47130 ; free virtual = 57111

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 10615c340

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47142 ; free virtual = 57123
Phase 2 Router Initialization | Checksum: 10615c340

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47141 ; free virtual = 57122

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47121 ; free virtual = 57102

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47121 ; free virtual = 57102
Phase 4 Rip-up And Reroute | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47121 ; free virtual = 57102

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47126 ; free virtual = 57106

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47126 ; free virtual = 57106
Phase 6 Post Hold Fix | Checksum: 182a172aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47126 ; free virtual = 57106

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000635192 %
  Global Horizontal Routing Utilization  = 0.000248608 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 7.51174%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.89573%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.76923%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0.961538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 182a172aa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47122 ; free virtual = 57103

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 182a172aa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47122 ; free virtual = 57102

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 182a172aa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47121 ; free virtual = 57102
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47197 ; free virtual = 57178

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3674.047 ; gain = 0.000 ; free physical = 47197 ; free virtual = 57178
# write_debug_probes -force led_test_nonProject.ltx
INFO: [Chipscope 16-244] No debug cores were found in this design.
# write_bitstream -force led_test_nonProject.bit
Command: write_bitstream -force led_test_nonProject.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 1 out of 10 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: LEDS_OUT[4].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 1 out of 10 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: LEDS_OUT[4].
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

    while executing
"write_bitstream -force led_test_nonProject.bit"
    (file "build.tcl" line 27)
source build.tcl
# set_part "xcku060-ffva1517-2-i"
INFO: [Coretcl 2-1500] The part has been set to 'xcku060-ffva1517-2-i' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl ../rtl/top_level.vhd
WARNING: [filemgmt 56-12] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc ../rtl/const.xdc
WARNING: [filemgmt 56-128] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc' is already in the project and will not be added again
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
# synth_design -top turnOn_Leds -part xczu9eg-ffvb1156-2-e
Command: synth_design -top turnOn_Leds -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 173556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47099 ; free virtual = 57079
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'turnOn_Leds' [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'turnOn_Leds' (1#1) [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/top_level.vhd:22]
WARNING: [Synth 8-3330] design turnOn_Leds has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47116 ; free virtual = 57097
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47116 ; free virtual = 57096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47116 ; free virtual = 57096
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/turnOn_Leds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/turnOn_Leds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47073 ; free virtual = 57053
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47073 ; free virtual = 57053
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47115 ; free virtual = 57095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47115 ; free virtual = 57095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47114 ; free virtual = 57095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47114 ; free virtual = 57095
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design turnOn_Leds has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47113 ; free virtual = 57094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47098 ; free virtual = 57079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47098 ; free virtual = 57079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47097 ; free virtual = 57077
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47097 ; free virtual = 57078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47097 ; free virtual = 57078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47097 ; free virtual = 57078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47097 ; free virtual = 57078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47097 ; free virtual = 57078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47097 ; free virtual = 57078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     5|
|2     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    10|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47097 ; free virtual = 57078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47114 ; free virtual = 57095
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47115 ; free virtual = 57095
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/rtl/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47400 ; free virtual = 57381
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47489 ; free virtual = 57469
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47489 ; free virtual = 57469

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:01 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47432 ; free virtual = 57413

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47344 ; free virtual = 57325
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47344 ; free virtual = 57325
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47344 ; free virtual = 57325
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47344 ; free virtual = 57325
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47344 ; free virtual = 57325
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47344 ; free virtual = 57325
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47344 ; free virtual = 57325
Ending Logic Optimization Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47344 ; free virtual = 57325

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47344 ; free virtual = 57325

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47344 ; free virtual = 57325

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47344 ; free virtual = 57325
Ending Netlist Obfuscation Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47344 ; free virtual = 57324
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design 
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47337 ; free virtual = 57318
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 142c9fd8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47337 ; free virtual = 57318
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47337 ; free virtual = 57318

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 142c9fd8a

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47330 ; free virtual = 57310

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 157acc2bb

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47328 ; free virtual = 57309

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 157acc2bb

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47328 ; free virtual = 57309
Phase 1 Placer Initialization | Checksum: 157acc2bb

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47328 ; free virtual = 57309

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47328 ; free virtual = 57309
Phase 2 Final Placement Cleanup | Checksum: 157acc2bb

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47328 ; free virtual = 57309
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 142c9fd8a

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47328 ; free virtual = 57309
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cbe0b3d9 ConstDB: 0 ShapeSum: 76e949b1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47139 ; free virtual = 57120
Post Restoration Checksum: NetGraph: 258d5176 NumContArr: ca74b719 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47082 ; free virtual = 57063

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47082 ; free virtual = 57063

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47093 ; free virtual = 57074
Phase 2 Router Initialization | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47093 ; free virtual = 57073

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47074 ; free virtual = 57054

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47074 ; free virtual = 57054
Phase 4 Rip-up And Reroute | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47074 ; free virtual = 57054

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47078 ; free virtual = 57058

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47078 ; free virtual = 57058
Phase 6 Post Hold Fix | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47078 ; free virtual = 57058

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00066544 %
  Global Horizontal Routing Utilization  = 0.000165739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 7.51174%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.947867%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.92308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0.961538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47075 ; free virtual = 57055

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47074 ; free virtual = 57055

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47075 ; free virtual = 57055
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47150 ; free virtual = 57130

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 3732.723 ; gain = 0.000 ; free physical = 47150 ; free virtual = 57130
# write_debug_probes -force led_test_nonProject.ltx
INFO: [Chipscope 16-244] No debug cores were found in this design.
# write_bitstream -force led_test_nonProject.bit
Command: write_bitstream -force led_test_nonProject.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./led_test_nonProject.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/runs/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Aug 28 14:28:04 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3809.141 ; gain = 76.418 ; free physical = 47056 ; free virtual = 57065
led_test_nonProject.bit
