Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 29 13:33:35 2022
| Host         : Chamaru-XPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Processor_control_sets_placed.rpt
| Design       : Processor
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            2 |
|      8 |            2 |
|     10 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------+-----------------------------+------------------+----------------+
|    Clock Signal   |      Enable Signal     |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------+------------------------+-----------------------------+------------------+----------------+
|  Slow_Clk0/CLK    |                        |                             |                1 |              6 |
|  Clk_In_IBUF_BUFG |                        |                             |                1 |              6 |
|  Slow_Clk0/CLK    | Program_counter0/En[1] | Reset_IBUF                  |                1 |              8 |
|  Slow_Clk0/CLK    | Program_counter0/En[0] | Reset_IBUF                  |                2 |              8 |
|  Slow_Clk0/CLK    | Program_counter0/En[2] | Reset_IBUF                  |                4 |             10 |
|  Clk_In_IBUF_BUFG |                        | Slow_Clk0/count[31]_i_1_n_0 |                8 |             62 |
+-------------------+------------------------+-----------------------------+------------------+----------------+


