<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Main.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_7_segmente.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BCD_7_segmente.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BCD_7_segmente.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_litera1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BCD_litera1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BCD_litera1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_litera_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BCD_litera_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BCD_litera_2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparator_alarma.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Comparator_alarma.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Comparator_alarma.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparator_alarma_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Generare_temp.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Generare_temp.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Generare_temp.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MAIN_ULTIMUL_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MAIN_ULTIMUL_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MAIN_ULTIMUL_TEST_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MAIN_ULTIMUL_TEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MINUTE_UNIT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MINUTE_UNIT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MINUTE_UNIT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MINUTE_ZECI.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MINUTE_ZECI.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MINUTE_ZECI.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Main.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Main.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Numarator_0_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Numarator_0_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Numarator_0_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Numarator_0_13.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Numarator_0_13.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Numarator_0_13.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Numarator_0_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Numarator_0_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Numarator_0_2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Numarator_0_3.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Numarator_0_3.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Numarator_0_3.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Numarator_0_6.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Numarator_0_6.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Numarator_0_6.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST_FINAL_FARA_BCD_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST_FINAL_FARA_BCD_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TEST_FINAL_FARA_BCD_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST_FINAL_FARA_BCD_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST_FINAL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST_FINAL_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Main_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/Main_synthesis.v"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rand_gen.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="rand_gen.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="rand_gen.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_2_ceas_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_2_ceas_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ceas_cu_bcd_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ceas_cu_bcd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_ceas_cu_bcd_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ceas_cu_bcd_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_comparare_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_comparare_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_comparare_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_comparare_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_fara_bcd_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_fara_bcd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_fara_bcd_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_fara_bcd_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_generator_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_generator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_generator_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_generator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1653929446" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1653929446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654006185" xil_pn:in_ck="-9091007257824463714" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1654006185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../BCD_7_segmente/BCD_7_segmente.vhd"/>
      <outfile xil_pn:name="../Numarator_0_1/Numarator_0_1.vhd"/>
      <outfile xil_pn:name="../Numarator_0_2/Numarator_0_2.vhd"/>
      <outfile xil_pn:name="../Numarator_0_3/Numarator_0_3.vhd"/>
      <outfile xil_pn:name="../Numarator_0_6/MINUTE_ZECI.vhd"/>
      <outfile xil_pn:name="../Numarator_0_9/MINUTE_UNIT.vhd"/>
      <outfile xil_pn:name="BCD_LITERA_2.vhd"/>
      <outfile xil_pn:name="BCD_litera1.vhd"/>
      <outfile xil_pn:name="BCD_litera2.vhd"/>
      <outfile xil_pn:name="Comparator_4_biti.vhd"/>
      <outfile xil_pn:name="Comparator_alarma.vhd"/>
      <outfile xil_pn:name="MAIN_ULTIMUL_TEST.vhd"/>
      <outfile xil_pn:name="Main.vhd"/>
      <outfile xil_pn:name="Numarator_0_13.vhd"/>
      <outfile xil_pn:name="TEST_FINAL.vhd"/>
      <outfile xil_pn:name="TEST_FINAL_FARA_BCD.vhd"/>
      <outfile xil_pn:name="rand_gen.vhd"/>
      <outfile xil_pn:name="test_ceas_cu_bcd.vhd"/>
      <outfile xil_pn:name="test_comparare.vhd"/>
      <outfile xil_pn:name="test_final_main.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1654006185" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2187602914598708497" xil_pn:start_ts="1654006185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654006185" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4461907275577852813" xil_pn:start_ts="1654006185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653929446" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3304702728088855688" xil_pn:start_ts="1653929446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1654006185" xil_pn:in_ck="-9091007257824463714" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1654006185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../BCD_7_segmente/BCD_7_segmente.vhd"/>
      <outfile xil_pn:name="../Numarator_0_1/Numarator_0_1.vhd"/>
      <outfile xil_pn:name="../Numarator_0_2/Numarator_0_2.vhd"/>
      <outfile xil_pn:name="../Numarator_0_3/Numarator_0_3.vhd"/>
      <outfile xil_pn:name="../Numarator_0_6/MINUTE_ZECI.vhd"/>
      <outfile xil_pn:name="../Numarator_0_9/MINUTE_UNIT.vhd"/>
      <outfile xil_pn:name="BCD_LITERA_2.vhd"/>
      <outfile xil_pn:name="BCD_litera1.vhd"/>
      <outfile xil_pn:name="BCD_litera2.vhd"/>
      <outfile xil_pn:name="Comparator_4_biti.vhd"/>
      <outfile xil_pn:name="Comparator_alarma.vhd"/>
      <outfile xil_pn:name="MAIN_ULTIMUL_TEST.vhd"/>
      <outfile xil_pn:name="Main.vhd"/>
      <outfile xil_pn:name="Numarator_0_13.vhd"/>
      <outfile xil_pn:name="TEST_FINAL.vhd"/>
      <outfile xil_pn:name="TEST_FINAL_FARA_BCD.vhd"/>
      <outfile xil_pn:name="rand_gen.vhd"/>
      <outfile xil_pn:name="test_ceas_cu_bcd.vhd"/>
      <outfile xil_pn:name="test_comparare.vhd"/>
      <outfile xil_pn:name="test_final_main.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1655657867" xil_pn:in_ck="-9091007257824463714" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2313054527292158948" xil_pn:start_ts="1655657863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MAIN_ULTIMUL_TEST_beh.prj"/>
      <outfile xil_pn:name="MAIN_ULTIMUL_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1655657867" xil_pn:in_ck="-663174764567291584" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4899109185207729113" xil_pn:start_ts="1655657867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MAIN_ULTIMUL_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1653928939" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1653928939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653928939" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6470674574510382032" xil_pn:start_ts="1653928939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653928939" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3304702728088855688" xil_pn:start_ts="1653928939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653928939" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1653928939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653928939" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6539035178628621934" xil_pn:start_ts="1653928939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653928939" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1653928939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653928939" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4460435566687191486" xil_pn:start_ts="1653928939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653942704" xil_pn:in_ck="-215362643220427016" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3022908434090128843" xil_pn:start_ts="1653942696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1653928946" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8446734869133159229" xil_pn:start_ts="1653928945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653942706" xil_pn:in_ck="3411133946187" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-1800263727361205127" xil_pn:start_ts="1653942704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
