
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    GCALLSEN
Date:        Fri Sep 08 12:06:44 2017
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log m2s010_som_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis

log file: "C:\Users\gcallsen\Documents\GitHub\FPGA_v1.5_w_Libero_v11.8\synthesis\m2s010_som.srr"

Running: synthesis in foreground



Running m2s010_som_syn|synthesis


Running: compile (Compile) on m2s010_som_syn|synthesis
# Fri Sep 08 12:06:44 2017


Running: compile_flow (Compile Process) on m2s010_som_syn|synthesis
# Fri Sep 08 12:06:44 2017


Running: compiler (Compile Input) on m2s010_som_syn|synthesis
# Fri Sep 08 12:06:44 2017

Copied C:\Users\gcallsen\Documents\GitHub\FPGA_v1.5_w_Libero_v11.8\synthesis\synwork\m2s010_som_comp.srs to C:\Users\gcallsen\Documents\GitHub\FPGA_v1.5_w_Libero_v11.8\synthesis\m2s010_som.srs


compiler completed
# Fri Sep 08 12:06:47 2017

Return Code: 0
Run Time:00h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on m2s010_som_syn|synthesis
# Fri Sep 08 12:06:47 2017


multi_srs_gen completed
# Fri Sep 08 12:06:48 2017

Return Code: 0
Run Time:00h:00m:01s

Copied C:\Users\gcallsen\Documents\GitHub\FPGA_v1.5_w_Libero_v11.8\synthesis\synwork\m2s010_som_mult.srs to C:\Users\gcallsen\Documents\GitHub\FPGA_v1.5_w_Libero_v11.8\synthesis\m2s010_som.srs

Complete: Compile Process on m2s010_som_syn|synthesis


Running: premap (Pre-mapping) on m2s010_som_syn|synthesis
# Fri Sep 08 12:06:48 2017


premap completed with warnings
# Fri Sep 08 12:06:49 2017

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on m2s010_som_syn|synthesis


Running: map (Map) on m2s010_som_syn|synthesis
# Fri Sep 08 12:06:49 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on m2s010_som_syn|synthesis
# Fri Sep 08 12:06:49 2017

Copied C:\Users\gcallsen\Documents\GitHub\FPGA_v1.5_w_Libero_v11.8\synthesis\synwork\m2s010_som_m.srm to C:\Users\gcallsen\Documents\GitHub\FPGA_v1.5_w_Libero_v11.8\synthesis\m2s010_som.srm


fpga_mapper completed with warnings
# Fri Sep 08 12:06:54 2017

Return Code: 1
Run Time:00h:00m:05s

Complete: Map on m2s010_som_syn|synthesis

Complete: Logic Synthesis on m2s010_som_syn|synthesis

TCL script complete: "m2s010_som_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

