static void F_1 ( T_1 V_1 )\r\n{\r\nT_2 V_2 ;\r\nV_2 = F_2 ( NULL , L_1 , V_1 ) ;\r\nif ( F_3 ( V_2 ) && V_2 != V_3 ) {\r\nF_4 ( V_4 L_2 ) ;\r\n}\r\n}\r\nstatic int F_5 ( struct V_5 * V_6 ,\r\nunsigned long V_7 , void * V_8 )\r\n{\r\nF_1 ( V_9 ) ;\r\nreturn V_10 ;\r\n}\r\nstatic int F_6 ( T_1 V_1 )\r\n{\r\n#ifdef F_7\r\nif ( V_1 == V_11 ) {\r\nif ( ! V_12 )\r\nreturn - V_13 ;\r\nF_8 ( V_12 ) ;\r\n}\r\nF_9 () ;\r\n#endif\r\nF_4 (KERN_INFO PREFIX L_3 ,\r\nacpi_state) ;\r\nF_10 ( V_1 ) ;\r\nF_11 ( V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic bool F_12 ( T_3 V_14 )\r\n{\r\nT_2 V_2 ;\r\nT_3 V_15 , V_16 ;\r\nV_2 = F_13 ( V_14 , & V_15 , & V_16 ) ;\r\nreturn F_14 ( V_2 ) && ( ! V_17\r\n|| ( V_18 . V_19 . V_20\r\n&& V_18 . V_21 . V_20 ) ) ;\r\n}\r\nT_1 F_15 ( void )\r\n{\r\nreturn V_22 ;\r\n}\r\nvoid T_4 F_16 ( void )\r\n{\r\nV_23 = true ;\r\n}\r\nvoid T_4 F_17 ( void )\r\n{\r\nV_24 = true ;\r\n}\r\nvoid T_4 F_18 ( void )\r\n{\r\nV_25 = true ;\r\n}\r\nstatic int T_4 F_19 ( const struct V_26 * V_27 )\r\n{\r\nF_18 () ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_20 ( const struct V_26 * V_27 )\r\n{\r\nF_16 () ;\r\nreturn 0 ;\r\n}\r\nstatic void F_21 ( void )\r\n{\r\nF_22 ( V_28 ) ;\r\n}\r\nstatic int F_23 ( void )\r\n{\r\nF_24 () ;\r\nF_25 () ;\r\nF_26 () ;\r\nreturn 0 ;\r\n}\r\nstatic int F_27 ( void )\r\n{\r\nF_23 () ;\r\nreturn F_28 () ;\r\n}\r\nstatic int F_29 ( void )\r\n{\r\nint error = F_6 ( V_22 ) ;\r\nif ( error )\r\nV_22 = V_29 ;\r\nreturn error ;\r\n}\r\nstatic int F_30 ( void )\r\n{\r\nint error = F_29 () ;\r\nif ( ! error )\r\nerror = F_27 () ;\r\nreturn error ;\r\n}\r\nstatic int F_31 ( struct V_30 * V_31 , void * V_32 )\r\n{\r\nstruct V_33 * V_30 = F_32 ( V_31 ) ;\r\nconst char * V_34 = F_33 ( V_30 ) ;\r\nreturn ! strcmp ( V_34 , V_35 ) ;\r\n}\r\nstatic void F_34 ( void )\r\n{\r\nstruct V_30 * V_36 ;\r\nT_1 V_1 = V_22 ;\r\nF_35 () ;\r\nF_36 () ;\r\nif ( V_1 == V_29 )\r\nreturn;\r\nF_4 (KERN_INFO PREFIX L_4 ,\r\nacpi_state) ;\r\nF_37 ( V_1 ) ;\r\nF_38 ( V_1 ) ;\r\nF_8 ( ( V_37 ) 0 ) ;\r\nV_22 = V_29 ;\r\nF_39 () ;\r\nif ( ! V_38 )\r\nreturn;\r\nV_38 = false ;\r\nV_36 = F_40 ( & V_39 , NULL , NULL ,\r\nF_31 ) ;\r\nif ( V_36 ) {\r\nF_41 ( V_36 , 0 ) ;\r\nF_42 ( V_36 ) ;\r\n}\r\n}\r\nstatic void F_43 ( T_1 V_1 )\r\n{\r\nV_22 = V_1 ;\r\nF_1 ( V_22 ) ;\r\nF_44 () ;\r\n}\r\nstatic void F_45 ( void )\r\n{\r\nF_46 () ;\r\nV_22 = V_29 ;\r\nF_1 ( V_22 ) ;\r\n}\r\nstatic inline void F_21 ( void ) {}\r\nstatic int F_47 ( T_5 V_40 )\r\n{\r\nT_1 V_1 = V_41 [ V_40 ] ;\r\nint error ;\r\nerror = ( V_23 || V_24 ) ? 0 : F_48 () ;\r\nif ( error )\r\nreturn error ;\r\nif ( ! V_42 [ V_1 ] ) {\r\nF_49 ( L_5 , V_1 ) ;\r\nreturn - V_43 ;\r\n}\r\nF_43 ( V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_50 ( T_5 V_40 )\r\n{\r\nT_2 V_2 = V_44 ;\r\nT_1 V_1 = V_22 ;\r\nint error ;\r\nF_9 () ;\r\nswitch ( V_1 ) {\r\ncase V_45 :\r\nF_51 () ;\r\nV_2 = F_52 ( V_1 ) ;\r\nbreak;\r\ncase V_11 :\r\nif ( ! V_46 )\r\nreturn - V_43 ;\r\nerror = V_46 () ;\r\nif ( error )\r\nreturn error ;\r\nF_53 ( V_47 L_6 ) ;\r\nbreak;\r\n}\r\nF_54 ( V_48 , 1 ) ;\r\nF_55 ( V_1 ) ;\r\nif ( F_14 ( V_2 ) && ( V_1 == V_11 ) ) {\r\nT_6 V_49 = V_50 ;\r\nF_56 ( V_51 , & V_49 ) ;\r\nif ( V_49 & V_52 ) {\r\nF_57 ( V_51 ) ;\r\nV_38 = true ;\r\n}\r\n}\r\nF_24 () ;\r\nF_58 () ;\r\nF_59 () ;\r\nreturn F_14 ( V_2 ) ? 0 : - V_13 ;\r\n}\r\nstatic int F_60 ( T_5 V_40 )\r\n{\r\nT_1 V_1 ;\r\nswitch ( V_40 ) {\r\ncase V_53 :\r\ncase V_54 :\r\ncase V_55 :\r\nV_1 = V_41 [ V_40 ] ;\r\nreturn V_42 [ V_1 ] ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic int F_61 ( T_5 V_40 )\r\n{\r\nint error = F_47 ( V_40 ) ;\r\nif ( ! error )\r\nerror = F_29 () ;\r\nreturn error ;\r\n}\r\nstatic void F_62 ( void )\r\n{\r\nint V_56 ;\r\nfor ( V_56 = V_45 ; V_56 < V_57 ; V_56 ++ )\r\nif ( F_12 ( V_56 ) )\r\nV_42 [ V_56 ] = 1 ;\r\nF_63 ( V_25 ?\r\n& V_58 : & V_59 ) ;\r\n}\r\nstatic inline void F_62 ( void ) {}\r\nvoid T_4 F_64 ( void )\r\n{\r\nV_60 = true ;\r\n}\r\nstatic int F_65 ( void )\r\n{\r\nint error ;\r\nerror = V_23 ? 0 : F_48 () ;\r\nif ( ! error )\r\nF_43 ( V_57 ) ;\r\nreturn error ;\r\n}\r\nstatic int F_66 ( void )\r\n{\r\nT_2 V_2 = V_44 ;\r\nF_9 () ;\r\nV_2 = F_52 ( V_57 ) ;\r\nF_55 ( V_57 ) ;\r\nreturn F_14 ( V_2 ) ? 0 : - V_13 ;\r\n}\r\nstatic void F_67 ( void )\r\n{\r\nF_68 () ;\r\nF_55 ( V_57 ) ;\r\nif ( V_61 && V_62 != V_61 -> V_63 )\r\nF_69 ( L_7 ) ;\r\nF_59 () ;\r\nF_58 () ;\r\n}\r\nstatic void F_70 ( void )\r\n{\r\nF_35 () ;\r\nF_71 () ;\r\n}\r\nstatic int F_72 ( void )\r\n{\r\nint error ;\r\nF_1 ( V_57 ) ;\r\nerror = F_6 ( V_57 ) ;\r\nif ( ! error ) {\r\nif ( ! V_23 )\r\nerror = F_48 () ;\r\nif ( ! error ) {\r\nV_22 = V_57 ;\r\nF_44 () ;\r\n}\r\n}\r\nreturn error ;\r\n}\r\nstatic void F_73 ( void )\r\n{\r\nif ( ! F_12 ( V_57 ) )\r\nreturn;\r\nF_74 ( V_25 ?\r\n& V_64 : & V_65 ) ;\r\nV_42 [ V_57 ] = 1 ;\r\nif ( V_60 )\r\nreturn;\r\nF_75 ( V_66 , 1 , (struct V_67 * * ) & V_61 ) ;\r\nif ( V_61 )\r\nV_62 = V_61 -> V_63 ;\r\n}\r\nstatic inline void F_73 ( void ) {}\r\nint F_76 ( T_1 V_1 )\r\n{\r\nT_5 V_68 [] = {\r\n[ 1 ] = V_54 ,\r\n[ 3 ] = V_55 ,\r\n[ 5 ] = V_69\r\n} ;\r\nif ( V_1 < 6 && V_68 [ V_1 ] )\r\nreturn F_77 ( V_68 [ V_1 ] ) ;\r\nif ( V_1 == 4 )\r\nreturn F_78 () ;\r\nreturn - V_70 ;\r\n}\r\nstatic void F_79 ( void )\r\n{\r\nF_6 ( V_9 ) ;\r\nF_24 () ;\r\n}\r\nstatic void F_80 ( void )\r\n{\r\nF_4 ( V_71 L_8 , V_72 ) ;\r\nF_81 () ;\r\nF_52 ( V_9 ) ;\r\n}\r\nint T_4 F_82 ( void )\r\n{\r\nchar V_73 [ V_74 * 3 + 1 ] ;\r\nchar * V_75 = V_73 ;\r\nint V_56 ;\r\nF_21 () ;\r\nV_42 [ V_29 ] = 1 ;\r\nF_62 () ;\r\nF_73 () ;\r\nif ( F_12 ( V_9 ) ) {\r\nV_42 [ V_9 ] = 1 ;\r\nV_76 = F_79 ;\r\nV_77 = F_80 ;\r\n}\r\nV_73 [ 0 ] = 0 ;\r\nfor ( V_56 = 0 ; V_56 < V_74 ; V_56 ++ ) {\r\nif ( V_42 [ V_56 ] )\r\nV_75 += sprintf ( V_75 , L_9 , V_56 ) ;\r\n}\r\nF_53 ( V_47 L_10 , V_73 ) ;\r\nF_83 ( & V_78 ) ;\r\nreturn 0 ;\r\n}
