<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SIISelLowering.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('SIISelLowering_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">SIISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIISelLowering.h - SI DAG Lowering Interface ------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief SI DAG Lowering interface definition</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef SIISELLOWERING_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define SIISELLOWERING_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUISelLowering_8h.html">AMDGPUISelLowering.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html">   23</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a> {</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerParameter(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <span class="keywordtype">unsigned</span> Offset) <span class="keyword">const</span>;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSampleIntrinsic(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op,</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerLOAD(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT_CC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSTORE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerZERO_EXTEND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerADD(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBRCOND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ResourceDescriptorToi128(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordtype">bool</span> foldImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Operand, int32_t &amp;Immediate,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;               <span class="keywordtype">bool</span> &amp;ScalarSlotUsed) <span class="keyword">const</span>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *getRegClassForNode(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op) <span class="keyword">const</span>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keywordtype">bool</span> fitsRegClass(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                    <span class="keywordtype">unsigned</span> RegClass) <span class="keyword">const</span>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keywordtype">void</span> ensureSRegLimit(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Operand,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                       <span class="keywordtype">unsigned</span> RegClass, <span class="keywordtype">bool</span> &amp;ScalarSlotUsed) <span class="keyword">const</span>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *foldOperands(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordtype">void</span> adjustWritemask(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *&amp;N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *AdjustRegClass(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="classllvm_1_1SITargetLowering.html#a20eb9eb269c6ab62a38983ce53d52481">SITargetLowering</a>(<a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;tm);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#af3827645d12fd9468c390491039aa526">allowsUnalignedMemoryAccesses</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a>  VT, <span class="keywordtype">bool</span> *IsFast) <span class="keyword">const</span>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a8cdfe81042c1525665031c580e3effb9">shouldSplitVectorElementType</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a3d9023638624d31b5e4c6265ddc01613">LowerFormalArguments</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                               <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                               <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="code" href="classllvm_1_1SITargetLowering.html#ace08f73245117ded5e77e4fb7d1f0e7a">EmitInstrWithCustomInserter</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                              <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="code" href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#ac0b5d0bbfb3e3073ffacc58474b26781">getSetCCResultType</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#ac03d2ec31f6792703c136d4d585cb828">getScalarShiftAmountTy</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#aed88fb4c09e08a81a3e9e34a5d4e1d61">isFMAFasterThanFMulAndFAdd</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#ad1d687f54e926dadeb1b30de0cb7d271">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a0e66998eb9ac04e7168dd1f6c62e3b18">PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a469e15e94fbda381b9bb6a159e1ca917">PostISelFolding</a>(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a7bee59fc03051bd72f925ea6f8173a0c">AdjustInstrPostInstrSelection</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                             <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node) <span class="keyword">const</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  int32_t <a class="code" href="classllvm_1_1SITargetLowering.html#aa6a50ed40e1c62b609f0ce5c4b9a5d8e">analyzeImmediate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) <span class="keyword">const</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#abd926111857fe8aab98bbfd08889b9ff">CreateLiveInRegister</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                               <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;};</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;} <span class="comment">// End namespace llvm</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#endif //SIISELLOWERING_H</span></div><div class="ttc" id="classllvm_1_1SITargetLowering_html_ac0b5d0bbfb3e3073ffacc58474b26781"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ac0b5d0bbfb3e3073ffacc58474b26781">llvm::SITargetLowering::getSetCCResultType</a></div><div class="ttdeci">virtual EVT getSetCCResultType(LLVMContext &amp;Context, EVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00404">SIISelLowering.cpp:404</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00105">MipsISelLowering.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a20eb9eb269c6ab62a38983ce53d52481"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a20eb9eb269c6ab62a38983ce53d52481">llvm::SITargetLowering::SITargetLowering</a></div><div class="ttdeci">SITargetLowering(TargetMachine &amp;tm)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00031">SIISelLowering.cpp:31</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a8cdfe81042c1525665031c580e3effb9"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a8cdfe81042c1525665031c580e3effb9">llvm::SITargetLowering::shouldSplitVectorElementType</a></div><div class="ttdeci">virtual bool shouldSplitVectorElementType(EVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00162">SIISelLowering.cpp:162</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; ISD::InputArg &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_aa6a50ed40e1c62b609f0ce5c4b9a5d8e"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aa6a50ed40e1c62b609f0ce5c4b9a5d8e">llvm::SITargetLowering::analyzeImmediate</a></div><div class="ttdeci">int32_t analyzeImmediate(const SDNode *N) const </div><div class="ttdoc">Analyze the possible immediate value Op. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00909">SIISelLowering.cpp:909</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_af3827645d12fd9468c390491039aa526"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#af3827645d12fd9468c390491039aa526">llvm::SITargetLowering::allowsUnalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsUnalignedMemoryAccesses(EVT VT, bool *IsFast) const </div><div class="ttdoc">Determine if the target supports unaligned memory accesses. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00153">SIISelLowering.cpp:153</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_ad1d687f54e926dadeb1b30de0cb7d271"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ad1d687f54e926dadeb1b30de0cb7d271">llvm::SITargetLowering::LowerOperation</a></div><div class="ttdeci">virtual SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00437">SIISelLowering.cpp:437</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_ac03d2ec31f6792703c136d4d585cb828"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ac03d2ec31f6792703c136d4d585cb828">llvm::SITargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">virtual MVT getScalarShiftAmountTy(EVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00411">SIISelLowering.cpp:411</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_aed88fb4c09e08a81a3e9e34a5d4e1d61"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aed88fb4c09e08a81a3e9e34a5d4e1d61">llvm::SITargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">virtual bool isFMAFasterThanFMulAndFAdd(EVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00415">SIISelLowering.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00033">ValueTypes.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00037">LLVMContext.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_ace08f73245117ded5e77e4fb7d1f0e7a"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ace08f73245117ded5e77e4fb7d1f0e7a">llvm::SITargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">virtual MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr *MI, MachineBasicBlock *BB) const </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00335">SIISelLowering.cpp:335</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00026">AMDGPUISelLowering.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a0e66998eb9ac04e7168dd1f6c62e3b18"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a0e66998eb9ac04e7168dd1f6c62e3b18">llvm::SITargetLowering::PerformDAGCombine</a></div><div class="ttdeci">virtual SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00848">SIISelLowering.cpp:848</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a7bee59fc03051bd72f925ea6f8173a0c"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a7bee59fc03051bd72f925ea6f8173a0c">llvm::SITargetLowering::AdjustInstrPostInstrSelection</a></div><div class="ttdeci">virtual void AdjustInstrPostInstrSelection(MachineInstr *MI, SDNode *Node) const </div><div class="ttdoc">Assign the register class depending on the number of bits set in the writemask. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01329">SIISelLowering.cpp:1329</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00576">ValueTypes.h:576</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00169">SelectionDAG.h:169</a></div></div>
<div class="ttc" id="AMDGPUISelLowering_8h_html"><div class="ttname"><a href="AMDGPUISelLowering_8h.html">AMDGPUISelLowering.h</a></div><div class="ttdoc">Interface definition of the TargetLowering class that is common to all AMD GPUs. </div></div>
<div class="ttc" id="classllvm_1_1MachineSDNode_html"><div class="ttname"><a href="classllvm_1_1MachineSDNode.html">llvm::MachineSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01781">SelectionDAGNodes.h:1781</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a3d9023638624d31b5e4c6265ddc01613"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a3d9023638624d31b5e4c6265ddc01613">llvm::SITargetLowering::LowerFormalArguments</a></div><div class="ttdeci">SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SDLoc DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00182">SIISelLowering.cpp:182</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00799">SelectionDAGNodes.h:799</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00306">SelectionDAGNodes.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html">llvm::SITargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8h_source.html#l00023">SIISelLowering.h:23</a></div></div>
<div class="ttc" id="CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2README_8txt_source.html#l00036">CodeGen/README.txt:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">llvm::TargetLowering::DAGCombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01828">TargetLowering.h:1828</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a469e15e94fbda381b9bb6a159e1ca917"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a469e15e94fbda381b9bb6a159e1ca917">llvm::SITargetLowering::PostISelFolding</a></div><div class="ttdeci">virtual SDNode * PostISelFolding(MachineSDNode *N, SelectionDAG &amp;DAG) const </div><div class="ttdoc">Fold the instructions after slecting them. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01315">SIISelLowering.cpp:1315</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_abd926111857fe8aab98bbfd08889b9ff"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#abd926111857fe8aab98bbfd08889b9ff">llvm::SITargetLowering::CreateLiveInRegister</a></div><div class="ttdeci">SDValue CreateLiveInRegister(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, unsigned Reg, EVT VT) const </div><div class="ttdoc">Helper function that adds Reg to the LiveIn list of the DAG&amp;#39;s MachineFunction. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01392">SIISelLowering.cpp:1392</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00094">SelectionDAGNodes.h:94</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:02:03 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
