Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[15:31:34.438665] Configured Lic search path (21.01-s002): 5280@192.100.9.133

Version: 21.14-s082_1, built Thu Jun 23 02:02:08 PDT 2022
Options: -files ../scripts/run.tcl -log simple_alu.log 
Date:    Tue Jan 20 15:31:34 2026
Host:    ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*1physical cpu*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB) (7833284KB)
PID:     13761
OS:      CentOS Linux release 7.9.2009 (Core)


[15:31:35.013403] Periodic Lic check successful
[15:31:35.013410] Feature usage summary:
[15:31:35.013411] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (19 seconds elapsed).

#@ Processing -files option
@genus 1> source ../scripts/run.tcl
#@ Begin verbose source ../scripts/run.tcl
@file(run.tcl) 2: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
cpu MHz		: 4096.356
cpu MHz		: 4089.807
cpu MHz		: 4096.356
cpu MHz		: 4094.409
cpu MHz		: 4096.533
cpu MHz		: 4099.719
cpu MHz		: 4099.719
cpu MHz		: 4098.126
cpu MHz		: 1357.781
cpu MHz		: 800.225
cpu MHz		: 4083.966
cpu MHz		: 800.048
@file(run.tcl) 7: puts "Hostname : [info hostname]"
Hostname : localhost
@file(run.tcl) 9: set DESIGN simple_alu
@file(run.tcl) 10: set SYN_EFF medium 
@file(run.tcl) 11: set MAP_EFF medium
@file(run.tcl) 12: set OPT_EFF medium
@file(run.tcl) 14: set RELEASE [lindex [get_db program_version] end]
@file(run.tcl) 15: set _OUTPUTS_PATH OUTPUT/outputs_${RELEASE}
@file(run.tcl) 16: set _REPORTS_PATH OUTPUT/reports_${RELEASE}
@file(run.tcl) 18: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
@file(run.tcl) 23: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
@file(run.tcl) 29: set rtlDir ../RTL 
@file(run.tcl) 31: set_db init_lib_search_path {. ../../LIB/Nangate45/} 
  Setting attribute of root '/': 'init_lib_search_path' = . ../../LIB/Nangate45/
@file(run.tcl) 32: set_db script_search_path { . ../scripts/} 
  Setting attribute of root '/': 'script_search_path' =  . ../scripts/
@file(run.tcl) 33: set_db init_hdl_search_path {. } 
  Setting attribute of root '/': 'init_hdl_search_path' = . 
@file(run.tcl) 35: set_db max_cpus_per_server 8 
  Setting attribute of root '/': 'max_cpus_per_server' = 8
@file(run.tcl) 37: set_db syn_generic_effort $SYN_EFF 
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(run.tcl) 38: set_db syn_map_effort $MAP_EFF 
  Setting attribute of root '/': 'syn_map_effort' = medium
@file(run.tcl) 39: set_db syn_opt_effort $OPT_EFF 
  Setting attribute of root '/': 'syn_opt_effort' = medium
@file(run.tcl) 41: set_db information_level 9 
  Setting attribute of root '/': 'information_level' = 9
@file(run.tcl) 44: set_db tns_opto true 
  Setting attribute of root '/': 'tns_opto' = true
@file(run.tcl) 45: set_db lp_insert_clock_gating true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(run.tcl) 49: read_mmmc ../scripts/mmmc.tcl
  Setting attribute of root '/': 'is_read_mmmc_flow' = true
Sourcing '../scripts/mmmc.tcl' (Tue Jan 20 15:31:54 IST 2026)...
#@ Begin verbose source ../scripts/mmmc.tcl
@file(mmmc.tcl) 1: create_library_set -name wcl_slow -timing { 
  ../../LIB/gsclib045_v3.5/timing/slow.lib
}
@file(mmmc.tcl) 4: create_library_set -name wcl_fast -timing { 
  ../../LIB/gsclib045_v3.5/timing/fast.lib
}
@file(mmmc.tcl) 7: create_library_set -name wcl_typical -timing { 
  ../../LIB/gsclib045_v3.5/timing/typical.lib
}
@file(mmmc.tcl) 11: create_opcond -name op_cond_wcl_slow    -process 1 -voltage 1.08 -temperature 125
@file(mmmc.tcl) 12: create_opcond -name op_cond_wcl_fast    -process 1 -voltage 1.32 -temperature 0
@file(mmmc.tcl) 13: create_opcond -name op_cond_wcl_typical -process 1 -voltage 1.2 -temperature 25
@file(mmmc.tcl) 15: create_timing_condition -name timing_cond_wcl_slow    -opcond op_cond_wcl_slow    -library_sets { wcl_slow }
@file(mmmc.tcl) 16: create_timing_condition -name timing_cond_wcl_fast    -opcond op_cond_wcl_fast    -library_sets { wcl_fast }
@file(mmmc.tcl) 17: create_timing_condition -name timing_cond_wcl_typical -opcond op_cond_wcl_typical -library_sets { wcl_typical }
@file(mmmc.tcl) 20: create_rc_corner -name rc_corner -cap_table ../../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl
@file(mmmc.tcl) 23: create_delay_corner -name delay_corner_wcl_slow -early_timing_condition timing_cond_wcl_slow \
                    -late_timing_condition timing_cond_wcl_slow -early_rc_corner rc_corner \
                    -late_rc_corner rc_corner
@file(mmmc.tcl) 27: create_delay_corner -name delay_corner_wcl_fast -early_timing_condition timing_cond_wcl_fast \
                    -late_timing_condition timing_cond_wcl_fast -early_rc_corner rc_corner \
                    -late_rc_corner rc_corner
@file(mmmc.tcl) 31: create_delay_corner -name delay_corner_wcl_typical -early_timing_condition timing_cond_wcl_typical \
                    -late_timing_condition timing_cond_wcl_typical -early_rc_corner rc_corner \
                    -late_rc_corner rc_corner
@file(mmmc.tcl) 35: create_constraint_mode -name functional_wcl_slow -sdc_files { \
   ../simple_alu_slow.sdc
}
            Reading file '/home/shadab/shadab/genus_flow/ALU/work/../simple_alu_slow.sdc'
@file(mmmc.tcl) 39: create_constraint_mode -name functional_wcl_fast -sdc_files { \
   ../simple_alu_fast.sdc

}
            Reading file '/home/shadab/shadab/genus_flow/ALU/work/../simple_alu_fast.sdc'
@file(mmmc.tcl) 44: create_constraint_mode -name functional_wcl_typical -sdc_files { \
   ../simple_alu_typical.sdc
}
            Reading file '/home/shadab/shadab/genus_flow/ALU/work/../simple_alu_typical.sdc'
@file(mmmc.tcl) 48: create_analysis_view -name view_wcl_slow -constraint_mode functional_wcl_slow -delay_corner delay_corner_wcl_slow
@file(mmmc.tcl) 49: create_analysis_view -name view_wcl_fast -constraint_mode functional_wcl_fast -delay_corner delay_corner_wcl_fast
@file(mmmc.tcl) 50: create_analysis_view -name view_wcl_typical -constraint_mode functional_wcl_typical -delay_corner delay_corner_wcl_typical
@file(mmmc.tcl) 52: set_analysis_view -setup { view_wcl_slow view_wcl_fast view_wcl_typical }

Threads Configured:3
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /home/shadab/shadab/genus_flow/ALU/work/../../LIB/gsclib045_v3.5/timing/slow.lib, Line 8)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/shadab/shadab/genus_flow/ALU/work/../../LIB/gsclib045_v3.5/timing/slow.lib, Line 32486)

  Message Summary for Library slow.lib:
  *************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  *************************************
 
            Reading file '/home/shadab/shadab/genus_flow/ALU/work/../../LIB/gsclib045_v3.5/timing/slow.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/ADDFHX2'.
        : Specify a valid area value for the libcell.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/ADDFHX4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/ADDFHXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/ADDFXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/ADDHX2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/ADDHXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND2X4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND2X6'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND2XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND3X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND3X8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND3XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND4X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND4X4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND4X8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND4XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AO21X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AO21X2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AO21XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AO22X1'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-43'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX4' has invalid (or complex) clock function.
        : The sequential cell cannot be inferred because its clock function is unknown.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX1' has invalid (or complex) clock function.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
        : Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-170'.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:timing_cond_wcl_slow'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFXL'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-155'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'CLKMX2X12'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X4'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
  Library has 324 usable logic and 126 usable sequential lib-cells.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 477, Unusable cells: 9.
	List of unusable cells: 'HOLDX1 TLATNSRX4 TLATNSRXL TLATSRX2 TLATSRX4 TLATNSRX2 TLATSRX1 TLATSRXL TLATNSRX1 .'
        : For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.
#@ End verbose source ../scripts/mmmc.tcl
@file(run.tcl) 51: read_physical -lefs { \
   ../../LEF/gsclib045_v3.5/lef/gsclib045_tech.lef
}

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : None of the loaded LEF files have MACRO statements. [PHYS-20]
        : Make sure the LEF file containing MACRO statement was not missed.
        : The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that only the technology LEF file was loaded. Load all the associated LEF files.
@file(run.tcl) 58: read_hdl "../simple_alu.v"
            Reading Verilog file '../simple_alu.v'
            Reading Verilog file '/home/shadab/shadab/TCL/full_adder.v'
            Reading Verilog file '/home/shadab/shadab/TCL/rca_bit_32.v'
            Reading Verilog file '/home/shadab/shadab/TCL/full_adder.v'
module full_adder(a,b,cin,sum,cout);
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'full_adder' with Verilog module in file '/home/shadab/shadab/TCL/full_adder.v' on line 3, column 17.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
       configuration
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
@file(run.tcl) 59: elaborate $DESIGN
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 477, Unusable cells: 9.
	List of unusable cells: 'HOLDX1 TLATNSRX4 TLATNSRXL TLATSRX2 TLATSRX4 TLATNSRX2 TLATSRX1 TLATSRXL TLATNSRX1 .'
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'simple_alu' from file '../simple_alu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'rca_bit_32' from file '/home/shadab/shadab/TCL/rca_bit_32.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'full_adder' from file '/home/shadab/shadab/TCL/full_adder.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'simple_alu' in file '../simple_alu.v' on line 25.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 18 in the file '../simple_alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 18 in the file '../simple_alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=32 B=1 Z=1) at line 35 in the file '../simple_alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=32 B=1 Z=1) at line 35 in the file '../simple_alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'simple_alu'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: simple_alu, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: simple_alu, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(run.tcl) 62: init_design

Threads Configured:3
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /home/shadab/shadab/genus_flow/ALU/work/../../LIB/gsclib045_v3.5/timing/fast.lib, Line 8)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/shadab/shadab/genus_flow/ALU/work/../../LIB/gsclib045_v3.5/timing/fast.lib, Line 32486)

  Message Summary for Library fast.lib:
  *************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  *************************************
 
            Reading file '/home/shadab/shadab/genus_flow/ALU/work/../../LIB/gsclib045_v3.5/timing/fast.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, 0.000000) in library 'fast.lib'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/ADDFHX2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/ADDFHX4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/ADDFHXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/ADDFXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/ADDHX2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/ADDHXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND2X4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND2X6'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND2XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND3X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND3X8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND3XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND4X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND4X4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND4X8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND4XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AO21X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AO21X2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AO21XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AO22X1'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX1' has invalid (or complex) clock function.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'CLKMX2X12'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X4'.
  Library has 324 usable logic and 126 usable sequential lib-cells.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'fast.lib', Total cells: 477, Unusable cells: 9.
	List of unusable cells: 'HOLDX1 TLATNSRX4 TLATNSRXL TLATSRX2 TLATSRX4 TLATNSRX2 TLATSRX1 TLATSRXL TLATNSRX1 .'
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'ADDFHX2' was marked 'avoid' because there was no physical data in the LEF file.
        : To prevent the library cell from being set to 'avoid', set attribute 'lib_lef_consistency_check_enable' to 'false'.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'ADDFHX4' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'ADDFHXL' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'ADDFXL' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'ADDHX2' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'ADDHXL' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AND2X4' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AND2X6' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AND2XL' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AND3X1' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AND3X8' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AND3XL' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AND4X1' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AND4X4' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AND4X8' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AND4XL' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AO21X1' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AO21X2' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AO21XL' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'AO22X1' was marked 'avoid' because there was no physical data in the LEF file.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-103'.

Threads Configured:3
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /home/shadab/shadab/genus_flow/ALU/work/../../LIB/gsclib045_v3.5/timing/typical.lib, Line 8)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/shadab/shadab/genus_flow/ALU/work/../../LIB/gsclib045_v3.5/timing/typical.lib, Line 32486)

  Message Summary for Library typical.lib:
  ****************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  ****************************************
 
            Reading file '/home/shadab/shadab/genus_flow/ALU/work/../../LIB/gsclib045_v3.5/timing/typical.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'typical.lib'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/ADDFHX2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/ADDFHX4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/ADDFHXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/ADDFXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/ADDHX2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/ADDHXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AND2X4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AND2X6'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AND2XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AND3X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AND3X8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AND3XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AND4X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AND4X4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AND4X8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AND4XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AO21X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AO21X2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AO21XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'typical/AO22X1'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX1' has invalid (or complex) clock function.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
  Library has 0 usable logic and 0 usable sequential lib-cells.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'fast.lib', Total cells: 477, Unusable cells: 477.
	List of unusable cells: 'ADDFHX2 ADDFHX4 ADDFHXL ADDFXL ADDHX2 ADDHXL AND2X4 AND2X6 AND2XL AND3X1 AND3X8 AND3XL AND4X1 AND4X4 AND4X8 AND4XL AO21X1 AO21X2 AO21XL AO22X1 AO22X2 AO22XL AOI211X2 AOI211X4 AOI21X1 AOI21XL AOI221X4 AOI221XL AOI222XL AOI22X2 AOI22X4 AOI22XL AOI2BB1X2 AOI2BB1X4 AOI2BB1XL AOI2BB2X2 AOI2BB2XL AOI31X2 AOI32X2 AOI32X4 AOI32XL AOI33X1 AOI33X2 AOI33X4 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKAND2X2 CLKAND2X6 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKMX2X12 CLKXOR2X1 CLKXOR2X4 DFFHQX1 DFFHQX2 DFFNSRX2 DFFQX1 DFFQX2 DFFQX4 DFFRHQX2 DFFRX1 DFFRX4 DFFRXL DFFSHQX2 DFFSHQX4 DFFSHQX8 DFFSRHQX1 DFFSRHQX2 DFFSRX1 DFFSRXL DFFTRX2 DFFX1 DFFX2 DLY1X4 DLY2X4 DLY3X4 EDFFHQX2 EDFFTRX1 EDFFTRX4 EDFFX1 EDFFX4 HOLDX1 INVX1 INVX12 INVX2 INVX3 MDFFHQX8 MX2X1 MX2X2 MX2X4 MX2X6 MX2XL MX3X1 MX3X2 MX3X4 MX4X4 MXI2X1 MXI2X6 MXI2XL MXI3X1 MXI3X4 MXI4X2 MXI4XL NAND2BX1 NAND2BX2 NAND2BXL NAND2X6 NAND3BX4 NAND3BXL NAND3X1 NAND3X4 NAND3X6 NAND3XL NAND4BBX2 NAND4BBXL NAND4X2 NAND4X6 NOR2BX1 NOR2BX2 NOR2BX4 NOR2BXL NOR2X1 NOR2X2 NOR2X4 NOR2X6 NOR2XL NOR3BX1 NOR3BX2 NOR3BXL NOR3X1 NOR4BBX2 NOR4BBX4 NOR4BBXL NOR4X2 NOR4X6 OA21X1 OA22X1 OA22X2 OAI211X2 OAI211X4 OAI21X4 OAI21XL OAI221XL OAI222X2 OAI222X4 OAI22X1 OAI22X2 OAI2BB1X2 OAI2BB2X1 OAI2BB2XL OAI31XL OAI32XL OAI33X1 OAI33X2 OAI33XL OR2XL OR3X2 OR3X4 OR4X4 OR4X6 OR4X8 OR4XL SDFFHQX8 SDFFNSRX2 SDFFNSRXL SDFFQX1 SDFFRHQX1 SDFFRHQX4 SDFFRX1 SDFFRX2 SDFFRXL SDFFSHQX1 SDFFSRHQX1 SDFFSRHQX2 SDFFSRHQX4 SDFFSRX1 SDFFSRX4 SDFFSX1 SDFFSXL SDFFTRX1 SDFFTRX2 SDFFTRX4 SDFFTRXL SDFFX1 SEDFFHQX2 SEDFFHQX8 SEDFFTRX2 SEDFFTRX4 SEDFFTRXL SEDFFX2 SEDFFXL SMDFFHQX1 SMDFFHQX2 SMDFFHQX4 SMDFFHQX8 TBUFX16 TBUFX3 TBUFX6 TBUFX8 TBUFXL TIELO TLATNCAX12 TLATNCAX2 TLATNCAX20 TLATNCAX6 TLATNSRX4 TLATNSRXL TLATNTSCAX16 TLATNTSCAX4 TLATNTSCAX8 TLATNX2 TLATNXL TLATSRX2 TLATSRX4 TLATX2 TLATXL XNOR2X1 XNOR2X2 XNOR2X4 XNOR2XL XOR2X1 XOR2X2 XOR2X4 XOR2XL ACHCONX2 ADDFX2 ADDFX4 ADDHX1 AND3X4 AND3X6 AO22X4 AOI21X4 AOI221X1 AOI222X2 AOI2BB2X1 AOI2BB2X4 AOI31X1 AOI32X1 BMXIX2 BUFX8 CLKAND2X12 CLKAND2X3 CLKBUFX3 CLKINVX8 CLKMX2X6 CLKXOR2X2 DFFNSRX1 DFFNSRXL DFFRHQX1 DFFRHQX4 DFFRX2 DFFSRHQX4 DFFSRX2 DFFSX4 DFFSXL DFFTRX1 DFFTRX4 DFFX4 DLY1X1 DLY4X1 EDFFHQX1 EDFFX2 EDFFXL INVX20 INVX4 MDFFHQX1 MDFFHQX2 MDFFHQX4 MX4X1 MX4X2 MX4XL MXI2X2 MXI3X2 MXI3XL MXI4X4 NAND2BX4 NAND2X4 NAND2XL NAND3X2 NAND4BBX4 NAND4BX4 NAND4X4 NAND4X8 NOR3X6 NOR4BBX1 NOR4BX2 NOR4BX4 OA22X4 OAI21X1 OAI221X4 OAI222X1 OAI22X4 OAI2BB1X1 OAI2BB1X4 OAI2BB2X4 OAI31X4 OAI32X4 OR2X4 OR2X6 OR2X8 OR3X1 OR3X8 SDFFHQX1 SDFFHQX2 SDFFQX4 SDFFQXL SDFFRHQX8 SDFFRX4 SDFFSHQX2 SDFFSRX2 SDFFSX2 SDFFX2 SDFFX4 SDFFXL TBUFX12 TBUFX20 TBUFX4 TLATNCAX16 TLATNSRX2 TLATNTSCAX12 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX6 TLATNX4 TLATSRX1 TLATSRXL TLATX1 XNOR3X1 XNOR3XL AND2X1 AO21X4 AOI211X1 AOI21X2 AOI221X2 AOI222X1 AOI222X4 AOI2BB1X1 AOI31XL AOI33XL BMXIX4 BUFX6 CLKAND2X8 CLKMX2X2 CLKMX2X3 CLKMX2X4 DFFQXL DFFRHQX8 DFFSRX4 DFFSX1 DFFTRXL DFFXL DLY2X1 DLY3X1 DLY4X4 EDFFHQX8 INVX6 MX3XL NAND2X2 NAND2X8 NAND3BX1 NAND3X8 NAND4BX2 NAND4BXL NAND4X1 NAND4XL NOR3BX4 NOR3X2 NOR4X1 NOR4XL OA21X2 OA21XL OAI21X2 OAI221X1 OAI22XL OAI2BB1XL OAI2BB2X2 OAI31X2 OAI32X2 OAI33X4 OR4X1 SDFFHQX4 SDFFNSRX1 SDFFNSRX4 SDFFRHQX2 SDFFSHQX4 SDFFSHQX8 SDFFSRHQX8 SEDFFTRX1 SEDFFX1 TBUFX2 TLATNCAX4 TLATNX1 TLATX4 ADDFHX1 ADDFX1 ADDHX4 AND2X2 AND2X8 AND3X2 AND4X2 AND4X6 AOI211XL AOI22X1 DFFSHQX1 DFFSRHQX8 EDFFTRXL INVX16 INVX8 MX2X8 NAND2X1 NAND3BX2 NOR2X8 NOR3XL NOR4BX1 NOR4X8 OAI211X1 OAI31X1 OAI32X1 OR2X1 OR2X2 OR4X2 SDFFSRXL SDFFSX4 TIEHI TLATNCAX3 TLATNCAX8 TLATNSRX1 TLATNTSCAX3 XOR3XL AOI31X4 DFFHQX8 EDFFHQX4 INVXL MXI2X8 MXI4X1 NAND4BX1 OA21X4 OAI221X2 OR3X6 OR3XL SDFFQX2 SEDFFHQX4 SEDFFX4 TBUFX1 CLKXOR2X8 MXI2X4 NAND4BBX1 NOR3X8 NOR4BXL NOR4X4 OA22XL OAI222XL XOR3X1 CLKMX2X8 DFFHQX4 NOR3X4 EDFFTRX2 SEDFFHQX1 CLKAND2X4 OAI211XL .'
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'CLKMX2X12'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X4'.
  Library has 324 usable logic and 126 usable sequential lib-cells.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'typical.lib', Total cells: 477, Unusable cells: 9.
	List of unusable cells: 'HOLDX1 TLATNSRX4 TLATNSRXL TLATSRX2 TLATSRX4 TLATNSRX2 TLATSRX1 TLATSRXL TLATNSRX1 .'
  Library has 0 usable logic and 0 usable sequential lib-cells.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'typical.lib', Total cells: 477, Unusable cells: 477.
	List of unusable cells: 'ADDFHX2 ADDFHX4 ADDFHXL ADDFXL ADDHX2 ADDHXL AND2X4 AND2X6 AND2XL AND3X1 AND3X8 AND3XL AND4X1 AND4X4 AND4X8 AND4XL AO21X1 AO21X2 AO21XL AO22X1 AO22X2 AO22XL AOI211X2 AOI211X4 AOI21X1 AOI21XL AOI221X4 AOI221XL AOI222XL AOI22X2 AOI22X4 AOI22XL AOI2BB1X2 AOI2BB1X4 AOI2BB1XL AOI2BB2X2 AOI2BB2XL AOI31X2 AOI32X2 AOI32X4 AOI32XL AOI33X1 AOI33X2 AOI33X4 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKAND2X2 CLKAND2X6 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKMX2X12 CLKXOR2X1 CLKXOR2X4 DFFHQX1 DFFHQX2 DFFNSRX2 DFFQX1 DFFQX2 DFFQX4 DFFRHQX2 DFFRX1 DFFRX4 DFFRXL DFFSHQX2 DFFSHQX4 DFFSHQX8 DFFSRHQX1 DFFSRHQX2 DFFSRX1 DFFSRXL DFFTRX2 DFFX1 DFFX2 DLY1X4 DLY2X4 DLY3X4 EDFFHQX2 EDFFTRX1 EDFFTRX4 EDFFX1 EDFFX4 HOLDX1 INVX1 INVX12 INVX2 INVX3 MDFFHQX8 MX2X1 MX2X2 MX2X4 MX2X6 MX2XL MX3X1 MX3X2 MX3X4 MX4X4 MXI2X1 MXI2X6 MXI2XL MXI3X1 MXI3X4 MXI4X2 MXI4XL NAND2BX1 NAND2BX2 NAND2BXL NAND2X6 NAND3BX4 NAND3BXL NAND3X1 NAND3X4 NAND3X6 NAND3XL NAND4BBX2 NAND4BBXL NAND4X2 NAND4X6 NOR2BX1 NOR2BX2 NOR2BX4 NOR2BXL NOR2X1 NOR2X2 NOR2X4 NOR2X6 NOR2XL NOR3BX1 NOR3BX2 NOR3BXL NOR3X1 NOR4BBX2 NOR4BBX4 NOR4BBXL NOR4X2 NOR4X6 OA21X1 OA22X1 OA22X2 OAI211X2 OAI211X4 OAI21X4 OAI21XL OAI221XL OAI222X2 OAI222X4 OAI22X1 OAI22X2 OAI2BB1X2 OAI2BB2X1 OAI2BB2XL OAI31XL OAI32XL OAI33X1 OAI33X2 OAI33XL OR2XL OR3X2 OR3X4 OR4X4 OR4X6 OR4X8 OR4XL SDFFHQX8 SDFFNSRX2 SDFFNSRXL SDFFQX1 SDFFRHQX1 SDFFRHQX4 SDFFRX1 SDFFRX2 SDFFRXL SDFFSHQX1 SDFFSRHQX1 SDFFSRHQX2 SDFFSRHQX4 SDFFSRX1 SDFFSRX4 SDFFSX1 SDFFSXL SDFFTRX1 SDFFTRX2 SDFFTRX4 SDFFTRXL SDFFX1 SEDFFHQX2 SEDFFHQX8 SEDFFTRX2 SEDFFTRX4 SEDFFTRXL SEDFFX2 SEDFFXL SMDFFHQX1 SMDFFHQX2 SMDFFHQX4 SMDFFHQX8 TBUFX16 TBUFX3 TBUFX6 TBUFX8 TBUFXL TIELO TLATNCAX12 TLATNCAX2 TLATNCAX20 TLATNCAX6 TLATNSRX4 TLATNSRXL TLATNTSCAX16 TLATNTSCAX4 TLATNTSCAX8 TLATNX2 TLATNXL TLATSRX2 TLATSRX4 TLATX2 TLATXL XNOR2X1 XNOR2X2 XNOR2X4 XNOR2XL XOR2X1 XOR2X2 XOR2X4 XOR2XL ACHCONX2 ADDFX2 ADDFX4 ADDHX1 AND3X4 AND3X6 AO22X4 AOI21X4 AOI221X1 AOI222X2 AOI2BB2X1 AOI2BB2X4 AOI31X1 AOI32X1 BMXIX2 BUFX8 CLKAND2X12 CLKAND2X3 CLKBUFX3 CLKINVX8 CLKMX2X6 CLKXOR2X2 DFFNSRX1 DFFNSRXL DFFRHQX1 DFFRHQX4 DFFRX2 DFFSRHQX4 DFFSRX2 DFFSX4 DFFSXL DFFTRX1 DFFTRX4 DFFX4 DLY1X1 DLY4X1 EDFFHQX1 EDFFX2 EDFFXL INVX20 INVX4 MDFFHQX1 MDFFHQX2 MDFFHQX4 MX4X1 MX4X2 MX4XL MXI2X2 MXI3X2 MXI3XL MXI4X4 NAND2BX4 NAND2X4 NAND2XL NAND3X2 NAND4BBX4 NAND4BX4 NAND4X4 NAND4X8 NOR3X6 NOR4BBX1 NOR4BX2 NOR4BX4 OA22X4 OAI21X1 OAI221X4 OAI222X1 OAI22X4 OAI2BB1X1 OAI2BB1X4 OAI2BB2X4 OAI31X4 OAI32X4 OR2X4 OR2X6 OR2X8 OR3X1 OR3X8 SDFFHQX1 SDFFHQX2 SDFFQX4 SDFFQXL SDFFRHQX8 SDFFRX4 SDFFSHQX2 SDFFSRX2 SDFFSX2 SDFFX2 SDFFX4 SDFFXL TBUFX12 TBUFX20 TBUFX4 TLATNCAX16 TLATNSRX2 TLATNTSCAX12 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX6 TLATNX4 TLATSRX1 TLATSRXL TLATX1 XNOR3X1 XNOR3XL AND2X1 AO21X4 AOI211X1 AOI21X2 AOI221X2 AOI222X1 AOI222X4 AOI2BB1X1 AOI31XL AOI33XL BMXIX4 BUFX6 CLKAND2X8 CLKMX2X2 CLKMX2X3 CLKMX2X4 DFFQXL DFFRHQX8 DFFSRX4 DFFSX1 DFFTRXL DFFXL DLY2X1 DLY3X1 DLY4X4 EDFFHQX8 INVX6 MX3XL NAND2X2 NAND2X8 NAND3BX1 NAND3X8 NAND4BX2 NAND4BXL NAND4X1 NAND4XL NOR3BX4 NOR3X2 NOR4X1 NOR4XL OA21X2 OA21XL OAI21X2 OAI221X1 OAI22XL OAI2BB1XL OAI2BB2X2 OAI31X2 OAI32X2 OAI33X4 OR4X1 SDFFHQX4 SDFFNSRX1 SDFFNSRX4 SDFFRHQX2 SDFFSHQX4 SDFFSHQX8 SDFFSRHQX8 SEDFFTRX1 SEDFFX1 TBUFX2 TLATNCAX4 TLATNX1 TLATX4 ADDFHX1 ADDFX1 ADDHX4 AND2X2 AND2X8 AND3X2 AND4X2 AND4X6 AOI211XL AOI22X1 DFFSHQX1 DFFSRHQX8 EDFFTRXL INVX16 INVX8 MX2X8 NAND2X1 NAND3BX2 NOR2X8 NOR3XL NOR4BX1 NOR4X8 OAI211X1 OAI31X1 OAI32X1 OR2X1 OR2X2 OR4X2 SDFFSRXL SDFFSX4 TIEHI TLATNCAX3 TLATNCAX8 TLATNSRX1 TLATNTSCAX3 XOR3XL AOI31X4 DFFHQX8 EDFFHQX4 INVXL MXI2X8 MXI4X1 NAND4BX1 OA21X4 OAI221X2 OR3X6 OR3XL SDFFQX2 SEDFFHQX4 SEDFFX4 TBUFX1 CLKXOR2X8 MXI2X4 NAND4BBX1 NOR3X8 NOR4BXL NOR4X4 OA22XL OAI222XL XOR3X1 CLKMX2X8 DFFHQX4 NOR3X4 EDFFTRX2 SEDFFHQX1 CLKAND2X4 OAI211XL .'
Started checking and loading power intent for design simple_alu...
==================================================================
No power intent for design 'simple_alu'.
Completed checking and loading power intent for design simple_alu (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=======================================================================================================================
#
# Reading SDC ../simple_alu_slow.sdc for view:view_wcl_slow (constraint_mode:functional_wcl_slow)
#
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'VIR_CLK'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC ../simple_alu_fast.sdc for view:view_wcl_fast (constraint_mode:functional_wcl_fast)
#
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'VIR_CLK'.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC ../simple_alu_typical.sdc for view:view_wcl_typical (constraint_mode:functional_wcl_typical)
#
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'VIR_CLK'.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)

  According to cap_table_file, there are total 11 routing layers [ V(5) / H(6) ]


  According to cap_table_file, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M1' in lef is '0.054', minimum width of layer 'M1' in cap table is '0.045'.
        : Compare the layer MinWidth of the cap_table_file with the MinWidth (WIDTH) of the corresponding layer in LEF. Set the attribute 'shrink_factor' to adjust the MinWidth layer value in the captable file
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M2' in lef is '0.072', minimum width of layer 'M2' in cap table is '0.045'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M3' in lef is '0.072', minimum width of layer 'M3' in cap table is '0.045'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M4' in lef is '0.072', minimum width of layer 'M4' in cap table is '0.045'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M5' in lef is '0.072', minimum width of layer 'M5' in cap table is '0.045'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M6' in lef is '0.072', minimum width of layer 'M6' in cap table is '0.045'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M7' in lef is '0.072', minimum width of layer 'M7' in cap table is '0.09'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M8' in lef is '0.072', minimum width of layer 'M8' in cap table is '0.09'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M9' in lef is '0.072', minimum width of layer 'M9' in cap table is '0.18'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M11' in lef is '0.198', minimum width of layer 'M11' in cap table is '1.8'.
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(run.tcl) 63: time_info init_design
stamp 'init_design' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:39 (Jan20) |  161.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:17) |  00:00:05(00:00:17) | 100.0(100.0) |   15:31:56 (Jan20) |  318.0 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 64: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'simple_alu'

No empty modules in design 'simple_alu'

  Done Checking the design.
@file(run.tcl) 74: syn_generic
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 477, Unusable cells: 9.
	List of unusable cells: 'HOLDX1 TLATNSRX4 TLATNSRXL TLATSRX2 TLATSRX4 TLATNSRX2 TLATSRX1 TLATSRXL TLATNSRX1 .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'fast.lib', Total cells: 477, Unusable cells: 477.
	List of unusable cells: 'ADDFHX2 ADDFHX4 ADDFHXL ADDFXL ADDHX2 ADDHXL AND2X4 AND2X6 AND2XL AND3X1 AND3X8 AND3XL AND4X1 AND4X4 AND4X8 AND4XL AO21X1 AO21X2 AO21XL AO22X1 AO22X2 AO22XL AOI211X2 AOI211X4 AOI21X1 AOI21XL AOI221X4 AOI221XL AOI222XL AOI22X2 AOI22X4 AOI22XL AOI2BB1X2 AOI2BB1X4 AOI2BB1XL AOI2BB2X2 AOI2BB2XL AOI31X2 AOI32X2 AOI32X4 AOI32XL AOI33X1 AOI33X2 AOI33X4 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKAND2X2 CLKAND2X6 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKMX2X12 CLKXOR2X1 CLKXOR2X4 DFFHQX1 DFFHQX2 DFFNSRX2 DFFQX1 DFFQX2 DFFQX4 DFFRHQX2 DFFRX1 DFFRX4 DFFRXL DFFSHQX2 DFFSHQX4 DFFSHQX8 DFFSRHQX1 DFFSRHQX2 DFFSRX1 DFFSRXL DFFTRX2 DFFX1 DFFX2 DLY1X4 DLY2X4 DLY3X4 EDFFHQX2 EDFFTRX1 EDFFTRX4 EDFFX1 EDFFX4 HOLDX1 INVX1 INVX12 INVX2 INVX3 MDFFHQX8 MX2X1 MX2X2 MX2X4 MX2X6 MX2XL MX3X1 MX3X2 MX3X4 MX4X4 MXI2X1 MXI2X6 MXI2XL MXI3X1 MXI3X4 MXI4X2 MXI4XL NAND2BX1 NAND2BX2 NAND2BXL NAND2X6 NAND3BX4 NAND3BXL NAND3X1 NAND3X4 NAND3X6 NAND3XL NAND4BBX2 NAND4BBXL NAND4X2 NAND4X6 NOR2BX1 NOR2BX2 NOR2BX4 NOR2BXL NOR2X1 NOR2X2 NOR2X4 NOR2X6 NOR2XL NOR3BX1 NOR3BX2 NOR3BXL NOR3X1 NOR4BBX2 NOR4BBX4 NOR4BBXL NOR4X2 NOR4X6 OA21X1 OA22X1 OA22X2 OAI211X2 OAI211X4 OAI21X4 OAI21XL OAI221XL OAI222X2 OAI222X4 OAI22X1 OAI22X2 OAI2BB1X2 OAI2BB2X1 OAI2BB2XL OAI31XL OAI32XL OAI33X1 OAI33X2 OAI33XL OR2XL OR3X2 OR3X4 OR4X4 OR4X6 OR4X8 OR4XL SDFFHQX8 SDFFNSRX2 SDFFNSRXL SDFFQX1 SDFFRHQX1 SDFFRHQX4 SDFFRX1 SDFFRX2 SDFFRXL SDFFSHQX1 SDFFSRHQX1 SDFFSRHQX2 SDFFSRHQX4 SDFFSRX1 SDFFSRX4 SDFFSX1 SDFFSXL SDFFTRX1 SDFFTRX2 SDFFTRX4 SDFFTRXL SDFFX1 SEDFFHQX2 SEDFFHQX8 SEDFFTRX2 SEDFFTRX4 SEDFFTRXL SEDFFX2 SEDFFXL SMDFFHQX1 SMDFFHQX2 SMDFFHQX4 SMDFFHQX8 TBUFX16 TBUFX3 TBUFX6 TBUFX8 TBUFXL TIELO TLATNCAX12 TLATNCAX2 TLATNCAX20 TLATNCAX6 TLATNSRX4 TLATNSRXL TLATNTSCAX16 TLATNTSCAX4 TLATNTSCAX8 TLATNX2 TLATNXL TLATSRX2 TLATSRX4 TLATX2 TLATXL XNOR2X1 XNOR2X2 XNOR2X4 XNOR2XL XOR2X1 XOR2X2 XOR2X4 XOR2XL ACHCONX2 ADDFX2 ADDFX4 ADDHX1 AND3X4 AND3X6 AO22X4 AOI21X4 AOI221X1 AOI222X2 AOI2BB2X1 AOI2BB2X4 AOI31X1 AOI32X1 BMXIX2 BUFX8 CLKAND2X12 CLKAND2X3 CLKBUFX3 CLKINVX8 CLKMX2X6 CLKXOR2X2 DFFNSRX1 DFFNSRXL DFFRHQX1 DFFRHQX4 DFFRX2 DFFSRHQX4 DFFSRX2 DFFSX4 DFFSXL DFFTRX1 DFFTRX4 DFFX4 DLY1X1 DLY4X1 EDFFHQX1 EDFFX2 EDFFXL INVX20 INVX4 MDFFHQX1 MDFFHQX2 MDFFHQX4 MX4X1 MX4X2 MX4XL MXI2X2 MXI3X2 MXI3XL MXI4X4 NAND2BX4 NAND2X4 NAND2XL NAND3X2 NAND4BBX4 NAND4BX4 NAND4X4 NAND4X8 NOR3X6 NOR4BBX1 NOR4BX2 NOR4BX4 OA22X4 OAI21X1 OAI221X4 OAI222X1 OAI22X4 OAI2BB1X1 OAI2BB1X4 OAI2BB2X4 OAI31X4 OAI32X4 OR2X4 OR2X6 OR2X8 OR3X1 OR3X8 SDFFHQX1 SDFFHQX2 SDFFQX4 SDFFQXL SDFFRHQX8 SDFFRX4 SDFFSHQX2 SDFFSRX2 SDFFSX2 SDFFX2 SDFFX4 SDFFXL TBUFX12 TBUFX20 TBUFX4 TLATNCAX16 TLATNSRX2 TLATNTSCAX12 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX6 TLATNX4 TLATSRX1 TLATSRXL TLATX1 XNOR3X1 XNOR3XL AND2X1 AO21X4 AOI211X1 AOI21X2 AOI221X2 AOI222X1 AOI222X4 AOI2BB1X1 AOI31XL AOI33XL BMXIX4 BUFX6 CLKAND2X8 CLKMX2X2 CLKMX2X3 CLKMX2X4 DFFQXL DFFRHQX8 DFFSRX4 DFFSX1 DFFTRXL DFFXL DLY2X1 DLY3X1 DLY4X4 EDFFHQX8 INVX6 MX3XL NAND2X2 NAND2X8 NAND3BX1 NAND3X8 NAND4BX2 NAND4BXL NAND4X1 NAND4XL NOR3BX4 NOR3X2 NOR4X1 NOR4XL OA21X2 OA21XL OAI21X2 OAI221X1 OAI22XL OAI2BB1XL OAI2BB2X2 OAI31X2 OAI32X2 OAI33X4 OR4X1 SDFFHQX4 SDFFNSRX1 SDFFNSRX4 SDFFRHQX2 SDFFSHQX4 SDFFSHQX8 SDFFSRHQX8 SEDFFTRX1 SEDFFX1 TBUFX2 TLATNCAX4 TLATNX1 TLATX4 ADDFHX1 ADDFX1 ADDHX4 AND2X2 AND2X8 AND3X2 AND4X2 AND4X6 AOI211XL AOI22X1 DFFSHQX1 DFFSRHQX8 EDFFTRXL INVX16 INVX8 MX2X8 NAND2X1 NAND3BX2 NOR2X8 NOR3XL NOR4BX1 NOR4X8 OAI211X1 OAI31X1 OAI32X1 OR2X1 OR2X2 OR4X2 SDFFSRXL SDFFSX4 TIEHI TLATNCAX3 TLATNCAX8 TLATNSRX1 TLATNTSCAX3 XOR3XL AOI31X4 DFFHQX8 EDFFHQX4 INVXL MXI2X8 MXI4X1 NAND4BX1 OA21X4 OAI221X2 OR3X6 OR3XL SDFFQX2 SEDFFHQX4 SEDFFX4 TBUFX1 CLKXOR2X8 MXI2X4 NAND4BBX1 NOR3X8 NOR4BXL NOR4X4 OA22XL OAI222XL XOR3X1 CLKMX2X8 DFFHQX4 NOR3X4 EDFFTRX2 SEDFFHQX1 CLKAND2X4 OAI211XL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'typical.lib', Total cells: 477, Unusable cells: 477.
	List of unusable cells: 'ADDFHX2 ADDFHX4 ADDFHXL ADDFXL ADDHX2 ADDHXL AND2X4 AND2X6 AND2XL AND3X1 AND3X8 AND3XL AND4X1 AND4X4 AND4X8 AND4XL AO21X1 AO21X2 AO21XL AO22X1 AO22X2 AO22XL AOI211X2 AOI211X4 AOI21X1 AOI21XL AOI221X4 AOI221XL AOI222XL AOI22X2 AOI22X4 AOI22XL AOI2BB1X2 AOI2BB1X4 AOI2BB1XL AOI2BB2X2 AOI2BB2XL AOI31X2 AOI32X2 AOI32X4 AOI32XL AOI33X1 AOI33X2 AOI33X4 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKAND2X2 CLKAND2X6 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKMX2X12 CLKXOR2X1 CLKXOR2X4 DFFHQX1 DFFHQX2 DFFNSRX2 DFFQX1 DFFQX2 DFFQX4 DFFRHQX2 DFFRX1 DFFRX4 DFFRXL DFFSHQX2 DFFSHQX4 DFFSHQX8 DFFSRHQX1 DFFSRHQX2 DFFSRX1 DFFSRXL DFFTRX2 DFFX1 DFFX2 DLY1X4 DLY2X4 DLY3X4 EDFFHQX2 EDFFTRX1 EDFFTRX4 EDFFX1 EDFFX4 HOLDX1 INVX1 INVX12 INVX2 INVX3 MDFFHQX8 MX2X1 MX2X2 MX2X4 MX2X6 MX2XL MX3X1 MX3X2 MX3X4 MX4X4 MXI2X1 MXI2X6 MXI2XL MXI3X1 MXI3X4 MXI4X2 MXI4XL NAND2BX1 NAND2BX2 NAND2BXL NAND2X6 NAND3BX4 NAND3BXL NAND3X1 NAND3X4 NAND3X6 NAND3XL NAND4BBX2 NAND4BBXL NAND4X2 NAND4X6 NOR2BX1 NOR2BX2 NOR2BX4 NOR2BXL NOR2X1 NOR2X2 NOR2X4 NOR2X6 NOR2XL NOR3BX1 NOR3BX2 NOR3BXL NOR3X1 NOR4BBX2 NOR4BBX4 NOR4BBXL NOR4X2 NOR4X6 OA21X1 OA22X1 OA22X2 OAI211X2 OAI211X4 OAI21X4 OAI21XL OAI221XL OAI222X2 OAI222X4 OAI22X1 OAI22X2 OAI2BB1X2 OAI2BB2X1 OAI2BB2XL OAI31XL OAI32XL OAI33X1 OAI33X2 OAI33XL OR2XL OR3X2 OR3X4 OR4X4 OR4X6 OR4X8 OR4XL SDFFHQX8 SDFFNSRX2 SDFFNSRXL SDFFQX1 SDFFRHQX1 SDFFRHQX4 SDFFRX1 SDFFRX2 SDFFRXL SDFFSHQX1 SDFFSRHQX1 SDFFSRHQX2 SDFFSRHQX4 SDFFSRX1 SDFFSRX4 SDFFSX1 SDFFSXL SDFFTRX1 SDFFTRX2 SDFFTRX4 SDFFTRXL SDFFX1 SEDFFHQX2 SEDFFHQX8 SEDFFTRX2 SEDFFTRX4 SEDFFTRXL SEDFFX2 SEDFFXL SMDFFHQX1 SMDFFHQX2 SMDFFHQX4 SMDFFHQX8 TBUFX16 TBUFX3 TBUFX6 TBUFX8 TBUFXL TIELO TLATNCAX12 TLATNCAX2 TLATNCAX20 TLATNCAX6 TLATNSRX4 TLATNSRXL TLATNTSCAX16 TLATNTSCAX4 TLATNTSCAX8 TLATNX2 TLATNXL TLATSRX2 TLATSRX4 TLATX2 TLATXL XNOR2X1 XNOR2X2 XNOR2X4 XNOR2XL XOR2X1 XOR2X2 XOR2X4 XOR2XL ACHCONX2 ADDFX2 ADDFX4 ADDHX1 AND3X4 AND3X6 AO22X4 AOI21X4 AOI221X1 AOI222X2 AOI2BB2X1 AOI2BB2X4 AOI31X1 AOI32X1 BMXIX2 BUFX8 CLKAND2X12 CLKAND2X3 CLKBUFX3 CLKINVX8 CLKMX2X6 CLKXOR2X2 DFFNSRX1 DFFNSRXL DFFRHQX1 DFFRHQX4 DFFRX2 DFFSRHQX4 DFFSRX2 DFFSX4 DFFSXL DFFTRX1 DFFTRX4 DFFX4 DLY1X1 DLY4X1 EDFFHQX1 EDFFX2 EDFFXL INVX20 INVX4 MDFFHQX1 MDFFHQX2 MDFFHQX4 MX4X1 MX4X2 MX4XL MXI2X2 MXI3X2 MXI3XL MXI4X4 NAND2BX4 NAND2X4 NAND2XL NAND3X2 NAND4BBX4 NAND4BX4 NAND4X4 NAND4X8 NOR3X6 NOR4BBX1 NOR4BX2 NOR4BX4 OA22X4 OAI21X1 OAI221X4 OAI222X1 OAI22X4 OAI2BB1X1 OAI2BB1X4 OAI2BB2X4 OAI31X4 OAI32X4 OR2X4 OR2X6 OR2X8 OR3X1 OR3X8 SDFFHQX1 SDFFHQX2 SDFFQX4 SDFFQXL SDFFRHQX8 SDFFRX4 SDFFSHQX2 SDFFSRX2 SDFFSX2 SDFFX2 SDFFX4 SDFFXL TBUFX12 TBUFX20 TBUFX4 TLATNCAX16 TLATNSRX2 TLATNTSCAX12 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX6 TLATNX4 TLATSRX1 TLATSRXL TLATX1 XNOR3X1 XNOR3XL AND2X1 AO21X4 AOI211X1 AOI21X2 AOI221X2 AOI222X1 AOI222X4 AOI2BB1X1 AOI31XL AOI33XL BMXIX4 BUFX6 CLKAND2X8 CLKMX2X2 CLKMX2X3 CLKMX2X4 DFFQXL DFFRHQX8 DFFSRX4 DFFSX1 DFFTRXL DFFXL DLY2X1 DLY3X1 DLY4X4 EDFFHQX8 INVX6 MX3XL NAND2X2 NAND2X8 NAND3BX1 NAND3X8 NAND4BX2 NAND4BXL NAND4X1 NAND4XL NOR3BX4 NOR3X2 NOR4X1 NOR4XL OA21X2 OA21XL OAI21X2 OAI221X1 OAI22XL OAI2BB1XL OAI2BB2X2 OAI31X2 OAI32X2 OAI33X4 OR4X1 SDFFHQX4 SDFFNSRX1 SDFFNSRX4 SDFFRHQX2 SDFFSHQX4 SDFFSHQX8 SDFFSRHQX8 SEDFFTRX1 SEDFFX1 TBUFX2 TLATNCAX4 TLATNX1 TLATX4 ADDFHX1 ADDFX1 ADDHX4 AND2X2 AND2X8 AND3X2 AND4X2 AND4X6 AOI211XL AOI22X1 DFFSHQX1 DFFSRHQX8 EDFFTRXL INVX16 INVX8 MX2X8 NAND2X1 NAND3BX2 NOR2X8 NOR3XL NOR4BX1 NOR4X8 OAI211X1 OAI31X1 OAI32X1 OR2X1 OR2X2 OR4X2 SDFFSRXL SDFFSX4 TIEHI TLATNCAX3 TLATNCAX8 TLATNSRX1 TLATNTSCAX3 XOR3XL AOI31X4 DFFHQX8 EDFFHQX4 INVXL MXI2X8 MXI4X1 NAND4BX1 OA21X4 OAI221X2 OR3X6 OR3XL SDFFQX2 SEDFFHQX4 SEDFFX4 TBUFX1 CLKXOR2X8 MXI2X4 NAND4BBX1 NOR3X8 NOR4BXL NOR4X4 OA22XL OAI222XL XOR3X1 CLKMX2X8 DFFHQX4 NOR3X4 EDFFTRX2 SEDFFHQX1 CLKAND2X4 OAI211XL .'
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 477, Unusable cells: 9.
	List of unusable cells: 'HOLDX1 TLATNSRX4 TLATNSRXL TLATSRX2 TLATSRX4 TLATNSRX2 TLATSRX1 TLATSRXL TLATNSRX1 .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'fast.lib', Total cells: 477, Unusable cells: 477.
	List of unusable cells: 'ADDFHX2 ADDFHX4 ADDFHXL ADDFXL ADDHX2 ADDHXL AND2X4 AND2X6 AND2XL AND3X1 AND3X8 AND3XL AND4X1 AND4X4 AND4X8 AND4XL AO21X1 AO21X2 AO21XL AO22X1 AO22X2 AO22XL AOI211X2 AOI211X4 AOI21X1 AOI21XL AOI221X4 AOI221XL AOI222XL AOI22X2 AOI22X4 AOI22XL AOI2BB1X2 AOI2BB1X4 AOI2BB1XL AOI2BB2X2 AOI2BB2XL AOI31X2 AOI32X2 AOI32X4 AOI32XL AOI33X1 AOI33X2 AOI33X4 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKAND2X2 CLKAND2X6 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKMX2X12 CLKXOR2X1 CLKXOR2X4 DFFHQX1 DFFHQX2 DFFNSRX2 DFFQX1 DFFQX2 DFFQX4 DFFRHQX2 DFFRX1 DFFRX4 DFFRXL DFFSHQX2 DFFSHQX4 DFFSHQX8 DFFSRHQX1 DFFSRHQX2 DFFSRX1 DFFSRXL DFFTRX2 DFFX1 DFFX2 DLY1X4 DLY2X4 DLY3X4 EDFFHQX2 EDFFTRX1 EDFFTRX4 EDFFX1 EDFFX4 HOLDX1 INVX1 INVX12 INVX2 INVX3 MDFFHQX8 MX2X1 MX2X2 MX2X4 MX2X6 MX2XL MX3X1 MX3X2 MX3X4 MX4X4 MXI2X1 MXI2X6 MXI2XL MXI3X1 MXI3X4 MXI4X2 MXI4XL NAND2BX1 NAND2BX2 NAND2BXL NAND2X6 NAND3BX4 NAND3BXL NAND3X1 NAND3X4 NAND3X6 NAND3XL NAND4BBX2 NAND4BBXL NAND4X2 NAND4X6 NOR2BX1 NOR2BX2 NOR2BX4 NOR2BXL NOR2X1 NOR2X2 NOR2X4 NOR2X6 NOR2XL NOR3BX1 NOR3BX2 NOR3BXL NOR3X1 NOR4BBX2 NOR4BBX4 NOR4BBXL NOR4X2 NOR4X6 OA21X1 OA22X1 OA22X2 OAI211X2 OAI211X4 OAI21X4 OAI21XL OAI221XL OAI222X2 OAI222X4 OAI22X1 OAI22X2 OAI2BB1X2 OAI2BB2X1 OAI2BB2XL OAI31XL OAI32XL OAI33X1 OAI33X2 OAI33XL OR2XL OR3X2 OR3X4 OR4X4 OR4X6 OR4X8 OR4XL SDFFHQX8 SDFFNSRX2 SDFFNSRXL SDFFQX1 SDFFRHQX1 SDFFRHQX4 SDFFRX1 SDFFRX2 SDFFRXL SDFFSHQX1 SDFFSRHQX1 SDFFSRHQX2 SDFFSRHQX4 SDFFSRX1 SDFFSRX4 SDFFSX1 SDFFSXL SDFFTRX1 SDFFTRX2 SDFFTRX4 SDFFTRXL SDFFX1 SEDFFHQX2 SEDFFHQX8 SEDFFTRX2 SEDFFTRX4 SEDFFTRXL SEDFFX2 SEDFFXL SMDFFHQX1 SMDFFHQX2 SMDFFHQX4 SMDFFHQX8 TBUFX16 TBUFX3 TBUFX6 TBUFX8 TBUFXL TIELO TLATNCAX12 TLATNCAX2 TLATNCAX20 TLATNCAX6 TLATNSRX4 TLATNSRXL TLATNTSCAX16 TLATNTSCAX4 TLATNTSCAX8 TLATNX2 TLATNXL TLATSRX2 TLATSRX4 TLATX2 TLATXL XNOR2X1 XNOR2X2 XNOR2X4 XNOR2XL XOR2X1 XOR2X2 XOR2X4 XOR2XL ACHCONX2 ADDFX2 ADDFX4 ADDHX1 AND3X4 AND3X6 AO22X4 AOI21X4 AOI221X1 AOI222X2 AOI2BB2X1 AOI2BB2X4 AOI31X1 AOI32X1 BMXIX2 BUFX8 CLKAND2X12 CLKAND2X3 CLKBUFX3 CLKINVX8 CLKMX2X6 CLKXOR2X2 DFFNSRX1 DFFNSRXL DFFRHQX1 DFFRHQX4 DFFRX2 DFFSRHQX4 DFFSRX2 DFFSX4 DFFSXL DFFTRX1 DFFTRX4 DFFX4 DLY1X1 DLY4X1 EDFFHQX1 EDFFX2 EDFFXL INVX20 INVX4 MDFFHQX1 MDFFHQX2 MDFFHQX4 MX4X1 MX4X2 MX4XL MXI2X2 MXI3X2 MXI3XL MXI4X4 NAND2BX4 NAND2X4 NAND2XL NAND3X2 NAND4BBX4 NAND4BX4 NAND4X4 NAND4X8 NOR3X6 NOR4BBX1 NOR4BX2 NOR4BX4 OA22X4 OAI21X1 OAI221X4 OAI222X1 OAI22X4 OAI2BB1X1 OAI2BB1X4 OAI2BB2X4 OAI31X4 OAI32X4 OR2X4 OR2X6 OR2X8 OR3X1 OR3X8 SDFFHQX1 SDFFHQX2 SDFFQX4 SDFFQXL SDFFRHQX8 SDFFRX4 SDFFSHQX2 SDFFSRX2 SDFFSX2 SDFFX2 SDFFX4 SDFFXL TBUFX12 TBUFX20 TBUFX4 TLATNCAX16 TLATNSRX2 TLATNTSCAX12 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX6 TLATNX4 TLATSRX1 TLATSRXL TLATX1 XNOR3X1 XNOR3XL AND2X1 AO21X4 AOI211X1 AOI21X2 AOI221X2 AOI222X1 AOI222X4 AOI2BB1X1 AOI31XL AOI33XL BMXIX4 BUFX6 CLKAND2X8 CLKMX2X2 CLKMX2X3 CLKMX2X4 DFFQXL DFFRHQX8 DFFSRX4 DFFSX1 DFFTRXL DFFXL DLY2X1 DLY3X1 DLY4X4 EDFFHQX8 INVX6 MX3XL NAND2X2 NAND2X8 NAND3BX1 NAND3X8 NAND4BX2 NAND4BXL NAND4X1 NAND4XL NOR3BX4 NOR3X2 NOR4X1 NOR4XL OA21X2 OA21XL OAI21X2 OAI221X1 OAI22XL OAI2BB1XL OAI2BB2X2 OAI31X2 OAI32X2 OAI33X4 OR4X1 SDFFHQX4 SDFFNSRX1 SDFFNSRX4 SDFFRHQX2 SDFFSHQX4 SDFFSHQX8 SDFFSRHQX8 SEDFFTRX1 SEDFFX1 TBUFX2 TLATNCAX4 TLATNX1 TLATX4 ADDFHX1 ADDFX1 ADDHX4 AND2X2 AND2X8 AND3X2 AND4X2 AND4X6 AOI211XL AOI22X1 DFFSHQX1 DFFSRHQX8 EDFFTRXL INVX16 INVX8 MX2X8 NAND2X1 NAND3BX2 NOR2X8 NOR3XL NOR4BX1 NOR4X8 OAI211X1 OAI31X1 OAI32X1 OR2X1 OR2X2 OR4X2 SDFFSRXL SDFFSX4 TIEHI TLATNCAX3 TLATNCAX8 TLATNSRX1 TLATNTSCAX3 XOR3XL AOI31X4 DFFHQX8 EDFFHQX4 INVXL MXI2X8 MXI4X1 NAND4BX1 OA21X4 OAI221X2 OR3X6 OR3XL SDFFQX2 SEDFFHQX4 SEDFFX4 TBUFX1 CLKXOR2X8 MXI2X4 NAND4BBX1 NOR3X8 NOR4BXL NOR4X4 OA22XL OAI222XL XOR3X1 CLKMX2X8 DFFHQX4 NOR3X4 EDFFTRX2 SEDFFHQX1 CLKAND2X4 OAI211XL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'typical.lib', Total cells: 477, Unusable cells: 477.
	List of unusable cells: 'ADDFHX2 ADDFHX4 ADDFHXL ADDFXL ADDHX2 ADDHXL AND2X4 AND2X6 AND2XL AND3X1 AND3X8 AND3XL AND4X1 AND4X4 AND4X8 AND4XL AO21X1 AO21X2 AO21XL AO22X1 AO22X2 AO22XL AOI211X2 AOI211X4 AOI21X1 AOI21XL AOI221X4 AOI221XL AOI222XL AOI22X2 AOI22X4 AOI22XL AOI2BB1X2 AOI2BB1X4 AOI2BB1XL AOI2BB2X2 AOI2BB2XL AOI31X2 AOI32X2 AOI32X4 AOI32XL AOI33X1 AOI33X2 AOI33X4 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKAND2X2 CLKAND2X6 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKMX2X12 CLKXOR2X1 CLKXOR2X4 DFFHQX1 DFFHQX2 DFFNSRX2 DFFQX1 DFFQX2 DFFQX4 DFFRHQX2 DFFRX1 DFFRX4 DFFRXL DFFSHQX2 DFFSHQX4 DFFSHQX8 DFFSRHQX1 DFFSRHQX2 DFFSRX1 DFFSRXL DFFTRX2 DFFX1 DFFX2 DLY1X4 DLY2X4 DLY3X4 EDFFHQX2 EDFFTRX1 EDFFTRX4 EDFFX1 EDFFX4 HOLDX1 INVX1 INVX12 INVX2 INVX3 MDFFHQX8 MX2X1 MX2X2 MX2X4 MX2X6 MX2XL MX3X1 MX3X2 MX3X4 MX4X4 MXI2X1 MXI2X6 MXI2XL MXI3X1 MXI3X4 MXI4X2 MXI4XL NAND2BX1 NAND2BX2 NAND2BXL NAND2X6 NAND3BX4 NAND3BXL NAND3X1 NAND3X4 NAND3X6 NAND3XL NAND4BBX2 NAND4BBXL NAND4X2 NAND4X6 NOR2BX1 NOR2BX2 NOR2BX4 NOR2BXL NOR2X1 NOR2X2 NOR2X4 NOR2X6 NOR2XL NOR3BX1 NOR3BX2 NOR3BXL NOR3X1 NOR4BBX2 NOR4BBX4 NOR4BBXL NOR4X2 NOR4X6 OA21X1 OA22X1 OA22X2 OAI211X2 OAI211X4 OAI21X4 OAI21XL OAI221XL OAI222X2 OAI222X4 OAI22X1 OAI22X2 OAI2BB1X2 OAI2BB2X1 OAI2BB2XL OAI31XL OAI32XL OAI33X1 OAI33X2 OAI33XL OR2XL OR3X2 OR3X4 OR4X4 OR4X6 OR4X8 OR4XL SDFFHQX8 SDFFNSRX2 SDFFNSRXL SDFFQX1 SDFFRHQX1 SDFFRHQX4 SDFFRX1 SDFFRX2 SDFFRXL SDFFSHQX1 SDFFSRHQX1 SDFFSRHQX2 SDFFSRHQX4 SDFFSRX1 SDFFSRX4 SDFFSX1 SDFFSXL SDFFTRX1 SDFFTRX2 SDFFTRX4 SDFFTRXL SDFFX1 SEDFFHQX2 SEDFFHQX8 SEDFFTRX2 SEDFFTRX4 SEDFFTRXL SEDFFX2 SEDFFXL SMDFFHQX1 SMDFFHQX2 SMDFFHQX4 SMDFFHQX8 TBUFX16 TBUFX3 TBUFX6 TBUFX8 TBUFXL TIELO TLATNCAX12 TLATNCAX2 TLATNCAX20 TLATNCAX6 TLATNSRX4 TLATNSRXL TLATNTSCAX16 TLATNTSCAX4 TLATNTSCAX8 TLATNX2 TLATNXL TLATSRX2 TLATSRX4 TLATX2 TLATXL XNOR2X1 XNOR2X2 XNOR2X4 XNOR2XL XOR2X1 XOR2X2 XOR2X4 XOR2XL ACHCONX2 ADDFX2 ADDFX4 ADDHX1 AND3X4 AND3X6 AO22X4 AOI21X4 AOI221X1 AOI222X2 AOI2BB2X1 AOI2BB2X4 AOI31X1 AOI32X1 BMXIX2 BUFX8 CLKAND2X12 CLKAND2X3 CLKBUFX3 CLKINVX8 CLKMX2X6 CLKXOR2X2 DFFNSRX1 DFFNSRXL DFFRHQX1 DFFRHQX4 DFFRX2 DFFSRHQX4 DFFSRX2 DFFSX4 DFFSXL DFFTRX1 DFFTRX4 DFFX4 DLY1X1 DLY4X1 EDFFHQX1 EDFFX2 EDFFXL INVX20 INVX4 MDFFHQX1 MDFFHQX2 MDFFHQX4 MX4X1 MX4X2 MX4XL MXI2X2 MXI3X2 MXI3XL MXI4X4 NAND2BX4 NAND2X4 NAND2XL NAND3X2 NAND4BBX4 NAND4BX4 NAND4X4 NAND4X8 NOR3X6 NOR4BBX1 NOR4BX2 NOR4BX4 OA22X4 OAI21X1 OAI221X4 OAI222X1 OAI22X4 OAI2BB1X1 OAI2BB1X4 OAI2BB2X4 OAI31X4 OAI32X4 OR2X4 OR2X6 OR2X8 OR3X1 OR3X8 SDFFHQX1 SDFFHQX2 SDFFQX4 SDFFQXL SDFFRHQX8 SDFFRX4 SDFFSHQX2 SDFFSRX2 SDFFSX2 SDFFX2 SDFFX4 SDFFXL TBUFX12 TBUFX20 TBUFX4 TLATNCAX16 TLATNSRX2 TLATNTSCAX12 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX6 TLATNX4 TLATSRX1 TLATSRXL TLATX1 XNOR3X1 XNOR3XL AND2X1 AO21X4 AOI211X1 AOI21X2 AOI221X2 AOI222X1 AOI222X4 AOI2BB1X1 AOI31XL AOI33XL BMXIX4 BUFX6 CLKAND2X8 CLKMX2X2 CLKMX2X3 CLKMX2X4 DFFQXL DFFRHQX8 DFFSRX4 DFFSX1 DFFTRXL DFFXL DLY2X1 DLY3X1 DLY4X4 EDFFHQX8 INVX6 MX3XL NAND2X2 NAND2X8 NAND3BX1 NAND3X8 NAND4BX2 NAND4BXL NAND4X1 NAND4XL NOR3BX4 NOR3X2 NOR4X1 NOR4XL OA21X2 OA21XL OAI21X2 OAI221X1 OAI22XL OAI2BB1XL OAI2BB2X2 OAI31X2 OAI32X2 OAI33X4 OR4X1 SDFFHQX4 SDFFNSRX1 SDFFNSRX4 SDFFRHQX2 SDFFSHQX4 SDFFSHQX8 SDFFSRHQX8 SEDFFTRX1 SEDFFX1 TBUFX2 TLATNCAX4 TLATNX1 TLATX4 ADDFHX1 ADDFX1 ADDHX4 AND2X2 AND2X8 AND3X2 AND4X2 AND4X6 AOI211XL AOI22X1 DFFSHQX1 DFFSRHQX8 EDFFTRXL INVX16 INVX8 MX2X8 NAND2X1 NAND3BX2 NOR2X8 NOR3XL NOR4BX1 NOR4X8 OAI211X1 OAI31X1 OAI32X1 OR2X1 OR2X2 OR4X2 SDFFSRXL SDFFSX4 TIEHI TLATNCAX3 TLATNCAX8 TLATNSRX1 TLATNTSCAX3 XOR3XL AOI31X4 DFFHQX8 EDFFHQX4 INVXL MXI2X8 MXI4X1 NAND4BX1 OA21X4 OAI221X2 OR3X6 OR3XL SDFFQX2 SEDFFHQX4 SEDFFX4 TBUFX1 CLKXOR2X8 MXI2X4 NAND4BBX1 NOR3X8 NOR4BXL NOR4X4 OA22XL OAI222XL XOR3X1 CLKMX2X8 DFFHQX4 NOR3X4 EDFFTRX2 SEDFFHQX1 CLKAND2X4 OAI211XL .'
##Generic Timing Info for library domain: timing_cond_wcl_slow typical gate delay: 116.7 ps std_slew: 19.0 ps std_load: 2.2 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: simple_alu, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 0.900
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.243
Via Resistance      : 8.761 ohm (from cap_table_file)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000256  
M2              V         1.00        0.000209  
M3              H         1.00        0.000209  
M4              V         1.00        0.000209  
M5              H         1.00        0.000209  
M6              V         1.00        0.000205  
M7              H         1.00        0.000398  
M8              V         1.00        0.000393  
M9              H         1.00        0.000454  
M10             V         1.00        0.000453  
M11             H         1.00        0.000294  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         9.098470  
M2              V         1.00         6.555490  
M3              H         1.00         6.555490  
M4              V         1.00         6.555490  
M5              H         1.00         6.555490  
M6              V         1.00         6.555490  
M7              H         1.00         2.025119  
M8              V         1.00         2.025119  
M9              H         1.00         0.882366  
M10             V         1.00         0.307491  
M11             H         1.00         0.072578  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'simple_alu' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:57 (Jan20) |  318.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: simple_alu, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: simple_alu, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 0.900
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.243
Via Resistance      : 8.761 ohm (from cap_table_file)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000256  
M2              V         1.00        0.000209  
M3              H         1.00        0.000209  
M4              V         1.00        0.000209  
M5              H         1.00        0.000209  
M6              V         1.00        0.000205  
M7              H         1.00        0.000398  
M8              V         1.00        0.000393  
M9              H         1.00        0.000454  
M10             V         1.00        0.000453  
M11             H         1.00        0.000294  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         9.098470  
M2              V         1.00         6.555490  
M3              H         1.00         6.555490  
M4              V         1.00         6.555490  
M5              H         1.00         6.555490  
M6              V         1.00         6.555490  
M7              H         1.00         2.025119  
M8              V         1.00         2.025119  
M9              H         1.00         0.882366  
M10             V         1.00         0.307491  
M11             H         1.00         0.072578  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: simple_alu, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         2.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         2.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         1.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 2 bmuxes found, 2 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'simple_alu'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'simple_alu'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=32 B=1 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=32 B=1 Z=32) will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
    MaxCSA: weighted_instance_count is 64 
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/sub_signed/very_fast' (priority 1), 'hdl_implementation:GB/sub_signed/medium' (priority 1), 'hdl_implementation:GB/sub_signed/slow' (priority 1)}
MaxCSA: Successfully built Maximal CSA Expression Expr0
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/decrement_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'DECREMENT_UNS_CI_OP' (pin widths: A=32 CI=1 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'DECREMENT_UNS_CI_OP' (pin widths: A=32 CI=1 Z=32) will be considered in the following order: {'hdl_implementation:GB/decrement_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/decrement_unsigned/medium' (priority 1), 'hdl_implementation:GB/decrement_unsigned/slow' (priority 1)}
      Timing decrement_unsigned...
        Done timing decrement_unsigned.
      Timing equal_unsigned_rtlopto_model_32...
        Done timing equal_unsigned_rtlopto_model_32.
      Timing equal_unsigned_rtlopto_model_41...
        Done timing equal_unsigned_rtlopto_model_41.
      Timing equal_unsigned_rtlopto_model_50...
        Done timing equal_unsigned_rtlopto_model_50.
      Timing equal_unsigned_rtlopto_model_59...
        Done timing equal_unsigned_rtlopto_model_59.
      Timing equal_unsigned_rtlopto_model_68...
        Done timing equal_unsigned_rtlopto_model_68.
      Timing equal_unsigned_rtlopto_model_77...
        Done timing equal_unsigned_rtlopto_model_77.
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in simple_alu: area: 0 ,dp = 5 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_0_c1 in simple_alu: area: 0 ,dp = 2 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c2 in simple_alu: area: 0 ,dp = 2 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c3 in simple_alu: area: 0 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c4 in simple_alu: area: 0 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c5 in simple_alu: area: 0 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c6 in simple_alu: area: 0 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c7 in simple_alu: area: 0 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_0_c7 in simple_alu: area: 0 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 0.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area                0                  0                  0                  0                  0                  0                  0                  0  
##>            WNS          +729.80            +729.80            +729.80            +729.80            +729.80            +729.80            +729.80            +729.80  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START                      0 (      )      729.80 (        )             0 (        )              
##> rewrite                        START                      0 (  -nan)      729.80 (   +0.00)             0 (       0)              (a,ar) equal_from_uns --> equal_to_uns
##>                                  END                      0 (  -nan)      729.80 (   +0.00)             0 (       0)           0  
##> rewrite                        START                      0 (  -nan)      642.80 (  -87.00)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END                      0 (  -nan)      642.80 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)      729.80 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START                      0 (  -nan)      729.80 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START                      0 (  -nan)      729.80 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      729.80 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START                      0 (  -nan)      729.80 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START                      0 (  -nan)      729.80 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      729.80 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)      729.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START                      0 (  -nan)      729.80 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      583.40 ( -146.40)             0 (       0)           0  
##>                                  END                      0 (  -nan)      583.40 ( -146.40)             0 (       0)           0  
##>canonicalize_by_names           START                      0 (  -nan)      583.40 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      583.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START                      0 (  -nan)      583.40 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      583.40 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START                      0 (  -nan)      583.40 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      583.40 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START                      0 (  -nan)      583.40 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      583.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START                      0 (  -nan)      583.40 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      583.40 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START                      0 (  -nan)      583.40 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      583.40 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START                      0 (  -nan)      583.40 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START                      0 (  -nan)      583.40 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      583.40 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)      583.40 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START                      0 (  -nan)      583.40 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      583.40 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START                      0 (  -nan)      583.40 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      584.20 (   +0.80)             0 (       0)           0  
##>createMaxCarrySave              START                      0 (  -nan)      584.20 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START                      0 (  -nan)      584.20 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START                      0 (  -nan)      584.20 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      584.20 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START                      0 (  -nan)      584.20 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      584.20 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)      584.20 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START                      0 (  -nan)      584.20 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START                      0 (  -nan)      584.20 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      584.20 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)      584.20 (   +0.00)             0 (       0)           0  
##> csa_opto                       START                      0 (  -nan)      584.20 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      584.20 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)      584.20 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START                      0 (  -nan)      729.80 ( +145.60)             0 (       0)              
##>                                  END                      0 (  -nan)      729.80 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START                      0 (  -nan)      729.80 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      729.80 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START                      0 (  -nan)      729.80 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      729.80 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START                      0 (  -nan)      729.80 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START                      0 (  -nan)      729.80 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      729.80 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)      729.80 (   +0.00)             0 (       0)           0  
##>create_score                    START                      0 (  -nan)      729.80 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)      729.80 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'simple_alu'.
      Removing temporary intermediate hierarchies under simple_alu
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: simple_alu, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: simple_alu, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'simple_alu'.
              Post blast muxes in design 'simple_alu'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: simple_alu, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.009s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |         9.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                                  Message Text                                                                                                   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-472 |Warning |    1 |Unreachable statements for case item.                                                                                                                                                                            |
| CWD-19   |Info    |    5 |An implementation was inferred.                                                                                                                                                                                  |
| CWD-36   |Info    |    5 |Sorted the set of valid implementations for synthetic operator.                                                                                                                                                  |
| DPOPT-1  |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                       |
| DPOPT-2  |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                                  |
| DPOPT-3  |Info    |    1 |Implementing datapath configurations.                                                                                                                                                                            |
| DPOPT-4  |Info    |    1 |Done implementing datapath configurations.                                                                                                                                                                       |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                    |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                                                                                                              |
| ELAB-2   |Info    |    2 |Elaborating Subdesign.                                                                                                                                                                                           |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                         |
| LBR-41   |Info    |    3 |An output library pin lacks a function attribute.                                                                                                                                                                |
|          |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.                                      |
| LBR-43   |Warning | 1455 |Libcell has no area attribute.  Defaulting to 0 area.                                                                                                                                                            |
|          |        |      |Specify a valid area value for the libcell.                                                                                                                                                                      |
| LBR-109  |Info    |    1 |Set default library domain.                                                                                                                                                                                      |
| LBR-141  |Warning |   48 |Clock function definition makes cell unusable.                                                                                                                                                                   |
|          |        |      |The sequential cell cannot be inferred because its clock function is unknown.                                                                                                                                    |
| LBR-155  |Info    | 2976 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                         |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                                  |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                       |
| LBR-162  |Info    |  372 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                                                          |
|          |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                                                         |
| LBR-170  |Info    |  480 |Ignoring specified timing sense.                                                                                                                                                                                 |
|          |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                                                               |
| LBR-412  |Info    |    3 |Created nominal operating condition.                                                                                                                                                                             |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                                  |
|          |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                                   |
| LBR-415  |Info    |   12 |Unusable library cells found at the time of loading a library.                                                                                                                                                   |
|          |        |      |For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.                         |
| LBR-516  |Info    |    3 |Missing library level attribute.                                                                                                                                                                                 |
| LBR-518  |Info    |    3 |Missing a function attribute in the output pin definition.                                                                                                                                                       |
| PHYS-20  |Warning |    1 |None of the loaded LEF files have MACRO statements.                                                                                                                                                              |
|          |        |      |The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that only the technology LEF file    |
|          |        |      | was loaded. Load all the associated LEF files.                                                                                                                                                                  |
| PHYS-25  |Warning |   10 |Minimum width of layer in LEF does not match minimum width of layer in cap table.                                                                                                                                |
|          |        |      |Compare the layer MinWidth of the cap_table_file with the MinWidth (WIDTH) of the corresponding layer in LEF. Set the attribute 'shrink_factor' to adjust the MinWidth layer value in the captable file          |
| PHYS-103 |Warning |  954 |Marking library cell 'avoid'.                                                                                                                                                                                    |
|          |        |      |To prevent the library cell from being set to 'avoid', set attribute 'lib_lef_consistency_check_enable' to 'false'.                                                                                              |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                     |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                                                                                                    |
| TIM-167  |Info    |    3 |An external clock is being defined.                                                                                                                                                                              |
|          |        |      |An external clock does not directly drive any points within the design, but is only used as a reference for external delays.                                                                                     |
| VLOGPT-6 |Warning |    1 |Replacing previously read Verilog description.                                                                                                                                                                   |
|          |        |      |A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
       configuration
    SystemVerilog  |
|          |        |      | adds the following descriptions:
       interface
       program
       package.                                                                                                                                |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 0.900
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.243
Via Resistance      : 8.761 ohm (from cap_table_file)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000256  
M2              V         1.00        0.000209  
M3              H         1.00        0.000209  
M4              V         1.00        0.000209  
M5              H         1.00        0.000209  
M6              V         1.00        0.000205  
M7              H         1.00        0.000398  
M8              V         1.00        0.000393  
M9              H         1.00        0.000454  
M10             V         1.00        0.000453  
M11             H         1.00        0.000294  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         9.098470  
M2              V         1.00         6.555490  
M3              H         1.00         6.555490  
M4              V         1.00         6.555490  
M5              H         1.00         6.555490  
M6              V         1.00         6.555490  
M7              H         1.00         2.025119  
M8              V         1.00         2.025119  
M9              H         1.00         0.882366  
M10             V         1.00         0.307491  
M11             H         1.00         0.072578  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Mapper: Libraries have:
	domain timing_cond_wcl_slow: 324 combo usable cells and 126 sequential usable cells
      Mapping 'simple_alu'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'I1' in module 'simple_alu' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        0		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) simple_alu...
          Done structuring (delay-based) simple_alu
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder...
            Starting partial collapsing (xors only) full_adder
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder
        Mapping component full_adder...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_95...
            Starting partial collapsing (xors only) full_adder_95
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_95
        Mapping component full_adder_95...
          Structuring (delay-based) full_adder_94...
            Starting partial collapsing (xors only) full_adder_94
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_94
        Mapping component full_adder_94...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_93...
            Starting partial collapsing (xors only) full_adder_93
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_93
        Mapping component full_adder_93...
          Structuring (delay-based) full_adder_92...
            Starting partial collapsing (xors only) full_adder_92
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_92
        Mapping component full_adder_92...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_91...
            Starting partial collapsing (xors only) full_adder_91
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_91
        Mapping component full_adder_91...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_90...
            Starting partial collapsing (xors only) full_adder_90
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_90
        Mapping component full_adder_90...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_89...
            Starting partial collapsing (xors only) full_adder_89
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_89
        Mapping component full_adder_89...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_88...
            Starting partial collapsing (xors only) full_adder_88
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_88
        Mapping component full_adder_88...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_87...
            Starting partial collapsing (xors only) full_adder_87
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_87
        Mapping component full_adder_87...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_86...
            Starting partial collapsing (xors only) full_adder_86
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_86
        Mapping component full_adder_86...
          Structuring (delay-based) full_adder_85...
            Starting partial collapsing (xors only) full_adder_85
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_85
        Mapping component full_adder_85...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_84...
            Starting partial collapsing (xors only) full_adder_84
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_84
        Mapping component full_adder_84...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_83...
            Starting partial collapsing (xors only) full_adder_83
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_83
        Mapping component full_adder_83...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_82...
            Starting partial collapsing (xors only) full_adder_82
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_82
        Mapping component full_adder_82...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_81...
            Starting partial collapsing (xors only) full_adder_81
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_81
        Mapping component full_adder_81...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_80...
            Starting partial collapsing (xors only) full_adder_80
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_80
        Mapping component full_adder_80...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_79...
            Starting partial collapsing (xors only) full_adder_79
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_79
        Mapping component full_adder_79...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_78...
            Starting partial collapsing (xors only) full_adder_78
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_78
        Mapping component full_adder_78...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_77...
            Starting partial collapsing (xors only) full_adder_77
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_77
        Mapping component full_adder_77...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_76...
            Starting partial collapsing (xors only) full_adder_76
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_76
        Mapping component full_adder_76...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_75...
            Starting partial collapsing (xors only) full_adder_75
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_75
        Mapping component full_adder_75...
          Structuring (delay-based) full_adder_74...
            Starting partial collapsing (xors only) full_adder_74
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_74
        Mapping component full_adder_74...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_73...
            Starting partial collapsing (xors only) full_adder_73
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_73
        Mapping component full_adder_73...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_72...
            Starting partial collapsing (xors only) full_adder_72
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_72
        Mapping component full_adder_72...
          Structuring (delay-based) full_adder_71...
            Starting partial collapsing (xors only) full_adder_71
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_71
        Mapping component full_adder_71...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_70...
            Starting partial collapsing (xors only) full_adder_70
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_70
        Mapping component full_adder_70...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_69...
            Starting partial collapsing (xors only) full_adder_69
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_69
        Mapping component full_adder_69...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_68...
            Starting partial collapsing (xors only) full_adder_68
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_68
        Mapping component full_adder_68...
          Structuring (delay-based) full_adder_67...
            Starting partial collapsing (xors only) full_adder_67
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_67
        Mapping component full_adder_67...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_66...
            Starting partial collapsing (xors only) full_adder_66
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_66
        Mapping component full_adder_66...
          Structuring (delay-based) full_adder_65...
            Starting partial collapsing (xors only) full_adder_65
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_65
        Mapping component full_adder_65...
          Structuring (delay-based) cb_part_159...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_159
        Mapping component cb_part_159...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                                                                    Message Text                                                                                                      |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GLO-51 |Info |    1 |Hierarchical instance automatically ungrouped.                                                                                                                                                                        |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent           |
|        |     |      | individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                                                                       |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'VIR_CLK' target slack:   210 ps
Target path end-point (Port: simple_alu/zero)

              Pin                           Type          Fanout Load Arrival   
                                           (Domain)              (fF)   (ps)    
--------------------------------------------------------------------------------
(clock VIR_CLK)                   <<<  launch                               0 R 
(simple_alu_slow.sdc_line_3_65_1)      ext delay                                
ALUControl[0]                     (u)  in port                68 19.8           
cb_parti/ALUControl 
  g690/in_1                                                                     
  g690/z                          (u)  unmapped_complex2       1  2.2           
  g691/in_1                                                                     
  g691/z                          (u)  unmapped_nand2          4  8.8           
cb_parti/I1_INST0_b 
I1_INST0/b 
  g15/in_1                                                                      
  g15/z                           (u)  unmapped_or2            1  2.2           
  g26/in_0                                                                      
  g26/z                           (u)  unmapped_nand2          1  2.2           
  g22/in_0                                                                      
  g22/z                           (u)  unmapped_nand2          3  6.6           
I1_INST0/cout 
I1_INST1/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST1/cout 
I1_INST2/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST2/cout 
I1_INST3/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST3/cout 
I1_INST4/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST4/cout 
I1_INST5/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST5/cout 
I1_INST6/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST6/cout 
I1_INST7/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST7/cout 
I1_INST8/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST8/cout 
I1_INST9/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST9/cout 
I1_INST10/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST10/cout 
I1_INST11/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST11/cout 
I1_INST12/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST12/cout 
I1_INST13/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST13/cout 
I1_INST14/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST14/cout 
I1_INST15/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST15/cout 
I1_INST16/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST16/cout 
I1_INST17/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST17/cout 
I1_INST18/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST18/cout 
I1_INST19/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST19/cout 
I1_INST20/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST20/cout 
I1_INST21/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST21/cout 
I1_INST22/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST22/cout 
I1_INST23/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST23/cout 
I1_INST24/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST24/cout 
I1_INST25/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST25/cout 
I1_INST26/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST26/cout 
I1_INST27/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST27/cout 
I1_INST28/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST28/cout 
I1_INST29/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST29/cout 
I1_INST30/cin 
  g22/in_1                                                                      
  g22/z                           (u)  unmapped_nand2          1  2.2           
  g18/in_0                                                                      
  g18/z                           (u)  unmapped_nand2          3  6.6           
I1_INST30/cout 
I1_INST31/cin 
  g20/in_1                                                                      
  g20/z                           (u)  unmapped_complex2       1  2.2           
  g21/in_1                                                                      
  g21/z                           (u)  unmapped_nand2          1  2.2           
I1_INST31/sum 
cb_parti720/I1_INST31_sum 
  g1933/in_1                                                                    
  g1933/z                         (u)  unmapped_complex2       1  2.2           
  g1766/in_1                                                                    
  g1766/z                         (u)  unmapped_complex2       2  4.1           
  g1719/in_1                                                                    
  g1719/z                         (u)  unmapped_or2            1  2.2           
  g1934/in_1                                                                    
  g1934/z                         (u)  unmapped_nor2           1  1.9           
cb_parti720/zero 
zero                              <<<  interconnect                             
                                       out port                                 
(simple_alu_slow.sdc_line_4_96_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VIR_CLK)                        capture                          10000 R 
--------------------------------------------------------------------------------
Cost Group   : 'VIR_CLK' (path_group 'VIR_CLK')
Start-point  : ALUControl[0]
End-point    : zero
Analysis View: view_wcl_slow

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 3127ps.
 
PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 3.7304069999999996
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:57 (Jan20) |  318.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:03(00:00:04) | 100.0(100.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:57 (Jan20) |  318.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:03(00:00:04) | 100.0(100.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       397         0       318
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       672         0       671
##>G:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'simple_alu' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(run.tcl) 76: write_snapshot -directory $_OUTPUTS_PATH -tag syn_generic 
%# Begin write_snapshot (01/20 15:32:01, mem=1452.84M)
%# Begin qos_stats (01/20 15:32:01, mem=1488.68M)
        Computing arrivals and requireds.
%# End qos_stats (01/20 15:32:01, total cpu=13:30:00, real=13:30:00, peak res=671.80M, current mem=1488.68M)


Working Directory = /home/shadab/shadab/genus_flow/ALU/work
QoS Summary for simple_alu
================================================================================
Metric                          syn_generic    
================================================================================

View : view_wcl_slow
Slack (ps):                     2,653
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                     2,653
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0

View : view_wcl_fast
Slack (ps):                     4,000
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                     4,000
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0

View : view_wcl_typical
Slack (ps):                     5,100
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                     5,100
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0

Cell Area:                         25
Total Cell Area:                   25
Leaf Instances:                   672
Total Instances:                  672
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:10
Real Runtime (h:m:s):        00:30:22
CPU  Elapsed (h:m:s):        00:30:14
Real Elapsed (h:m:s):        00:30:24
Memory (MB):                  1488.68
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:22
Total Memory (MB):     1496.68
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:simple_alu should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:simple_alu has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : simple_alu
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 34 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 34 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 34 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'OUTPUT/outputs_21.14-s082_1/syn_generic_simple_alu.db' for 'simple_alu' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_generic (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (01/20 15:32:01, total cpu=13:30:00, real=13:30:00, peak res=671.80M, current mem=1496.68M)
@file(run.tcl) 77: report_summary -directory $_REPORTS_PATH


Working Directory = /home/shadab/shadab/genus_flow/ALU/work
QoS Summary for simple_alu
================================================================================
Metric                          syn_generic    
================================================================================

View : view_wcl_slow
Slack (ps):                     2,653
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                     2,653
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0

View : view_wcl_fast
Slack (ps):                     4,000
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                     4,000
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0

View : view_wcl_typical
Slack (ps):                     5,100
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                     5,100
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0

Cell Area:                         25
Total Cell Area:                   25
Leaf Instances:                   672
Total Instances:                  672
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:10
Real Runtime (h:m:s):        00:30:22
CPU  Elapsed (h:m:s):        00:30:14
Real Elapsed (h:m:s):        00:30:24
Memory (MB):                  1488.68
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:22
Total Memory (MB):     1496.68
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 78: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(run.tcl) 79: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:39 (Jan20) |  161.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:17) |  00:00:05(00:00:17) |  51.4( 77.3) |   15:31:56 (Jan20) |  318.0 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:04(00:00:05) |  48.6( 22.7) |   15:32:01 (Jan20) |  671.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 81: syn_map
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX1/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX1/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX1/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX1/QN' is ignored.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'CLKMX2X12' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'CLKMX2X12' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'Y' in libcell 'CLKXOR2X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'Y' in libcell 'CLKXOR2X1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'Y' in libcell 'CLKXOR2X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'Y' in libcell 'CLKXOR2X1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'Y' in libcell 'CLKXOR2X4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'Y' in libcell 'CLKXOR2X4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'Y' in libcell 'CLKXOR2X4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'Y' in libcell 'CLKXOR2X4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X6' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X6' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2XL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2XL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S1' and 'Y' in libcell 'MX3X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S1' and 'Y' in libcell 'MX3X1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX3X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX3X1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S1' and 'Y' in libcell 'MX3X2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S1' and 'Y' in libcell 'MX3X2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX3X2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX3X2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 477, Unusable cells: 9.
	List of unusable cells: 'HOLDX1 TLATNSRX4 TLATNSRXL TLATSRX2 TLATSRX4 TLATNSRX2 TLATSRX1 TLATSRXL TLATNSRX1 .'
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX1/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX1/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRXL/QN' is ignored.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'fast.lib', Total cells: 477, Unusable cells: 477.
	List of unusable cells: 'ADDFHX2 ADDFHX4 ADDFHXL ADDFXL ADDHX2 ADDHXL AND2X4 AND2X6 AND2XL AND3X1 AND3X8 AND3XL AND4X1 AND4X4 AND4X8 AND4XL AO21X1 AO21X2 AO21XL AO22X1 AO22X2 AO22XL AOI211X2 AOI211X4 AOI21X1 AOI21XL AOI221X4 AOI221XL AOI222XL AOI22X2 AOI22X4 AOI22XL AOI2BB1X2 AOI2BB1X4 AOI2BB1XL AOI2BB2X2 AOI2BB2XL AOI31X2 AOI32X2 AOI32X4 AOI32XL AOI33X1 AOI33X2 AOI33X4 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKAND2X2 CLKAND2X6 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKMX2X12 CLKXOR2X1 CLKXOR2X4 DFFHQX1 DFFHQX2 DFFNSRX2 DFFQX1 DFFQX2 DFFQX4 DFFRHQX2 DFFRX1 DFFRX4 DFFRXL DFFSHQX2 DFFSHQX4 DFFSHQX8 DFFSRHQX1 DFFSRHQX2 DFFSRX1 DFFSRXL DFFTRX2 DFFX1 DFFX2 DLY1X4 DLY2X4 DLY3X4 EDFFHQX2 EDFFTRX1 EDFFTRX4 EDFFX1 EDFFX4 HOLDX1 INVX1 INVX12 INVX2 INVX3 MDFFHQX8 MX2X1 MX2X2 MX2X4 MX2X6 MX2XL MX3X1 MX3X2 MX3X4 MX4X4 MXI2X1 MXI2X6 MXI2XL MXI3X1 MXI3X4 MXI4X2 MXI4XL NAND2BX1 NAND2BX2 NAND2BXL NAND2X6 NAND3BX4 NAND3BXL NAND3X1 NAND3X4 NAND3X6 NAND3XL NAND4BBX2 NAND4BBXL NAND4X2 NAND4X6 NOR2BX1 NOR2BX2 NOR2BX4 NOR2BXL NOR2X1 NOR2X2 NOR2X4 NOR2X6 NOR2XL NOR3BX1 NOR3BX2 NOR3BXL NOR3X1 NOR4BBX2 NOR4BBX4 NOR4BBXL NOR4X2 NOR4X6 OA21X1 OA22X1 OA22X2 OAI211X2 OAI211X4 OAI21X4 OAI21XL OAI221XL OAI222X2 OAI222X4 OAI22X1 OAI22X2 OAI2BB1X2 OAI2BB2X1 OAI2BB2XL OAI31XL OAI32XL OAI33X1 OAI33X2 OAI33XL OR2XL OR3X2 OR3X4 OR4X4 OR4X6 OR4X8 OR4XL SDFFHQX8 SDFFNSRX2 SDFFNSRXL SDFFQX1 SDFFRHQX1 SDFFRHQX4 SDFFRX1 SDFFRX2 SDFFRXL SDFFSHQX1 SDFFSRHQX1 SDFFSRHQX2 SDFFSRHQX4 SDFFSRX1 SDFFSRX4 SDFFSX1 SDFFSXL SDFFTRX1 SDFFTRX2 SDFFTRX4 SDFFTRXL SDFFX1 SEDFFHQX2 SEDFFHQX8 SEDFFTRX2 SEDFFTRX4 SEDFFTRXL SEDFFX2 SEDFFXL SMDFFHQX1 SMDFFHQX2 SMDFFHQX4 SMDFFHQX8 TBUFX16 TBUFX3 TBUFX6 TBUFX8 TBUFXL TIELO TLATNCAX12 TLATNCAX2 TLATNCAX20 TLATNCAX6 TLATNSRX4 TLATNSRXL TLATNTSCAX16 TLATNTSCAX4 TLATNTSCAX8 TLATNX2 TLATNXL TLATSRX2 TLATSRX4 TLATX2 TLATXL XNOR2X1 XNOR2X2 XNOR2X4 XNOR2XL XOR2X1 XOR2X2 XOR2X4 XOR2XL ACHCONX2 ADDFX2 ADDFX4 ADDHX1 AND3X4 AND3X6 AO22X4 AOI21X4 AOI221X1 AOI222X2 AOI2BB2X1 AOI2BB2X4 AOI31X1 AOI32X1 BMXIX2 BUFX8 CLKAND2X12 CLKAND2X3 CLKBUFX3 CLKINVX8 CLKMX2X6 CLKXOR2X2 DFFNSRX1 DFFNSRXL DFFRHQX1 DFFRHQX4 DFFRX2 DFFSRHQX4 DFFSRX2 DFFSX4 DFFSXL DFFTRX1 DFFTRX4 DFFX4 DLY1X1 DLY4X1 EDFFHQX1 EDFFX2 EDFFXL INVX20 INVX4 MDFFHQX1 MDFFHQX2 MDFFHQX4 MX4X1 MX4X2 MX4XL MXI2X2 MXI3X2 MXI3XL MXI4X4 NAND2BX4 NAND2X4 NAND2XL NAND3X2 NAND4BBX4 NAND4BX4 NAND4X4 NAND4X8 NOR3X6 NOR4BBX1 NOR4BX2 NOR4BX4 OA22X4 OAI21X1 OAI221X4 OAI222X1 OAI22X4 OAI2BB1X1 OAI2BB1X4 OAI2BB2X4 OAI31X4 OAI32X4 OR2X4 OR2X6 OR2X8 OR3X1 OR3X8 SDFFHQX1 SDFFHQX2 SDFFQX4 SDFFQXL SDFFRHQX8 SDFFRX4 SDFFSHQX2 SDFFSRX2 SDFFSX2 SDFFX2 SDFFX4 SDFFXL TBUFX12 TBUFX20 TBUFX4 TLATNCAX16 TLATNSRX2 TLATNTSCAX12 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX6 TLATNX4 TLATSRX1 TLATSRXL TLATX1 XNOR3X1 XNOR3XL AND2X1 AO21X4 AOI211X1 AOI21X2 AOI221X2 AOI222X1 AOI222X4 AOI2BB1X1 AOI31XL AOI33XL BMXIX4 BUFX6 CLKAND2X8 CLKMX2X2 CLKMX2X3 CLKMX2X4 DFFQXL DFFRHQX8 DFFSRX4 DFFSX1 DFFTRXL DFFXL DLY2X1 DLY3X1 DLY4X4 EDFFHQX8 INVX6 MX3XL NAND2X2 NAND2X8 NAND3BX1 NAND3X8 NAND4BX2 NAND4BXL NAND4X1 NAND4XL NOR3BX4 NOR3X2 NOR4X1 NOR4XL OA21X2 OA21XL OAI21X2 OAI221X1 OAI22XL OAI2BB1XL OAI2BB2X2 OAI31X2 OAI32X2 OAI33X4 OR4X1 SDFFHQX4 SDFFNSRX1 SDFFNSRX4 SDFFRHQX2 SDFFSHQX4 SDFFSHQX8 SDFFSRHQX8 SEDFFTRX1 SEDFFX1 TBUFX2 TLATNCAX4 TLATNX1 TLATX4 ADDFHX1 ADDFX1 ADDHX4 AND2X2 AND2X8 AND3X2 AND4X2 AND4X6 AOI211XL AOI22X1 DFFSHQX1 DFFSRHQX8 EDFFTRXL INVX16 INVX8 MX2X8 NAND2X1 NAND3BX2 NOR2X8 NOR3XL NOR4BX1 NOR4X8 OAI211X1 OAI31X1 OAI32X1 OR2X1 OR2X2 OR4X2 SDFFSRXL SDFFSX4 TIEHI TLATNCAX3 TLATNCAX8 TLATNSRX1 TLATNTSCAX3 XOR3XL AOI31X4 DFFHQX8 EDFFHQX4 INVXL MXI2X8 MXI4X1 NAND4BX1 OA21X4 OAI221X2 OR3X6 OR3XL SDFFQX2 SEDFFHQX4 SEDFFX4 TBUFX1 CLKXOR2X8 MXI2X4 NAND4BBX1 NOR3X8 NOR4BXL NOR4X4 OA22XL OAI222XL XOR3X1 CLKMX2X8 DFFHQX4 NOR3X4 EDFFTRX2 SEDFFHQX1 CLKAND2X4 OAI211XL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'typical.lib', Total cells: 477, Unusable cells: 477.
	List of unusable cells: 'ADDFHX2 ADDFHX4 ADDFHXL ADDFXL ADDHX2 ADDHXL AND2X4 AND2X6 AND2XL AND3X1 AND3X8 AND3XL AND4X1 AND4X4 AND4X8 AND4XL AO21X1 AO21X2 AO21XL AO22X1 AO22X2 AO22XL AOI211X2 AOI211X4 AOI21X1 AOI21XL AOI221X4 AOI221XL AOI222XL AOI22X2 AOI22X4 AOI22XL AOI2BB1X2 AOI2BB1X4 AOI2BB1XL AOI2BB2X2 AOI2BB2XL AOI31X2 AOI32X2 AOI32X4 AOI32XL AOI33X1 AOI33X2 AOI33X4 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKAND2X2 CLKAND2X6 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKMX2X12 CLKXOR2X1 CLKXOR2X4 DFFHQX1 DFFHQX2 DFFNSRX2 DFFQX1 DFFQX2 DFFQX4 DFFRHQX2 DFFRX1 DFFRX4 DFFRXL DFFSHQX2 DFFSHQX4 DFFSHQX8 DFFSRHQX1 DFFSRHQX2 DFFSRX1 DFFSRXL DFFTRX2 DFFX1 DFFX2 DLY1X4 DLY2X4 DLY3X4 EDFFHQX2 EDFFTRX1 EDFFTRX4 EDFFX1 EDFFX4 HOLDX1 INVX1 INVX12 INVX2 INVX3 MDFFHQX8 MX2X1 MX2X2 MX2X4 MX2X6 MX2XL MX3X1 MX3X2 MX3X4 MX4X4 MXI2X1 MXI2X6 MXI2XL MXI3X1 MXI3X4 MXI4X2 MXI4XL NAND2BX1 NAND2BX2 NAND2BXL NAND2X6 NAND3BX4 NAND3BXL NAND3X1 NAND3X4 NAND3X6 NAND3XL NAND4BBX2 NAND4BBXL NAND4X2 NAND4X6 NOR2BX1 NOR2BX2 NOR2BX4 NOR2BXL NOR2X1 NOR2X2 NOR2X4 NOR2X6 NOR2XL NOR3BX1 NOR3BX2 NOR3BXL NOR3X1 NOR4BBX2 NOR4BBX4 NOR4BBXL NOR4X2 NOR4X6 OA21X1 OA22X1 OA22X2 OAI211X2 OAI211X4 OAI21X4 OAI21XL OAI221XL OAI222X2 OAI222X4 OAI22X1 OAI22X2 OAI2BB1X2 OAI2BB2X1 OAI2BB2XL OAI31XL OAI32XL OAI33X1 OAI33X2 OAI33XL OR2XL OR3X2 OR3X4 OR4X4 OR4X6 OR4X8 OR4XL SDFFHQX8 SDFFNSRX2 SDFFNSRXL SDFFQX1 SDFFRHQX1 SDFFRHQX4 SDFFRX1 SDFFRX2 SDFFRXL SDFFSHQX1 SDFFSRHQX1 SDFFSRHQX2 SDFFSRHQX4 SDFFSRX1 SDFFSRX4 SDFFSX1 SDFFSXL SDFFTRX1 SDFFTRX2 SDFFTRX4 SDFFTRXL SDFFX1 SEDFFHQX2 SEDFFHQX8 SEDFFTRX2 SEDFFTRX4 SEDFFTRXL SEDFFX2 SEDFFXL SMDFFHQX1 SMDFFHQX2 SMDFFHQX4 SMDFFHQX8 TBUFX16 TBUFX3 TBUFX6 TBUFX8 TBUFXL TIELO TLATNCAX12 TLATNCAX2 TLATNCAX20 TLATNCAX6 TLATNSRX4 TLATNSRXL TLATNTSCAX16 TLATNTSCAX4 TLATNTSCAX8 TLATNX2 TLATNXL TLATSRX2 TLATSRX4 TLATX2 TLATXL XNOR2X1 XNOR2X2 XNOR2X4 XNOR2XL XOR2X1 XOR2X2 XOR2X4 XOR2XL ACHCONX2 ADDFX2 ADDFX4 ADDHX1 AND3X4 AND3X6 AO22X4 AOI21X4 AOI221X1 AOI222X2 AOI2BB2X1 AOI2BB2X4 AOI31X1 AOI32X1 BMXIX2 BUFX8 CLKAND2X12 CLKAND2X3 CLKBUFX3 CLKINVX8 CLKMX2X6 CLKXOR2X2 DFFNSRX1 DFFNSRXL DFFRHQX1 DFFRHQX4 DFFRX2 DFFSRHQX4 DFFSRX2 DFFSX4 DFFSXL DFFTRX1 DFFTRX4 DFFX4 DLY1X1 DLY4X1 EDFFHQX1 EDFFX2 EDFFXL INVX20 INVX4 MDFFHQX1 MDFFHQX2 MDFFHQX4 MX4X1 MX4X2 MX4XL MXI2X2 MXI3X2 MXI3XL MXI4X4 NAND2BX4 NAND2X4 NAND2XL NAND3X2 NAND4BBX4 NAND4BX4 NAND4X4 NAND4X8 NOR3X6 NOR4BBX1 NOR4BX2 NOR4BX4 OA22X4 OAI21X1 OAI221X4 OAI222X1 OAI22X4 OAI2BB1X1 OAI2BB1X4 OAI2BB2X4 OAI31X4 OAI32X4 OR2X4 OR2X6 OR2X8 OR3X1 OR3X8 SDFFHQX1 SDFFHQX2 SDFFQX4 SDFFQXL SDFFRHQX8 SDFFRX4 SDFFSHQX2 SDFFSRX2 SDFFSX2 SDFFX2 SDFFX4 SDFFXL TBUFX12 TBUFX20 TBUFX4 TLATNCAX16 TLATNSRX2 TLATNTSCAX12 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX6 TLATNX4 TLATSRX1 TLATSRXL TLATX1 XNOR3X1 XNOR3XL AND2X1 AO21X4 AOI211X1 AOI21X2 AOI221X2 AOI222X1 AOI222X4 AOI2BB1X1 AOI31XL AOI33XL BMXIX4 BUFX6 CLKAND2X8 CLKMX2X2 CLKMX2X3 CLKMX2X4 DFFQXL DFFRHQX8 DFFSRX4 DFFSX1 DFFTRXL DFFXL DLY2X1 DLY3X1 DLY4X4 EDFFHQX8 INVX6 MX3XL NAND2X2 NAND2X8 NAND3BX1 NAND3X8 NAND4BX2 NAND4BXL NAND4X1 NAND4XL NOR3BX4 NOR3X2 NOR4X1 NOR4XL OA21X2 OA21XL OAI21X2 OAI221X1 OAI22XL OAI2BB1XL OAI2BB2X2 OAI31X2 OAI32X2 OAI33X4 OR4X1 SDFFHQX4 SDFFNSRX1 SDFFNSRX4 SDFFRHQX2 SDFFSHQX4 SDFFSHQX8 SDFFSRHQX8 SEDFFTRX1 SEDFFX1 TBUFX2 TLATNCAX4 TLATNX1 TLATX4 ADDFHX1 ADDFX1 ADDHX4 AND2X2 AND2X8 AND3X2 AND4X2 AND4X6 AOI211XL AOI22X1 DFFSHQX1 DFFSRHQX8 EDFFTRXL INVX16 INVX8 MX2X8 NAND2X1 NAND3BX2 NOR2X8 NOR3XL NOR4BX1 NOR4X8 OAI211X1 OAI31X1 OAI32X1 OR2X1 OR2X2 OR4X2 SDFFSRXL SDFFSX4 TIEHI TLATNCAX3 TLATNCAX8 TLATNSRX1 TLATNTSCAX3 XOR3XL AOI31X4 DFFHQX8 EDFFHQX4 INVXL MXI2X8 MXI4X1 NAND4BX1 OA21X4 OAI221X2 OR3X6 OR3XL SDFFQX2 SEDFFHQX4 SEDFFX4 TBUFX1 CLKXOR2X8 MXI2X4 NAND4BBX1 NOR3X8 NOR4BXL NOR4X4 OA22XL OAI222XL XOR3X1 CLKMX2X8 DFFHQX4 NOR3X4 EDFFTRX2 SEDFFHQX1 CLKAND2X4 OAI211XL .'
##Generic Timing Info for library domain: timing_cond_wcl_slow typical gate delay: 116.7 ps std_slew: 19.0 ps std_load: 2.2 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 0.900
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.243
Via Resistance      : 8.761 ohm (from cap_table_file)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000256  
M2              V         1.00        0.000209  
M3              H         1.00        0.000209  
M4              V         1.00        0.000209  
M5              H         1.00        0.000209  
M6              V         1.00        0.000205  
M7              H         1.00        0.000398  
M8              V         1.00        0.000393  
M9              H         1.00        0.000454  
M10             V         1.00        0.000453  
M11             H         1.00        0.000294  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         9.098470  
M2              V         1.00         6.555490  
M3              H         1.00         6.555490  
M4              V         1.00         6.555490  
M5              H         1.00         6.555490  
M6              V         1.00         6.555490  
M7              H         1.00         2.025119  
M8              V         1.00         2.025119  
M9              H         1.00         0.882366  
M10             V         1.00         0.307491  
M11             H         1.00         0.072578  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'simple_alu' using 'medium' effort.
Mapper: Libraries have:
	domain timing_cond_wcl_slow: 324 combo usable cells and 126 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:57 (Jan20) |  318.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:03(00:00:04) | 100.2( 80.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:01) |  -0.2( 20.0) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:57 (Jan20) |  318.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:03(00:00:04) | 100.2( 80.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:01) |  -0.2( 20.0) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 0.900
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.243
Via Resistance      : 8.761 ohm (from cap_table_file)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000256  
M2              V         1.00        0.000209  
M3              H         1.00        0.000209  
M4              V         1.00        0.000209  
M5              H         1.00        0.000209  
M6              V         1.00        0.000205  
M7              H         1.00        0.000398  
M8              V         1.00        0.000393  
M9              H         1.00        0.000454  
M10             V         1.00        0.000453  
M11             H         1.00        0.000294  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         9.098470  
M2              V         1.00         6.555490  
M3              H         1.00         6.555490  
M4              V         1.00         6.555490  
M5              H         1.00         6.555490  
M6              V         1.00         6.555490  
M7              H         1.00         2.025119  
M8              V         1.00         2.025119  
M9              H         1.00         0.882366  
M10             V         1.00         0.307491  
M11             H         1.00         0.072578  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Mapper: Libraries have:
	domain timing_cond_wcl_slow: 324 combo usable cells and 126 sequential usable cells
Error   : Could not perform a meaningful RTL delay analysis. Genus requires Basic inverter or two-input single output gates such as AND, OR, NAND, NOR as a prerequisite in the Liberty library for delay modeling. [TIM-30] [_synthesize_private]
        : The library has no usable inverter and no usable 2-input library cell (AND, OR, NAND, NOR).
        : Make sure that your library contains at least one inverter and one 2-input library cell to create timing models for unmapped gates in the netlist. A library cell is considered not usable if it has a 'dont_use' or a 'dont_touch' attribute set to 'true' in the .lib files.
 In this case, use 'set_attribute preserve false <libcell>' and 'set_attribute avoid false <libcell>' in legacy_ui or use 'set_db <libcell> .preserve false' and set_db <libcell> .avoid false' in Common_ui to make the cell usable.
Error   : Could not perform a meaningful RTL delay analysis. Genus requires Basic inverter or two-input single output gates such as AND, OR, NAND, NOR as a prerequisite in the Liberty library for delay modeling. [TIM-30] [_synthesize_private]
        : The library has no usable inverter and no usable 2-input library cell (AND, OR, NAND, NOR).
Dominant view analysis is reducing the number of views from 3 (3 corners) to 1 (1 corners).
      Mapping 'simple_alu'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) simple_alu...
          Done structuring (delay-based) simple_alu
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder
        Mapping component full_adder...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_95...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_95
        Mapping component full_adder_95...
          Structuring (delay-based) full_adder_94...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_94
        Mapping component full_adder_94...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_93...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_93
        Mapping component full_adder_93...
          Structuring (delay-based) full_adder_92...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_92
        Mapping component full_adder_92...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_91...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_91
        Mapping component full_adder_91...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_90...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_90
        Mapping component full_adder_90...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_89...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_89
        Mapping component full_adder_89...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_88...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_88
        Mapping component full_adder_88...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_87...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_87
        Mapping component full_adder_87...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_86...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_86
        Mapping component full_adder_86...
          Structuring (delay-based) full_adder_85...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_85
        Mapping component full_adder_85...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_84...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_84
        Mapping component full_adder_84...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_83...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_83
        Mapping component full_adder_83...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_82...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_82
        Mapping component full_adder_82...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_81...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_81
        Mapping component full_adder_81...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_80...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_80
        Mapping component full_adder_80...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_79...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_79
        Mapping component full_adder_79...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_78...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_78
        Mapping component full_adder_78...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_77...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_77
        Mapping component full_adder_77...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_76...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_76
        Mapping component full_adder_76...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_75...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_75
        Mapping component full_adder_75...
          Structuring (delay-based) full_adder_74...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_74
        Mapping component full_adder_74...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_73...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_73
        Mapping component full_adder_73...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_72...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_72
        Mapping component full_adder_72...
          Structuring (delay-based) full_adder_71...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_71
        Mapping component full_adder_71...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_70...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_70
        Mapping component full_adder_70...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_69...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_69
        Mapping component full_adder_69...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_68...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_68
        Mapping component full_adder_68...
          Structuring (delay-based) full_adder_67...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_67
        Mapping component full_adder_67...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) logic partition in simple_alu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in simple_alu
        Mapping logic partition in simple_alu...
          Structuring (delay-based) full_adder_66...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_66
        Mapping component full_adder_66...
          Structuring (delay-based) full_adder_65...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) full_adder_65
        Mapping component full_adder_65...
          Structuring (delay-based) cb_part_222...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_222
        Mapping component cb_part_222...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    | Sev  |Count |                                                                                                   Message Text                                                                                                    |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| LBR-155  |Info  |  744 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                           |
|          |      |      |The 'timing_sense' attribute will be respected.                                                                                                                                                                    |
| LBR-170  |Info  |   96 |Ignoring specified timing sense.                                                                                                                                                                                   |
|          |      |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                                                                 |
| LBR-415  |Info  |    3 |Unusable library cells found at the time of loading a library.                                                                                                                                                     |
|          |      |      |For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.                           |
| PHYS-752 |Info  |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                       |
| SYNTH-2  |Info  |    1 |Done synthesizing.                                                                                                                                                                                                 |
| SYNTH-4  |Info  |    1 |Mapping.                                                                                                                                                                                                           |
| TIM-30   |Error |    2 |Could not perform a meaningful RTL delay analysis. Genus requires Basic inverter or two-input single output gates such as AND, OR, NAND, NOR as a prerequisite in the Liberty library for delay modeling.          |
|          |      |      |Make sure that your library contains at least one inverter and one 2-input library cell to create timing models for unmapped gates in the netlist. A library cell is considered not usable if it has a 'dont_use'  |
|          |      |      | or a 'dont_touch' attribute set to 'true' in the .lib files.
 In this case, use 'set_attribute preserve false <libcell>' and 'set_attribute avoid false <libcell>' in legacy_ui or use 'set_db <libcell>          |
|          |      |      | .preserve false' and set_db <libcell> .avoid false' in Common_ui to make the cell usable.                                                                                                                         |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'VIR_CLK' target slack:   210 ps
Target path end-point (Port: simple_alu/zero)

              Pin                           Type          Fanout Load Arrival   
                                           (Domain)              (fF)   (ps)    
--------------------------------------------------------------------------------
(clock VIR_CLK)                   <<<  launch                               0 R 
(simple_alu_slow.sdc_line_3_65_1)      ext delay                                
ALUControl[0]                     (u)  in port                68 19.8           
cb_parti/ALUControl 
  g1962/in_1                                                                    
  g1962/z                         (u)  unmapped_complex2       1  2.2           
  g1963/in_1                                                                    
  g1963/z                         (u)  unmapped_nand2          4  8.8           
cb_parti/I1_INST0_b 
I1_INST0/b 
  g41/in_1                                                                      
  g41/z                           (u)  unmapped_or2            1  2.2           
  g52/in_0                                                                      
  g52/z                           (u)  unmapped_nand2          1  2.2           
  g48/in_0                                                                      
  g48/z                           (u)  unmapped_nand2          3  6.6           
I1_INST0/cout 
I1_INST1/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST1/cout 
I1_INST2/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST2/cout 
I1_INST3/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST3/cout 
I1_INST4/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST4/cout 
I1_INST5/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST5/cout 
I1_INST6/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST6/cout 
I1_INST7/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST7/cout 
I1_INST8/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST8/cout 
I1_INST9/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST9/cout 
I1_INST10/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST10/cout 
I1_INST11/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST11/cout 
I1_INST12/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST12/cout 
I1_INST13/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST13/cout 
I1_INST14/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST14/cout 
I1_INST15/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST15/cout 
I1_INST16/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST16/cout 
I1_INST17/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST17/cout 
I1_INST18/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST18/cout 
I1_INST19/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST19/cout 
I1_INST20/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST20/cout 
I1_INST21/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST21/cout 
I1_INST22/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST22/cout 
I1_INST23/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST23/cout 
I1_INST24/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST24/cout 
I1_INST25/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST25/cout 
I1_INST26/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST26/cout 
I1_INST27/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST27/cout 
I1_INST28/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST28/cout 
I1_INST29/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST29/cout 
I1_INST30/cin 
  g48/in_1                                                                      
  g48/z                           (u)  unmapped_nand2          1  2.2           
  g44/in_0                                                                      
  g44/z                           (u)  unmapped_nand2          3  6.6           
I1_INST30/cout 
I1_INST31/cin 
  g46/in_1                                                                      
  g46/z                           (u)  unmapped_complex2       1  2.2           
  g47/in_1                                                                      
  g47/z                           (u)  unmapped_nand2          1  2.2           
I1_INST31/sum 
cb_parti1990/I1_INST31_sum 
  g3640/in_1                                                                    
  g3640/z                         (u)  unmapped_complex2       1  2.2           
  g3474/in_1                                                                    
  g3474/z                         (u)  unmapped_complex2       2  4.1           
  g3641/in_1                                                                    
  g3641/z                         (u)  unmapped_nor2           1  1.9           
cb_parti1990/zero 
zero                              <<<  interconnect                             
                                       out port                                 
(simple_alu_slow.sdc_line_4_96_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VIR_CLK)                        capture                          10000 R 
--------------------------------------------------------------------------------
Cost Group   : 'VIR_CLK' (path_group 'VIR_CLK')
Start-point  : ALUControl[0]
End-point    : zero
Analysis View: view_wcl_slow

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 3149ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 12 CPUs usable)
          Restructuring (delay-based) cb_part_222...
          Done restructuring (delay-based) cb_part_222
        Optimizing component cb_part_222...
          Restructuring (delay-based) full_adder_65...
          Done restructuring (delay-based) full_adder_65
        Optimizing component full_adder_65...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_66...
          Done restructuring (delay-based) full_adder_66
        Optimizing component full_adder_66...
          Restructuring (delay-based) full_adder_67...
          Done restructuring (delay-based) full_adder_67
        Optimizing component full_adder_67...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_68...
          Done restructuring (delay-based) full_adder_68
        Optimizing component full_adder_68...
          Restructuring (delay-based) full_adder_69...
          Done restructuring (delay-based) full_adder_69
        Optimizing component full_adder_69...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_70...
          Done restructuring (delay-based) full_adder_70
        Optimizing component full_adder_70...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_71...
          Done restructuring (delay-based) full_adder_71
        Optimizing component full_adder_71...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_72...
          Done restructuring (delay-based) full_adder_72
        Optimizing component full_adder_72...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_73...
          Done restructuring (delay-based) full_adder_73
        Optimizing component full_adder_73...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_74...
          Done restructuring (delay-based) full_adder_74
        Optimizing component full_adder_74...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_75...
          Done restructuring (delay-based) full_adder_75
        Optimizing component full_adder_75...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_76...
          Done restructuring (delay-based) full_adder_76
        Optimizing component full_adder_76...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_77...
          Done restructuring (delay-based) full_adder_77
        Optimizing component full_adder_77...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_78...
          Done restructuring (delay-based) full_adder_78
        Optimizing component full_adder_78...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_79...
          Done restructuring (delay-based) full_adder_79
        Optimizing component full_adder_79...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_80...
          Done restructuring (delay-based) full_adder_80
        Optimizing component full_adder_80...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_81...
          Done restructuring (delay-based) full_adder_81
        Optimizing component full_adder_81...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_82...
          Done restructuring (delay-based) full_adder_82
        Optimizing component full_adder_82...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_83...
          Done restructuring (delay-based) full_adder_83
        Optimizing component full_adder_83...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_84...
          Done restructuring (delay-based) full_adder_84
        Optimizing component full_adder_84...
          Restructuring (delay-based) full_adder_85...
          Done restructuring (delay-based) full_adder_85
        Optimizing component full_adder_85...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_86...
          Done restructuring (delay-based) full_adder_86
        Optimizing component full_adder_86...
          Restructuring (delay-based) full_adder_87...
          Done restructuring (delay-based) full_adder_87
        Optimizing component full_adder_87...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_88...
          Done restructuring (delay-based) full_adder_88
        Optimizing component full_adder_88...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_89...
          Done restructuring (delay-based) full_adder_89
        Optimizing component full_adder_89...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_90...
          Done restructuring (delay-based) full_adder_90
        Optimizing component full_adder_90...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_91...
          Done restructuring (delay-based) full_adder_91
        Optimizing component full_adder_91...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_92...
          Done restructuring (delay-based) full_adder_92
        Optimizing component full_adder_92...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_93...
          Done restructuring (delay-based) full_adder_93
        Optimizing component full_adder_93...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_94...
          Done restructuring (delay-based) full_adder_94
        Optimizing component full_adder_94...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) full_adder_95...
          Done restructuring (delay-based) full_adder_95
        Optimizing component full_adder_95...
          Restructuring (delay-based) full_adder...
          Done restructuring (delay-based) full_adder
        Optimizing component full_adder...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
          Restructuring (delay-based) logic partition in simple_alu...
          Done restructuring (delay-based) logic partition in simple_alu
        Optimizing logic partition in simple_alu...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
              Pin                         Type       Fanout Load Slew Delay Arrival   
                                         (Domain)           (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock VIR_CLK)                        launch                                     0 R 
(simple_alu_slow.sdc_line_3_65_1)      ext delay                      +1500    1500 F 
ALUControl[0]                          in port            2  5.3    0    +0    1500 F 
cb_parti/ALUControl 
  g1969/S0                                                               +0    1500   
  g1969/Y                              CLKMX2X3(0)        1  4.4   55  +159    1659 R 
cb_parti/I1_INST0_b 
I1_INST0/b 
  g83/CI                                                                 +0    1659   
  g83/CO                               ADDFHX4(0)         1  4.4   68  +186    1846 R 
I1_INST0/cout 
I1_INST1/cin 
  g75/CI                                                                 +0    1846   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    2037 R 
I1_INST1/cout 
I1_INST2/cin 
  g75/CI                                                                 +0    2037   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    2228 R 
I1_INST2/cout 
I1_INST3/cin 
  g75/CI                                                                 +0    2228   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    2419 R 
I1_INST3/cout 
I1_INST4/cin 
  g75/CI                                                                 +0    2419   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    2610 R 
I1_INST4/cout 
I1_INST5/cin 
  g75/CI                                                                 +0    2610   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    2801 R 
I1_INST5/cout 
I1_INST6/cin 
  g75/CI                                                                 +0    2801   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    2992 R 
I1_INST6/cout 
I1_INST7/cin 
  g75/CI                                                                 +0    2992   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    3183 R 
I1_INST7/cout 
I1_INST8/cin 
  g75/CI                                                                 +0    3183   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    3374 R 
I1_INST8/cout 
I1_INST9/cin 
  g75/CI                                                                 +0    3374   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    3565 R 
I1_INST9/cout 
I1_INST10/cin 
  g75/CI                                                                 +0    3565   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    3756 R 
I1_INST10/cout 
I1_INST11/cin 
  g75/CI                                                                 +0    3756   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    3947 R 
I1_INST11/cout 
I1_INST12/cin 
  g75/CI                                                                 +0    3947   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    4138 R 
I1_INST12/cout 
I1_INST13/cin 
  g75/CI                                                                 +0    4138   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    4329 R 
I1_INST13/cout 
I1_INST14/cin 
  g75/CI                                                                 +0    4329   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    4520 R 
I1_INST14/cout 
I1_INST15/cin 
  g75/CI                                                                 +0    4520   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    4711 R 
I1_INST15/cout 
I1_INST16/cin 
  g75/CI                                                                 +0    4711   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    4902 R 
I1_INST16/cout 
I1_INST17/cin 
  g75/CI                                                                 +0    4902   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    5093 R 
I1_INST17/cout 
I1_INST18/cin 
  g75/CI                                                                 +0    5093   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    5284 R 
I1_INST18/cout 
I1_INST19/cin 
  g75/CI                                                                 +0    5284   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    5475 R 
I1_INST19/cout 
I1_INST20/cin 
  g75/CI                                                                 +0    5475   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    5666 R 
I1_INST20/cout 
I1_INST21/cin 
  g75/CI                                                                 +0    5666   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    5857 R 
I1_INST21/cout 
I1_INST22/cin 
  g75/CI                                                                 +0    5857   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    6048 R 
I1_INST22/cout 
I1_INST23/cin 
  g75/CI                                                                 +0    6048   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    6239 R 
I1_INST23/cout 
I1_INST24/cin 
  g75/CI                                                                 +0    6239   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    6430 R 
I1_INST24/cout 
I1_INST25/cin 
  g75/CI                                                                 +0    6430   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    6621 R 
I1_INST25/cout 
I1_INST26/cin 
  g75/CI                                                                 +0    6621   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    6812 R 
I1_INST26/cout 
I1_INST27/cin 
  g75/CI                                                                 +0    6812   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    7003 R 
I1_INST27/cout 
I1_INST28/cin 
  g75/CI                                                                 +0    7003   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    7194 R 
I1_INST28/cout 
I1_INST29/cin 
  g75/CI                                                                 +0    7194   
  g75/CO                               ADDFHX4(0)         1  4.4   68  +191    7385 R 
I1_INST29/cout 
I1_INST30/cin 
  g75/CI                                                                 +0    7385   
  g75/CO                               ADDFHX4(0)         1  4.1   67  +190    7575 R 
I1_INST30/cout 
I1_INST31/cin 
  g75/CI                                                                 +0    7575   
  g75/S                                ADDFHX1(0)         1  2.7   80  +253    7829 F 
I1_INST31/sum 
cb_parti1990/I1_INST31_sum 
  g5330/A1N                                                              +0    7829   
  g5330/Y                              OAI2BB1X4(0)       2  5.8   84  +126    7955 F 
  g5312/D                                                                +0    7956   
  g5312/Y                              NOR4BX4(0)         1  1.9  131   +76    8031 R 
cb_parti1990/zero 
zero                              <<<  interconnect               131    +0    8031 R 
                                       out port                          +0    8031 R 
(simple_alu_slow.sdc_line_4_96_1)      ext delay                      +1500    9531 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VIR_CLK)                        capture                                10000 R 
--------------------------------------------------------------------------------------
Cost Group   : 'VIR_CLK' (path_group 'VIR_CLK')
Timing slack :     469ps 
Start-point  : ALUControl[0]
End-point    : zero
Analysis View: view_wcl_slow

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                  360        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       VIR_CLK               210      469             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 2, CPU_Time 2.4907020000000006
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:57 (Jan20) |  318.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:03(00:00:04) |  60.0( 57.1) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:01) |  -0.1( 14.3) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:25) |  00:00:02(00:00:02) |  40.1( 28.6) |   15:32:04 (Jan20) |  671.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Dominant view analysis is reducing the number of views from 3 (3 corners) to 2 (2 corners).
-------------------------------------------------------------------------------
 hi_fo_buf                   378        0         0         0        0      258

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         1  (        1 /        1 )  0.02

 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_area                   378        0         0         0        0      258
 rem_buf                     339        0         0         0        0      258
 rem_inv                     330        0         0         0        0      258
 merge_bi                    309        0         0         0        0      258
 io_phase                    307        0         0         0        0      256

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        53  (       53 /       53 )  0.17
         rem_inv        11  (       11 /       11 )  0.05
        merge_bi        28  (       28 /       28 )  0.08
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.01
        io_phase         2  (        2 /        2 )  0.11
       gate_comp         0  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        35  (        0 /       35 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  307        0         0         0        0      256

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                    307        0         0         0        0      256

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

Restoring original analysis views.
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/simple_alu/fv_map.fv.json' for netlist 'fv/simple_alu/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/simple_alu/rtl_to_fv_map.do~.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/simple_alu/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.9551039999999986
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:57 (Jan20) |  318.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:03(00:00:04) |  45.7( 50.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:01) |  -0.1( 12.5) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:25) |  00:00:02(00:00:02) |  30.5( 25.0) |   15:32:04 (Jan20) |  671.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:26) |  00:00:01(00:00:01) |  23.9( 12.5) |   15:32:05 (Jan20) |  671.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time -0.003125999999998186
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:57 (Jan20) |  318.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:03(00:00:04) |  45.7( 44.4) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:01) |  -0.1( 11.1) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:25) |  00:00:02(00:00:02) |  30.5( 22.2) |   15:32:04 (Jan20) |  671.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:26) |  00:00:01(00:00:01) |  23.9( 11.1) |   15:32:05 (Jan20) |  671.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:01) |  -0.0( 11.1) |   15:32:06 (Jan20) |  668.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:simple_alu ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:simple_alu
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:simple_alu'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:57 (Jan20) |  318.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:03(00:00:04) |  45.7( 44.4) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:01) |  -0.1( 11.1) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:25) |  00:00:02(00:00:02) |  30.5( 22.2) |   15:32:04 (Jan20) |  671.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:26) |  00:00:01(00:00:01) |  23.9( 11.1) |   15:32:05 (Jan20) |  671.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:01) |  -0.0( 11.1) |   15:32:06 (Jan20) |  668.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:06 (Jan20) |  668.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX1/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX1/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX1/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX1/QN' is ignored.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'CLKMX2X12' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'CLKMX2X12' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'Y' in libcell 'CLKXOR2X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'Y' in libcell 'CLKXOR2X1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'Y' in libcell 'CLKXOR2X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'Y' in libcell 'CLKXOR2X1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'Y' in libcell 'CLKXOR2X4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'Y' in libcell 'CLKXOR2X4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'Y' in libcell 'CLKXOR2X4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'Y' in libcell 'CLKXOR2X4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X6' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2X6' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2XL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX2XL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S1' and 'Y' in libcell 'MX3X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S1' and 'Y' in libcell 'MX3X1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX3X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX3X1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S1' and 'Y' in libcell 'MX3X2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S1' and 'Y' in libcell 'MX3X2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX3X2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'S0' and 'Y' in libcell 'MX3X2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow.lib', Total cells: 477, Unusable cells: 9.
	List of unusable cells: 'HOLDX1 TLATNSRX4 TLATNSRXL TLATSRX2 TLATSRX4 TLATNSRX2 TLATSRX1 TLATSRXL TLATNSRX1 .'
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX1/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX1/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRXL/QN' is ignored.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'fast.lib', Total cells: 477, Unusable cells: 477.
	List of unusable cells: 'ADDFHX2 ADDFHX4 ADDFHXL ADDFXL ADDHX2 ADDHXL AND2X4 AND2X6 AND2XL AND3X1 AND3X8 AND3XL AND4X1 AND4X4 AND4X8 AND4XL AO21X1 AO21X2 AO21XL AO22X1 AO22X2 AO22XL AOI211X2 AOI211X4 AOI21X1 AOI21XL AOI221X4 AOI221XL AOI222XL AOI22X2 AOI22X4 AOI22XL AOI2BB1X2 AOI2BB1X4 AOI2BB1XL AOI2BB2X2 AOI2BB2XL AOI31X2 AOI32X2 AOI32X4 AOI32XL AOI33X1 AOI33X2 AOI33X4 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKAND2X2 CLKAND2X6 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKMX2X12 CLKXOR2X1 CLKXOR2X4 DFFHQX1 DFFHQX2 DFFNSRX2 DFFQX1 DFFQX2 DFFQX4 DFFRHQX2 DFFRX1 DFFRX4 DFFRXL DFFSHQX2 DFFSHQX4 DFFSHQX8 DFFSRHQX1 DFFSRHQX2 DFFSRX1 DFFSRXL DFFTRX2 DFFX1 DFFX2 DLY1X4 DLY2X4 DLY3X4 EDFFHQX2 EDFFTRX1 EDFFTRX4 EDFFX1 EDFFX4 HOLDX1 INVX1 INVX12 INVX2 INVX3 MDFFHQX8 MX2X1 MX2X2 MX2X4 MX2X6 MX2XL MX3X1 MX3X2 MX3X4 MX4X4 MXI2X1 MXI2X6 MXI2XL MXI3X1 MXI3X4 MXI4X2 MXI4XL NAND2BX1 NAND2BX2 NAND2BXL NAND2X6 NAND3BX4 NAND3BXL NAND3X1 NAND3X4 NAND3X6 NAND3XL NAND4BBX2 NAND4BBXL NAND4X2 NAND4X6 NOR2BX1 NOR2BX2 NOR2BX4 NOR2BXL NOR2X1 NOR2X2 NOR2X4 NOR2X6 NOR2XL NOR3BX1 NOR3BX2 NOR3BXL NOR3X1 NOR4BBX2 NOR4BBX4 NOR4BBXL NOR4X2 NOR4X6 OA21X1 OA22X1 OA22X2 OAI211X2 OAI211X4 OAI21X4 OAI21XL OAI221XL OAI222X2 OAI222X4 OAI22X1 OAI22X2 OAI2BB1X2 OAI2BB2X1 OAI2BB2XL OAI31XL OAI32XL OAI33X1 OAI33X2 OAI33XL OR2XL OR3X2 OR3X4 OR4X4 OR4X6 OR4X8 OR4XL SDFFHQX8 SDFFNSRX2 SDFFNSRXL SDFFQX1 SDFFRHQX1 SDFFRHQX4 SDFFRX1 SDFFRX2 SDFFRXL SDFFSHQX1 SDFFSRHQX1 SDFFSRHQX2 SDFFSRHQX4 SDFFSRX1 SDFFSRX4 SDFFSX1 SDFFSXL SDFFTRX1 SDFFTRX2 SDFFTRX4 SDFFTRXL SDFFX1 SEDFFHQX2 SEDFFHQX8 SEDFFTRX2 SEDFFTRX4 SEDFFTRXL SEDFFX2 SEDFFXL SMDFFHQX1 SMDFFHQX2 SMDFFHQX4 SMDFFHQX8 TBUFX16 TBUFX3 TBUFX6 TBUFX8 TBUFXL TIELO TLATNCAX12 TLATNCAX2 TLATNCAX20 TLATNCAX6 TLATNSRX4 TLATNSRXL TLATNTSCAX16 TLATNTSCAX4 TLATNTSCAX8 TLATNX2 TLATNXL TLATSRX2 TLATSRX4 TLATX2 TLATXL XNOR2X1 XNOR2X2 XNOR2X4 XNOR2XL XOR2X1 XOR2X2 XOR2X4 XOR2XL ACHCONX2 ADDFX2 ADDFX4 ADDHX1 AND3X4 AND3X6 AO22X4 AOI21X4 AOI221X1 AOI222X2 AOI2BB2X1 AOI2BB2X4 AOI31X1 AOI32X1 BMXIX2 BUFX8 CLKAND2X12 CLKAND2X3 CLKBUFX3 CLKINVX8 CLKMX2X6 CLKXOR2X2 DFFNSRX1 DFFNSRXL DFFRHQX1 DFFRHQX4 DFFRX2 DFFSRHQX4 DFFSRX2 DFFSX4 DFFSXL DFFTRX1 DFFTRX4 DFFX4 DLY1X1 DLY4X1 EDFFHQX1 EDFFX2 EDFFXL INVX20 INVX4 MDFFHQX1 MDFFHQX2 MDFFHQX4 MX4X1 MX4X2 MX4XL MXI2X2 MXI3X2 MXI3XL MXI4X4 NAND2BX4 NAND2X4 NAND2XL NAND3X2 NAND4BBX4 NAND4BX4 NAND4X4 NAND4X8 NOR3X6 NOR4BBX1 NOR4BX2 NOR4BX4 OA22X4 OAI21X1 OAI221X4 OAI222X1 OAI22X4 OAI2BB1X1 OAI2BB1X4 OAI2BB2X4 OAI31X4 OAI32X4 OR2X4 OR2X6 OR2X8 OR3X1 OR3X8 SDFFHQX1 SDFFHQX2 SDFFQX4 SDFFQXL SDFFRHQX8 SDFFRX4 SDFFSHQX2 SDFFSRX2 SDFFSX2 SDFFX2 SDFFX4 SDFFXL TBUFX12 TBUFX20 TBUFX4 TLATNCAX16 TLATNSRX2 TLATNTSCAX12 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX6 TLATNX4 TLATSRX1 TLATSRXL TLATX1 XNOR3X1 XNOR3XL AND2X1 AO21X4 AOI211X1 AOI21X2 AOI221X2 AOI222X1 AOI222X4 AOI2BB1X1 AOI31XL AOI33XL BMXIX4 BUFX6 CLKAND2X8 CLKMX2X2 CLKMX2X3 CLKMX2X4 DFFQXL DFFRHQX8 DFFSRX4 DFFSX1 DFFTRXL DFFXL DLY2X1 DLY3X1 DLY4X4 EDFFHQX8 INVX6 MX3XL NAND2X2 NAND2X8 NAND3BX1 NAND3X8 NAND4BX2 NAND4BXL NAND4X1 NAND4XL NOR3BX4 NOR3X2 NOR4X1 NOR4XL OA21X2 OA21XL OAI21X2 OAI221X1 OAI22XL OAI2BB1XL OAI2BB2X2 OAI31X2 OAI32X2 OAI33X4 OR4X1 SDFFHQX4 SDFFNSRX1 SDFFNSRX4 SDFFRHQX2 SDFFSHQX4 SDFFSHQX8 SDFFSRHQX8 SEDFFTRX1 SEDFFX1 TBUFX2 TLATNCAX4 TLATNX1 TLATX4 ADDFHX1 ADDFX1 ADDHX4 AND2X2 AND2X8 AND3X2 AND4X2 AND4X6 AOI211XL AOI22X1 DFFSHQX1 DFFSRHQX8 EDFFTRXL INVX16 INVX8 MX2X8 NAND2X1 NAND3BX2 NOR2X8 NOR3XL NOR4BX1 NOR4X8 OAI211X1 OAI31X1 OAI32X1 OR2X1 OR2X2 OR4X2 SDFFSRXL SDFFSX4 TIEHI TLATNCAX3 TLATNCAX8 TLATNSRX1 TLATNTSCAX3 XOR3XL AOI31X4 DFFHQX8 EDFFHQX4 INVXL MXI2X8 MXI4X1 NAND4BX1 OA21X4 OAI221X2 OR3X6 OR3XL SDFFQX2 SEDFFHQX4 SEDFFX4 TBUFX1 CLKXOR2X8 MXI2X4 NAND4BBX1 NOR3X8 NOR4BXL NOR4X4 OA22XL OAI222XL XOR3X1 CLKMX2X8 DFFHQX4 NOR3X4 EDFFTRX2 SEDFFHQX1 CLKAND2X4 OAI211XL .'
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'typical.lib', Total cells: 477, Unusable cells: 477.
	List of unusable cells: 'ADDFHX2 ADDFHX4 ADDFHXL ADDFXL ADDHX2 ADDHXL AND2X4 AND2X6 AND2XL AND3X1 AND3X8 AND3XL AND4X1 AND4X4 AND4X8 AND4XL AO21X1 AO21X2 AO21XL AO22X1 AO22X2 AO22XL AOI211X2 AOI211X4 AOI21X1 AOI21XL AOI221X4 AOI221XL AOI222XL AOI22X2 AOI22X4 AOI22XL AOI2BB1X2 AOI2BB1X4 AOI2BB1XL AOI2BB2X2 AOI2BB2XL AOI31X2 AOI32X2 AOI32X4 AOI32XL AOI33X1 AOI33X2 AOI33X4 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKAND2X2 CLKAND2X6 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKMX2X12 CLKXOR2X1 CLKXOR2X4 DFFHQX1 DFFHQX2 DFFNSRX2 DFFQX1 DFFQX2 DFFQX4 DFFRHQX2 DFFRX1 DFFRX4 DFFRXL DFFSHQX2 DFFSHQX4 DFFSHQX8 DFFSRHQX1 DFFSRHQX2 DFFSRX1 DFFSRXL DFFTRX2 DFFX1 DFFX2 DLY1X4 DLY2X4 DLY3X4 EDFFHQX2 EDFFTRX1 EDFFTRX4 EDFFX1 EDFFX4 HOLDX1 INVX1 INVX12 INVX2 INVX3 MDFFHQX8 MX2X1 MX2X2 MX2X4 MX2X6 MX2XL MX3X1 MX3X2 MX3X4 MX4X4 MXI2X1 MXI2X6 MXI2XL MXI3X1 MXI3X4 MXI4X2 MXI4XL NAND2BX1 NAND2BX2 NAND2BXL NAND2X6 NAND3BX4 NAND3BXL NAND3X1 NAND3X4 NAND3X6 NAND3XL NAND4BBX2 NAND4BBXL NAND4X2 NAND4X6 NOR2BX1 NOR2BX2 NOR2BX4 NOR2BXL NOR2X1 NOR2X2 NOR2X4 NOR2X6 NOR2XL NOR3BX1 NOR3BX2 NOR3BXL NOR3X1 NOR4BBX2 NOR4BBX4 NOR4BBXL NOR4X2 NOR4X6 OA21X1 OA22X1 OA22X2 OAI211X2 OAI211X4 OAI21X4 OAI21XL OAI221XL OAI222X2 OAI222X4 OAI22X1 OAI22X2 OAI2BB1X2 OAI2BB2X1 OAI2BB2XL OAI31XL OAI32XL OAI33X1 OAI33X2 OAI33XL OR2XL OR3X2 OR3X4 OR4X4 OR4X6 OR4X8 OR4XL SDFFHQX8 SDFFNSRX2 SDFFNSRXL SDFFQX1 SDFFRHQX1 SDFFRHQX4 SDFFRX1 SDFFRX2 SDFFRXL SDFFSHQX1 SDFFSRHQX1 SDFFSRHQX2 SDFFSRHQX4 SDFFSRX1 SDFFSRX4 SDFFSX1 SDFFSXL SDFFTRX1 SDFFTRX2 SDFFTRX4 SDFFTRXL SDFFX1 SEDFFHQX2 SEDFFHQX8 SEDFFTRX2 SEDFFTRX4 SEDFFTRXL SEDFFX2 SEDFFXL SMDFFHQX1 SMDFFHQX2 SMDFFHQX4 SMDFFHQX8 TBUFX16 TBUFX3 TBUFX6 TBUFX8 TBUFXL TIELO TLATNCAX12 TLATNCAX2 TLATNCAX20 TLATNCAX6 TLATNSRX4 TLATNSRXL TLATNTSCAX16 TLATNTSCAX4 TLATNTSCAX8 TLATNX2 TLATNXL TLATSRX2 TLATSRX4 TLATX2 TLATXL XNOR2X1 XNOR2X2 XNOR2X4 XNOR2XL XOR2X1 XOR2X2 XOR2X4 XOR2XL ACHCONX2 ADDFX2 ADDFX4 ADDHX1 AND3X4 AND3X6 AO22X4 AOI21X4 AOI221X1 AOI222X2 AOI2BB2X1 AOI2BB2X4 AOI31X1 AOI32X1 BMXIX2 BUFX8 CLKAND2X12 CLKAND2X3 CLKBUFX3 CLKINVX8 CLKMX2X6 CLKXOR2X2 DFFNSRX1 DFFNSRXL DFFRHQX1 DFFRHQX4 DFFRX2 DFFSRHQX4 DFFSRX2 DFFSX4 DFFSXL DFFTRX1 DFFTRX4 DFFX4 DLY1X1 DLY4X1 EDFFHQX1 EDFFX2 EDFFXL INVX20 INVX4 MDFFHQX1 MDFFHQX2 MDFFHQX4 MX4X1 MX4X2 MX4XL MXI2X2 MXI3X2 MXI3XL MXI4X4 NAND2BX4 NAND2X4 NAND2XL NAND3X2 NAND4BBX4 NAND4BX4 NAND4X4 NAND4X8 NOR3X6 NOR4BBX1 NOR4BX2 NOR4BX4 OA22X4 OAI21X1 OAI221X4 OAI222X1 OAI22X4 OAI2BB1X1 OAI2BB1X4 OAI2BB2X4 OAI31X4 OAI32X4 OR2X4 OR2X6 OR2X8 OR3X1 OR3X8 SDFFHQX1 SDFFHQX2 SDFFQX4 SDFFQXL SDFFRHQX8 SDFFRX4 SDFFSHQX2 SDFFSRX2 SDFFSX2 SDFFX2 SDFFX4 SDFFXL TBUFX12 TBUFX20 TBUFX4 TLATNCAX16 TLATNSRX2 TLATNTSCAX12 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX6 TLATNX4 TLATSRX1 TLATSRXL TLATX1 XNOR3X1 XNOR3XL AND2X1 AO21X4 AOI211X1 AOI21X2 AOI221X2 AOI222X1 AOI222X4 AOI2BB1X1 AOI31XL AOI33XL BMXIX4 BUFX6 CLKAND2X8 CLKMX2X2 CLKMX2X3 CLKMX2X4 DFFQXL DFFRHQX8 DFFSRX4 DFFSX1 DFFTRXL DFFXL DLY2X1 DLY3X1 DLY4X4 EDFFHQX8 INVX6 MX3XL NAND2X2 NAND2X8 NAND3BX1 NAND3X8 NAND4BX2 NAND4BXL NAND4X1 NAND4XL NOR3BX4 NOR3X2 NOR4X1 NOR4XL OA21X2 OA21XL OAI21X2 OAI221X1 OAI22XL OAI2BB1XL OAI2BB2X2 OAI31X2 OAI32X2 OAI33X4 OR4X1 SDFFHQX4 SDFFNSRX1 SDFFNSRX4 SDFFRHQX2 SDFFSHQX4 SDFFSHQX8 SDFFSRHQX8 SEDFFTRX1 SEDFFX1 TBUFX2 TLATNCAX4 TLATNX1 TLATX4 ADDFHX1 ADDFX1 ADDHX4 AND2X2 AND2X8 AND3X2 AND4X2 AND4X6 AOI211XL AOI22X1 DFFSHQX1 DFFSRHQX8 EDFFTRXL INVX16 INVX8 MX2X8 NAND2X1 NAND3BX2 NOR2X8 NOR3XL NOR4BX1 NOR4X8 OAI211X1 OAI31X1 OAI32X1 OR2X1 OR2X2 OR4X2 SDFFSRXL SDFFSX4 TIEHI TLATNCAX3 TLATNCAX8 TLATNSRX1 TLATNTSCAX3 XOR3XL AOI31X4 DFFHQX8 EDFFHQX4 INVXL MXI2X8 MXI4X1 NAND4BX1 OA21X4 OAI221X2 OR3X6 OR3XL SDFFQX2 SEDFFHQX4 SEDFFX4 TBUFX1 CLKXOR2X8 MXI2X4 NAND4BBX1 NOR3X8 NOR4BXL NOR4X4 OA22XL OAI222XL XOR3X1 CLKMX2X8 DFFHQX4 NOR3X4 EDFFTRX2 SEDFFHQX1 CLKAND2X4 OAI211XL .'
Dominant view analysis is reducing the number of views from 3 (3 corners) to 2 (2 corners).
-------------------------------------------------------------------------------
 hi_fo_buf                   307        0         0         0        0      256

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  307        0         0         0        0      256

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                    307        0         0         0        0      256

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.005939000000001471
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:57 (Jan20) |  318.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:03(00:00:04) |  45.7( 44.4) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:01) |  -0.1( 11.1) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:25) |  00:00:02(00:00:02) |  30.5( 22.2) |   15:32:04 (Jan20) |  671.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:26) |  00:00:01(00:00:01) |  24.0( 11.1) |   15:32:05 (Jan20) |  671.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:01) |  -0.0( 11.1) |   15:32:06 (Jan20) |  668.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:06 (Jan20) |  668.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |  -0.1(  0.0) |   15:32:06 (Jan20) |  668.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:57 (Jan20) |  318.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:03(00:00:04) |  45.7( 44.4) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:01 (Jan20) |  671.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:01) |  -0.1( 11.1) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:02 (Jan20) |  671.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:25) |  00:00:02(00:00:02) |  30.5( 22.2) |   15:32:04 (Jan20) |  671.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:26) |  00:00:01(00:00:01) |  24.0( 11.1) |   15:32:05 (Jan20) |  671.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:01) |  -0.0( 11.1) |   15:32:06 (Jan20) |  668.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:06 (Jan20) |  668.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |  -0.1(  0.0) |   15:32:06 (Jan20) |  668.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:06 (Jan20) |  668.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Restoring original analysis views.
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       672         0       671
##>M:Pre Cleanup                        0         -         -       672         0       671
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       176         0       671
##>M:Const Prop                         1       415         0       176         0       668
##>M:Cleanup                            0       415         0       176         0       668
##>M:MBCI                               0         -         -       176         0       668
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'simple_alu'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(run.tcl) 83: write_snapshot -directory $_OUTPUTS_PATH -tag syn_map 
%# Begin write_snapshot (01/20 15:32:06, mem=1458.42M)
%# Begin qos_stats (01/20 15:32:06, mem=1494.26M)
        Computing arrivals and requireds.
%# End qos_stats (01/20 15:32:06, total cpu=13:30:00, real=13:30:00, peak res=671.80M, current mem=1494.26M)


Working Directory = /home/shadab/shadab/genus_flow/ALU/work
QoS Summary for simple_alu
================================================================================
Metric                          syn_generic     syn_map        
================================================================================

View : view_wcl_slow
Slack (ps):                     2,653             416
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                     2,653             416
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

View : view_wcl_fast
Slack (ps):                     4,000           1,851
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                     4,000           1,851
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

View : view_wcl_typical
Slack (ps):                     5,100           1,976
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                     5,100           1,976
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

Cell Area:                         25             307
Total Cell Area:                   25             307
Leaf Instances:                   672             176
Total Instances:                  672             176
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:10        00:30:05
Real Runtime (h:m:s):        00:30:22        00:30:05
CPU  Elapsed (h:m:s):        00:30:14        00:30:19
Real Elapsed (h:m:s):        00:30:24        00:30:29
Memory (MB):                  1488.68         1494.26
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:27
Total Memory (MB):     1502.26
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : simple_alu
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 34 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 34 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 34 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.

*INFO : Above table contains 18 Lib-Cell having zero area.

Finished exporting design database to file 'OUTPUT/outputs_21.14-s082_1/syn_map_simple_alu.db' for 'simple_alu' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_map (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (01/20 15:32:06, total cpu=13:30:00, real=13:30:00, peak res=671.80M, current mem=1502.26M)
@file(run.tcl) 84: report_summary -directory $_REPORTS_PATH


Working Directory = /home/shadab/shadab/genus_flow/ALU/work
QoS Summary for simple_alu
================================================================================
Metric                          syn_generic     syn_map        
================================================================================

View : view_wcl_slow
Slack (ps):                     2,653             416
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                     2,653             416
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

View : view_wcl_fast
Slack (ps):                     4,000           1,851
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                     4,000           1,851
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

View : view_wcl_typical
Slack (ps):                     5,100           1,976
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                     5,100           1,976
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

Cell Area:                         25             307
Total Cell Area:                   25             307
Leaf Instances:                   672             176
Total Instances:                  672             176
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:10        00:30:05
Real Runtime (h:m:s):        00:30:22        00:30:05
CPU  Elapsed (h:m:s):        00:30:14        00:30:19
Real Elapsed (h:m:s):        00:30:24        00:30:29
Memory (MB):                  1488.68         1494.26
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:27
Total Memory (MB):     1502.26
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 85: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(run.tcl) 86: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:39 (Jan20) |  161.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:17) |  00:00:05(00:00:17) |  35.3( 63.0) |   15:31:56 (Jan20) |  318.0 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:04(00:00:05) |  33.4( 18.5) |   15:32:01 (Jan20) |  671.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:04(00:00:05) |  31.3( 18.5) |   15:32:06 (Jan20) |  668.0 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 88: syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 0.900
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.243
Via Resistance      : 8.761 ohm (from cap_table_file)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000256  
M2              V         1.00        0.000209  
M3              H         1.00        0.000209  
M4              V         1.00        0.000209  
M5              H         1.00        0.000209  
M6              V         1.00        0.000205  
M7              H         1.00        0.000398  
M8              V         1.00        0.000393  
M9              H         1.00        0.000454  
M10             V         1.00        0.000453  
M11             H         1.00        0.000294  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         9.098470  
M2              V         1.00         6.555490  
M3              H         1.00         6.555490  
M4              V         1.00         6.555490  
M5              H         1.00         6.555490  
M6              V         1.00         6.555490  
M7              H         1.00         2.025119  
M8              V         1.00         2.025119  
M9              H         1.00         0.882366  
M10             V         1.00         0.307491  
M11             H         1.00         0.072578  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'simple_alu' using 'medium' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:simple_alu
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:simple_alu'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                   307        0         0         0        0      256
-------------------------------------------------------------------------------
 const_prop                  307        0         0         0        0      256
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  307        0         0         0        0      256

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    307        0         0         0        0      256

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        68  (        0 /        0 )  0.00
        plc_star        68  (        0 /        0 )  0.00
      drc_buf_sp       169  (        0 /      101 )  0.21
        drc_bufs       169  (        0 /      101 )  0.23
        drc_fopt        68  (        0 /       66 )  0.18
        drc_bufb        68  (        0 /        0 )  0.00
             dup        68  (        0 /        0 )  0.01
       crit_dnsz       323  (        0 /        0 )  0.52
       crit_upsz        68  (        0 /        0 )  0.00

 init_tns                    307        0         0         0        0      256

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_area                   307        0         0         0        0      256

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        35  (        0 /       35 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  307        0         0         0        0      256

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    307        0         0         0        0      256

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        68  (        0 /        0 )  0.00
        plc_star        68  (        0 /        0 )  0.00
        drc_bufs       169  (        0 /      101 )  0.38
        drc_fopt        68  (        0 /       66 )  0.18
        drc_bufb        68  (        0 /        0 )  0.00
             dup        68  (        0 /        0 )  0.01
       crit_dnsz       323  (        0 /        0 )  0.51
       crit_upsz        68  (        0 /        0 )  0.01

 init_area                   307        0         0         0        0      256

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        35  (        0 /       35 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                                                      Message Text                                                                                       |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                                                                                                                            |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                                                                                                                                   |
| CFM-212 |Info    |    1 |Forcing flat compare.                                                                                                                                                                    |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                                                                                                         |
| LBR-155 |Info    |  744 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                 |
|         |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                          |
| LBR-170 |Info    |   96 |Ignoring specified timing sense.                                                                                                                                                         |
|         |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                                       |
| LBR-415 |Info    |    3 |Unusable library cells found at the time of loading a library.                                                                                                                           |
|         |        |      |For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute. |
| PA-7    |Info    |    8 |Resetting power analysis results.                                                                                                                                                        |
|         |        |      |All computed switching activities are removed.                                                                                                                                           |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.                                                                                                                                                |
|         |        |      |The design should have 2 or more clock-gating instances for decloning.                                                                                                                   |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                                                                                                                            |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                                                                                                                                |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'simple_alu'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(run.tcl) 91: write_snapshot -innovus -directory $_OUTPUTS_PATH -tag syn_opt
%# Begin write_snapshot (01/20 15:32:09, mem=1459.24M)
%# Begin qos_stats (01/20 15:32:09, mem=1495.08M)
        Computing arrivals and requireds.
%# End qos_stats (01/20 15:32:09, total cpu=13:30:00, real=13:30:00, peak res=671.80M, current mem=1495.08M)


Working Directory = /home/shadab/shadab/genus_flow/ALU/work
QoS Summary for simple_alu
================================================================================
Metric                          syn_generic     syn_map         syn_opt        
================================================================================

View : view_wcl_slow
Slack (ps):                     2,653             416             416
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                     2,653             416             416
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

View : view_wcl_fast
Slack (ps):                     4,000           1,851           1,851
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                     4,000           1,851           1,851
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

View : view_wcl_typical
Slack (ps):                     5,100           1,976           1,976
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                     5,100           1,976           1,976
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

Cell Area:                         25             307             307
Total Cell Area:                   25             307             307
Leaf Instances:                   672             176             176
Total Instances:                  672             176             176
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:10        00:30:05        00:30:03
Real Runtime (h:m:s):        00:30:22        00:30:05        00:30:03
CPU  Elapsed (h:m:s):        00:30:14        00:30:19        00:30:22
Real Elapsed (h:m:s):        00:30:24        00:30:29        00:30:32
Memory (MB):                  1488.68         1494.26         1495.08
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:30
Total Memory (MB):     1503.08
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : simple_alu
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 34 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.

*INFO : Above table contains 18 Lib-Cell having zero area.

Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 34 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 34 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
Finished exporting design database to file 'OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.db' for 'simple_alu' (command execution time mm:ss cpu = 00:00, real = 00:00).
(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'mmmc2'
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node. See the Innovus setDesignMode -process <> command for more information about what this setting does.
Exporting design data for 'simple_alu' to OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu...
%# Begin write_design (01/20 15:32:09, mem=1511.08M)
Info    : Generating design database. [PHYS-90]
        : Writing netlist: OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.v.gz
        : The database contains all the files required to restore the design in the specified application.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.g.gz
Info    : Generating design database. [PHYS-90]
        : Writing common preserve file for dont_touch and dont_use attribute settings across multiple objects, to be passed to Innovus: OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.preserve.tcl
No loop breaker instances found (cdn_loop_breaker).
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.mmmc.tcl
File OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:00).
Finished SDC export (command execution time mm:ss (real) = 00:00).
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_slow.sdc has been written
Info: file OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_fast.sdc has been written
Info: file OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_typical.sdc has been written
Info: file OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_slow.sdc has been written
Info: file OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_fast.sdc has been written
Info: file OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_typical.sdc has been written
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.mode
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/home/install/INNOVUS211/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.
Info    : Generating design database. [PHYS-90]
        : Writing Timing Derate file: OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.derate.tcl
Info    : Generating design database. [PHYS-90]
        : Writing NDR and minimum layer data files: 'OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.ndr.tcl' and 'OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.min_layer'

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.genus_setup.tcl
** To load the database source OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.invs_setup.tcl in an Innovus session.
** To load the database source OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'simple_alu' (command execution time mm:ss cpu = 00:00, real = 00:02).
.
%# End write_design (01/20 15:32:11, total cpu=13:30:00, real=13:30:02, peak res=680.60M, current mem=1516.08M)
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:02).
%# End write_snapshot (01/20 15:32:11, total cpu=13:30:00, real=13:30:02, peak res=680.60M, current mem=1516.08M)
@file(run.tcl) 92: report_summary -directory $_REPORTS_PATH


Working Directory = /home/shadab/shadab/genus_flow/ALU/work
QoS Summary for simple_alu
================================================================================
Metric                          syn_generic     syn_map         syn_opt        
================================================================================

View : view_wcl_slow
Slack (ps):                     2,653             416             416
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                     2,653             416             416
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

View : view_wcl_fast
Slack (ps):                     4,000           1,851           1,851
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                     4,000           1,851           1,851
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

View : view_wcl_typical
Slack (ps):                     5,100           1,976           1,976
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                     5,100           1,976           1,976
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

Cell Area:                         25             307             307
Total Cell Area:                   25             307             307
Leaf Instances:                   672             176             176
Total Instances:                  672             176             176
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:10        00:30:05        00:30:03
Real Runtime (h:m:s):        00:30:22        00:30:05        00:30:03
CPU  Elapsed (h:m:s):        00:30:14        00:30:19        00:30:22
Real Elapsed (h:m:s):        00:30:24        00:30:29        00:30:32
Memory (MB):                  1488.68         1494.26         1495.08
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:32
Total Memory (MB):     1516.08
Executable Version:    21.14-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 93: puts "Runtime & Memory after syn_opt"
Runtime & Memory after syn_opt
@file(run.tcl) 94: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:39 (Jan20) |  161.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:17) |  00:00:05(00:00:17) |  29.5( 53.1) |   15:31:56 (Jan20) |  318.0 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:04(00:00:05) |  27.8( 15.6) |   15:32:01 (Jan20) |  671.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:04(00:00:05) |  26.1( 15.6) |   15:32:06 (Jan20) |  668.0 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:32) |  00:00:02(00:00:05) |  16.6( 15.6) |   15:32:11 (Jan20) |  680.6 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 97: write_db -to_file ${DESIGN}.db
Finished exporting design database to file 'simple_alu.db' for 'simple_alu' (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(run.tcl) 99: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(run.tcl) 100: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:39 (Jan20) |  161.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:17) |  00:00:05(00:00:17) |  29.5( 53.1) |   15:31:56 (Jan20) |  318.0 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:22) |  00:00:04(00:00:05) |  27.8( 15.6) |   15:32:01 (Jan20) |  671.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:04(00:00:05) |  26.1( 15.6) |   15:32:06 (Jan20) |  668.0 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:32) |  00:00:02(00:00:05) |  16.6( 15.6) |   15:32:11 (Jan20) |  680.6 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:32:11 (Jan20) |  680.6 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 101: puts "============================"
============================
@file(run.tcl) 102: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(run.tcl) 103: puts "============================"
============================
#@ End verbose source ../scripts/run.tcl
WARNING: This version of the tool is 1307 days old.
@genus:root: 2> gui_show
