Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id D7F1AA59EF3
	for <lists+qemu-devel@lfdr.de>; Mon, 10 Mar 2025 18:35:51 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1trh08-000721-1F; Mon, 10 Mar 2025 13:33:19 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1trgyx-0006p1-Ms
 for qemu-devel@nongnu.org; Mon, 10 Mar 2025 13:32:10 -0400
Received: from mail-wr1-x42c.google.com ([2a00:1450:4864:20::42c])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1trgyv-0003wy-4C
 for qemu-devel@nongnu.org; Mon, 10 Mar 2025 13:32:03 -0400
Received: by mail-wr1-x42c.google.com with SMTP id
 ffacd0b85a97d-3914a5def6bso826396f8f.1
 for <qemu-devel@nongnu.org>; Mon, 10 Mar 2025 10:32:00 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1741627919; x=1742232719; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=ci74vTjWIBuV+NFLWQpVXYtc/kF/70OUOLu8Euub6to=;
 b=cLrTy9XSrFvXNRI7se8sjTfB0dISAAvWWjbn8/GsSpmTcPu2gQs7KZuVpfsqmQYqXH
 5lJvMSn2hQOWbpd41VcN/F170LqYcMG0NJE95iFJV0AND89V5g6TackeNiPfQH9WIkXm
 XBKL3d7XCb04vjzx30JPdPNZmlu6uZnEviipRgACYr45b2m/SclHPfBR1w3BAN5gAVdF
 NWA/TBD20YRYsKzqEsbgyUGnW7XzWv2+Y5U7DOnIz6s2IDuf2KNyx3pG5RqMgZwnI76z
 6ImFUJgQPDhqQKtEHu0XiiTRLQaYqJ9beacGkdExbM7zbYr47VnWF1HRPLwetm2qaNbM
 67kw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1741627919; x=1742232719;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=ci74vTjWIBuV+NFLWQpVXYtc/kF/70OUOLu8Euub6to=;
 b=d8VyIe1pIhJmEXbse0uPsRCbs8zY3wQHfGfhfCsak/pvZQ7o2u7fmdxFZLFGVS4Djh
 3jJEdfC8N9inFnNuUls1EkqwPDUWxscSb8EEAX/hb378h9GIbQMm0RhGz1i+PdpATPa4
 /p/GG7KqaCm2ZsrdhOGbEvuxD4+qo44MHYhvmk3TfGJNoXT0w9mAqZsg8sPlNyd22lIR
 7N9uBRxdYYg9epYRU0MUlYwZ7IELEFrqKE+uBpxPFEZrB/zjrnVgaN95S35ZewBmmxas
 vHY7A3zEDiBO78A0MeHhFMYsynLKThpd0iKI7GICkt239/UgJ6cAjCxN9WtaFSZ6piOZ
 JYKg==
X-Gm-Message-State: AOJu0Ywm+mCXNCgJHCHpv6eSVdJYedkhDbD+r0ot1+vAB5sj4KJU3RFo
 AmQ9Z6hnhi/UM9dTGj8Y9+8Kt7SKmHQXkAnXA80MZEUcv9VapFaSobBzkE6Wn5w=
X-Gm-Gg: ASbGncti1eiv8sKYZvo3VM0+VffhawFAlmIH2HP4IlIjwHkcCRrH7JRIhO75143oZ15
 19bDfhRfFXxungHwAqd7uObTtHFH0K6upv8ZcQA8b0b8HgJzt7KW+2knY0E2869q0rhlPQWpRT6
 XKNJIbiRbwfaj2Owo8pH7JGFZS+EIY8UzRh0dXK2FtPLXw/cCg8Ed3F9+v3sE7CzQbloa9jLAUs
 onbxLAhllASYV6TCxUVAOg+D2TKDK/G/m5B33y0kcEYzHbTmBZMdXuD5U/7+TCd66nzHOHjbsIM
 SbAH/WusTpOtjUJsy5j8L5Ob9QIH5zr5gtLkaAM3r88OAvvRYI2HR64vsI9d7BrdptvBX66Blr+
 XUqC/sif74Nw1
X-Google-Smtp-Source: AGHT+IF6QawXMkSIo0Dmc+znS0Crk6x5ZuQVy98pMJr8WO77XHV9gx5tysS/R7Vs2aYyG4XrdRf9VQ==
X-Received: by 2002:a05:6000:1548:b0:391:2d61:453a with SMTP id
 ffacd0b85a97d-39132d73d36mr8206885f8f.28.1741627919031; 
 Mon, 10 Mar 2025 10:31:59 -0700 (PDT)
Received: from [192.168.69.199] (88-187-86-199.subs.proxad.net.
 [88.187.86.199]) by smtp.gmail.com with ESMTPSA id
 5b1f17b1804b1-43cf8a840e1sm40987675e9.8.2025.03.10.10.31.57
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Mon, 10 Mar 2025 10:31:58 -0700 (PDT)
Message-ID: <e58acfaf-5255-4710-ad34-7331401ffa86@linaro.org>
Date: Mon, 10 Mar 2025 18:31:57 +0100
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v5 14/14] hw/sd/sdhci: Remove unnecessary 'endianness'
 property
To: Guenter Roeck <linux@roeck-us.net>, BALATON Zoltan <balaton@eik.bme.hu>
Cc: qemu-devel@nongnu.org, Steven Lee <steven_lee@aspeedtech.com>,
 Joel Stanley <joel@jms.id.au>, Bernhard Beschow <shentey@gmail.com>,
 Peter Maydell <peter.maydell@linaro.org>, qemu-arm@nongnu.org,
 Andrey Smirnov <andrew.smirnov@gmail.com>,
 Paolo Bonzini <pbonzini@redhat.com>, Bin Meng <bmeng.cn@gmail.com>,
 =?UTF-8?Q?C=C3=A9dric_Le_Goater?= <clg@kaod.org>,
 Eduardo Habkost <eduardo@habkost.net>, qemu-ppc@nongnu.org,
 =?UTF-8?Q?Daniel_P=2E_Berrang=C3=A9?= <berrange@redhat.com>,
 Andrew Jeffery <andrew@codeconstruct.com.au>, Troy Lee <leetroy@gmail.com>,
 Jean-Christophe Dubois <jcd@tribudubois.net>, qemu-block@nongnu.org,
 Jamin Lin <jamin_lin@aspeedtech.com>
References: <20250310000620.70120-1-philmd@linaro.org>
 <20250310000620.70120-15-philmd@linaro.org>
 <d97b9dd5-e569-636d-8ee7-b1a48c402429@eik.bme.hu>
 <0fa157de-ee4e-4b7f-b08e-bdf65e1840ad@linaro.org>
 <6ecc3790-e5a1-4d02-aefa-c6d632936a6a@roeck-us.net>
Content-Language: en-US
From: =?UTF-8?Q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>
In-Reply-To: <6ecc3790-e5a1-4d02-aefa-c6d632936a6a@roeck-us.net>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::42c;
 envelope-from=philmd@linaro.org; helo=mail-wr1-x42c.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On 10/3/25 16:56, Guenter Roeck wrote:
> On 3/10/25 08:27, Philippe Mathieu-Daudé wrote:
>> On 10/3/25 15:09, BALATON Zoltan wrote:
>>> On Mon, 10 Mar 2025, Philippe Mathieu-Daudé wrote:
>>>> The previous commit removed the single use of instance
>>>> setting the "endianness" property.
>>>>
>>>> Since classes can register their io_ops with correct
>>>> endianness, no need to support different ones.
>>>>
>>>> Remove the code related to SDHCIState::endianess field.
>>>>
>>>> Remove the now unused SDHCIState::io_ops field, since we
>>>> directly use the class one.
>>>>
>>>> Suggested-by: Bernhard Beschow <shentey@gmail.com>
>>>> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
>>>> ---
>>>> hw/sd/sdhci-internal.h |  1 -
>>>> include/hw/sd/sdhci.h  |  2 --
>>>> hw/sd/sdhci.c          | 33 +++------------------------------
>>>> 3 files changed, 3 insertions(+), 33 deletions(-)
>>>>
>>>> diff --git a/hw/sd/sdhci-internal.h b/hw/sd/sdhci-internal.h
>>>> index d99a8493db2..e4da6c831d1 100644
>>>> --- a/hw/sd/sdhci-internal.h
>>>> +++ b/hw/sd/sdhci-internal.h
>>>> @@ -308,7 +308,6 @@ extern const VMStateDescription sdhci_vmstate;
>>>> #define SDHC_CAPAB_REG_DEFAULT 0x057834b4
>>>>
>>>> #define DEFINE_SDHCI_COMMON_PROPERTIES(_state) \
>>>> -    DEFINE_PROP_UINT8("endianness", _state, endianness, 
>>>> DEVICE_LITTLE_ENDIAN), \
>>>>     DEFINE_PROP_UINT8("sd-spec-version", _state, sd_spec_version, 2), \
>>>>     DEFINE_PROP_UINT8("uhs", _state, uhs_mode, UHS_NOT_SUPPORTED), \
>>>>     \
>>>> diff --git a/include/hw/sd/sdhci.h b/include/hw/sd/sdhci.h
>>>> index e8fced5eedc..1016a5b5b77 100644
>>>> --- a/include/hw/sd/sdhci.h
>>>> +++ b/include/hw/sd/sdhci.h
>>>> @@ -54,7 +54,6 @@ struct SDHCIState {
>>>>     AddressSpace sysbus_dma_as;
>>>>     AddressSpace *dma_as;
>>>>     MemoryRegion *dma_mr;
>>>> -    const MemoryRegionOps *io_ops;
>>>>
>>>>     QEMUTimer *insert_timer;       /* timer for 'changing' sd card. */
>>>>     QEMUTimer *transfer_timer;
>>>> @@ -105,7 +104,6 @@ struct SDHCIState {
>>>>
>>>>     /* Configurable properties */
>>>>     uint32_t quirks;
>>>> -    uint8_t endianness;
>>>>     uint8_t sd_spec_version;
>>>>     uint8_t uhs_mode;
>>>> };
>>>> diff --git a/hw/sd/sdhci.c b/hw/sd/sdhci.c
>>>> index 47e4bd1a610..cbb9f4ae8c0 100644
>>>> --- a/hw/sd/sdhci.c
>>>> +++ b/hw/sd/sdhci.c
>>>> @@ -1391,17 +1391,6 @@ sdhci_write(void *opaque, hwaddr offset, 
>>>> uint64_t val, unsigned size)
>>>> }
>>>>
>>>> static const MemoryRegionOps sdhci_mmio_le_ops = {
>>>> -    .read = sdhci_read,
>>>> -    .write = sdhci_write,
>>>> -    .valid = {
>>>> -        .min_access_size = 1,
>>>> -        .max_access_size = 4,
>>>> -        .unaligned = false
>>>> -    },
>>>> -    .endianness = DEVICE_LITTLE_ENDIAN,
>>>> -};
>>>> -
>>>> -static const MemoryRegionOps sdhci_mmio_be_ops = {
>>>>     .read = sdhci_read,
>>>>     .write = sdhci_write,
>>>>     .impl = {
>>>> @@ -1413,7 +1402,7 @@ static const MemoryRegionOps sdhci_mmio_be_ops 
>>>> = {
>>>>         .max_access_size = 4,
>>>>         .unaligned = false
>>>>     },
>>>> -    .endianness = DEVICE_BIG_ENDIAN,
>>>> +    .endianness = DEVICE_LITTLE_ENDIAN,
>>>> };
>>>>
>>>> static void sdhci_init_readonly_registers(SDHCIState *s, Error **errp)
>>>> @@ -1467,23 +1456,6 @@ void sdhci_common_realize(SDHCIState *s, 
>>>> Error **errp)
>>>>     SDHCIClass *sc = s->sc;
>>>>     const char *class_name = object_get_typename(OBJECT(s));
>>>>
>>>> -    s->io_ops = sc->io_ops ?: &sdhci_mmio_le_ops;
>>>> -    switch (s->endianness) {
>>>> -    case DEVICE_LITTLE_ENDIAN:
>>>> -        /* s->io_ops is little endian by default */
>>>> -        break;
>>>> -    case DEVICE_BIG_ENDIAN:
>>>> -        if (s->io_ops != &sdhci_mmio_le_ops) {
>>>> -            error_setg(errp, "SD controller doesn't support big 
>>>> endianness");
>>>> -            return;
>>>> -        }
>>>> -        s->io_ops = &sdhci_mmio_be_ops;
>>>> -        break;
>>>> -    default:
>>>> -        error_setg(errp, "Incorrect endianness");
>>>> -        return;
>>>> -    }
>>>> -
>>>>     sdhci_init_readonly_registers(s, errp);
>>>>     if (*errp) {
>>>>         return;
>>>> @@ -1493,7 +1465,7 @@ void sdhci_common_realize(SDHCIState *s, Error 
>>>> **errp)
>>>>     s->fifo_buffer = g_malloc0(s->buf_maxsz);
>>>>
>>>>     assert(sc->iomem_size >= SDHC_REGISTERS_MAP_SIZE);
>>>> -    memory_region_init_io(&s->iomem, OBJECT(s), s->io_ops, s, 
>>>> class_name,
>>>> +    memory_region_init_io(&s->iomem, OBJECT(s), sc->io_ops, s, 
>>>> class_name,
>>>>                           sc->iomem_size);
>>>> }
>>>>
>>>> @@ -1578,6 +1550,7 @@ void sdhci_common_class_init(ObjectClass 
>>>> *klass, const void *data)
>>>>     dc->vmsd = &sdhci_vmstate;
>>>>     device_class_set_legacy_reset(dc, sdhci_poweron_reset);
>>>>
>>>> +    sc->io_ops = &sdhci_mmio_le_ops;
>>>
>>> You call common_class_init in subclass class_inits last so this would 
>>> overwrite what subclass has set, doesn't it? I think you either have 
>>> to change order in subclass class_init methods or not set this here.
>>
>> Oops... I'm surprised tests passed. Do we have coverage for sdhci on
>> e500 machines? Or are we only testing them via virtio PCI block storage?
> 
> Not sure if that is what you are asking, but I have been testing it with
> sdhci-pci for a long time (not this series, though).

I'm referring to the Freescale eSDHC controller of PPC e500 machines
(see previous patch).

