INFO-FLOW: Workspace /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution opened at Thu Apr 30 20:01:08 UTC 2020
Execute     set_part xcvu9p-flgb2104-2-i 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.89 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     create_clock -period 250.000000MHz -name default 
Execute       config_clock -quiet -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_sdx -target xocc 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=0 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
Execute       config_export -vivado_optimization_level=0 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_export -vivado_optimization_level' config_export -vivado_phys_opt=none 
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
Execute         config_export -vivado_phys_opt=none 
Execute       get_config_compile -pipeline_loops 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_compile -pipeline_loops=64 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
Execute       get_config_compile -name_max_length 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_compile -name_max_length=80 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       get_config_rtl -module_auto_prefix 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_rtl -module_auto_prefix=1 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
Execute       config_rtl -module_auto_prefix=1 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_interface -m_axi_addr64=1 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
Execute       config_interface -m_axi_addr64=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty 27% 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
Execute       set_clock_uncertainty 27% 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.08 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
Execute     config_rtl -kernel_profile 
Execute     config_export -vivado_optimization_level 0 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_dataflow -strict_mode warning 
Execute     config_debug -enable 
Execute     set_clock_uncertainty 27.000000% 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 1.08 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
Execute     config_rtl -enable_maxiConservative=1 
Execute     config_interface -m_axi_addr64 
Execute     config_export -format ip_catalog -ipname monte_sim 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp as C++
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         is_encrypted /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp"   -g -I/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp -g -I/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp
Command         clang done; 1.97 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 6.84 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -g -I/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp"  -o "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -g -I/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/useless.bc
Command         clang done; 5.88 sec.
INFO-FLOW: Done: GCC PP time: 14.7 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp std=gnu++98 -directive=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 6.14 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp std=gnu++98 -directive=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/all.directive.json -quiet -fix-errors /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 6.13 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/xilinx-dataflow-lawyer.monte_sim.pp.0.cpp.diag.yml /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/xilinx-dataflow-lawyer.monte_sim.pp.0.cpp.out.log 2> /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/xilinx-dataflow-lawyer.monte_sim.pp.0.cpp.err.log 
Command         ap_eval done; 6.96 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/tidy-3.1.monte_sim.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/tidy-3.1.monte_sim.pp.0.cpp.out.log 2> /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/tidy-3.1.monte_sim.pp.0.cpp.err.log 
Command           ap_eval done; 10.42 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/xilinx-legacy-rewriter.monte_sim.pp.0.cpp.out.log 2> /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/xilinx-legacy-rewriter.monte_sim.pp.0.cpp.err.log 
Command           ap_eval done; 5.02 sec.
Command         tidy_31 done; 16.06 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 29.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 8.86 sec.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pragma.2.cpp"  -g -I/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.pragma.2.cpp -g -I/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.bc
Command         clang done; 5.92 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.g.bc -hls-opt -except-internalize monte_sim -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.48 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 983.102 ; gain = 463.160 ; free physical = 5527 ; free virtual = 27366
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 983.102 ; gain = 463.160 ; free physical = 5527 ; free virtual = 27366
Execute         get_config_sdx -target 
Execute         get_config_rtl -kernel_profile 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.pp.bc -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.2 sec.
Execute           llvm-ld /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.46 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top monte_sim -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.g.0.bc -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.44 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1050.129 ; gain = 530.188 ; free physical = 5455 ; free virtual = 27308
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.g.1.bc -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'monte_sim' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) automatically.
Command           transform done; 0.29 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.g.2.prechk.bc -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1050.129 ; gain = 530.188 ; free physical = 5409 ; free virtual = 27267
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.g.1.bc to /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.o.1.bc -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 16>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 16>' completely with a factor of 17.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'monte_sim' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) automatically.
Command           transform done; 0.75 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.o.1.tmp.bc -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 16>'... converting 132 basic blocks.
Command           transform done; 0.78 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1113.789 ; gain = 593.848 ; free physical = 5339 ; free virtual = 27205
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.o.2.bc -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             get_top
Execute               get_top 
Execute             get_files -fullpath
Execute               get_files -fullpath 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46:27) in function 'monte_sim' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'v1_buffer.V' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58:2)
INFO: [HLS 200-472] Inferring partial write operation for 'v2_buffer.V' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65:2)
INFO: [HLS 200-472] Inferring partial write operation for 'vout_buffer.V' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:92:21)
Command           transform done; 0.93 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1177.773 ; gain = 657.832 ; free physical = 5310 ; free virtual = 27179
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 5.07 sec.
Command       elaborate done; 71.63 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'monte_sim' ...
Execute         ap_set_top_model monte_sim 
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
Execute         get_model_list monte_sim -filter all-wo-channel -topdown 
Execute         preproc_iomode -model monte_sim 
Execute         preproc_iomode -model sqrt_fixed<32, 16> 
Execute         get_model_list monte_sim -filter all-wo-channel 
INFO-FLOW: Model list for configure: {sqrt_fixed<32, 16>} monte_sim
INFO-FLOW: Configuring Module : sqrt_fixed<32, 16> ...
Execute         set_default_model sqrt_fixed<32, 16> 
Execute         apply_spec_resource_limit sqrt_fixed<32, 16> 
INFO-FLOW: Configuring Module : monte_sim ...
Execute         set_default_model monte_sim 
Execute         apply_spec_resource_limit monte_sim 
INFO-FLOW: Model list for preprocess: {sqrt_fixed<32, 16>} monte_sim
INFO-FLOW: Preprocessing Module: sqrt_fixed<32, 16> ...
Execute         set_default_model sqrt_fixed<32, 16> 
Execute         cdfg_preprocess -model sqrt_fixed<32, 16> 
Execute         rtl_gen_preprocess sqrt_fixed<32, 16> 
INFO-FLOW: Preprocessing Module: monte_sim ...
Execute         set_default_model monte_sim 
Execute         cdfg_preprocess -model monte_sim 
Execute         rtl_gen_preprocess monte_sim 
INFO-FLOW: Model list for synthesis: {sqrt_fixed<32, 16>} monte_sim
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sqrt_fixed<32, 16> 
Execute         schedule -model sqrt_fixed<32, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 73.54 seconds; current allocated memory: 272.255 MB.
Execute         syn_report -verbosereport -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.verbose.sched.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling sqrt_fixed<32, 16>.
Execute         set_default_model sqrt_fixed<32, 16> 
Execute         bind -model sqrt_fixed<32, 16> 
BIND OPTION: model=sqrt_fixed<32, 16>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 274.540 MB.
Execute         syn_report -verbosereport -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.verbose.bind.rpt 
Command         syn_report done; 0.78 sec.
Execute         db_write -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.bind.adb -f 
INFO-FLOW: Finish binding sqrt_fixed<32, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'monte_sim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model monte_sim 
Execute         schedule -model monte_sim 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln728) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'read1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'read2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'monte_sim_taylor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 41.
INFO: [SCHED 204-61] Pipelining loop 'write'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.63 sec.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 276.251 MB.
Execute         syn_report -verbosereport -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.verbose.sched.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.sched.adb -f 
INFO-FLOW: Finish scheduling monte_sim.
Execute         set_default_model monte_sim 
Execute         bind -model monte_sim 
BIND OPTION: model=monte_sim
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 277.553 MB.
Execute         syn_report -verbosereport -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.verbose.bind.rpt 
Command         syn_report done; 0.86 sec.
Execute         db_write -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.bind.adb -f 
INFO-FLOW: Finish binding monte_sim.
Execute         get_model_list monte_sim -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sqrt_fixed<32, 16> 
Execute         rtl_gen_preprocess monte_sim 
INFO-FLOW: Model list for RTL generation: {sqrt_fixed<32, 16>} monte_sim
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sqrt_fixed<32, 16> -module_prefix monte_sim_ -vendor xilinx -mg_file /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 281.638 MB.
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.rtl_wrap.cfg.tcl 
Execute         gen_rtl sqrt_fixed<32, 16> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/syn/systemc/monte_sim_sqrt_fixed_32_16_s -synmodules {sqrt_fixed<32, 16>} monte_sim 
Execute         gen_rtl sqrt_fixed<32, 16> -style xilinx -f -lang vhdl -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/syn/vhdl/monte_sim_sqrt_fixed_32_16_s 
Execute         gen_rtl sqrt_fixed<32, 16> -style xilinx -f -lang vlog -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/syn/verilog/monte_sim_sqrt_fixed_32_16_s 
Execute         syn_report -csynth -model sqrt_fixed<32, 16> -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/syn/report/sqrt_fixed_32_16_s_csynth.rpt 
Command         syn_report done; 0.45 sec.
Execute         syn_report -rtlxml -model sqrt_fixed<32, 16> -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/syn/report/sqrt_fixed_32_16_s_csynth.xml 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model sqrt_fixed<32, 16> -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.verbose.rpt 
Command         syn_report done; 1.01 sec.
Execute         db_write -model sqrt_fixed<32, 16> -f -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.adb 
Command         db_write done; 0.47 sec.
Execute         gen_tb_info sqrt_fixed<32, 16> -p /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'monte_sim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model monte_sim -module_prefix monte_sim_ -vendor xilinx -mg_file /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'monte_sim/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'monte_sim/in1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'monte_sim/in2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'monte_sim/out_r_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'monte_sim/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'monte_sim' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in1_V', 'out_r_V' and 'size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'monte_sim_mul_32s_11ns_43_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'monte_sim_mul_32s_15ns_47_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'monte_sim_mul_32s_16ns_48_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'monte_sim_mul_32s_32s_48_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'monte_sim_mul_32s_32s_64_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'monte_sim_mul_32s_5ns_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'monte_sim_mul_32s_8ns_40_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'monte_sim_mul_64s_24ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'monte_sim'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 293.183 MB.
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.rtl_wrap.cfg.tcl 
Execute         gen_rtl monte_sim -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/syn/systemc/monte_sim_monte_sim -synmodules {sqrt_fixed<32, 16>} monte_sim 
Execute         gen_rtl monte_sim -istop -style xilinx -f -lang vhdl -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/syn/vhdl/monte_sim_monte_sim 
Command         gen_rtl done; 0.14 sec.
Execute         gen_rtl monte_sim -istop -style xilinx -f -lang vlog -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/syn/verilog/monte_sim_monte_sim 
Execute         syn_report -csynth -model monte_sim -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/syn/report/monte_sim_csynth.rpt 
Execute         syn_report -rtlxml -model monte_sim -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/syn/report/monte_sim_csynth.xml 
Execute         syn_report -verbosereport -model monte_sim -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.verbose.rpt 
Command         syn_report done; 0.93 sec.
Execute         db_write -model monte_sim -f -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.adb 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info monte_sim -p /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim 
Execute         export_constraint_db -f -tool general -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.constraint.tcl 
Execute         syn_report -designview -model monte_sim -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.design.xml 
Command         syn_report done; 0.58 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model monte_sim -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model monte_sim -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks monte_sim 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain monte_sim 
INFO-FLOW: Model list for RTL component generation: {sqrt_fixed<32, 16>} monte_sim
INFO-FLOW: Handling components in module [sqrt_fixed_32_16_s] ... 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
INFO-FLOW: Handling components in module [monte_sim] ... 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.tcl 
INFO-FLOW: Found component monte_sim_monte_sim_mul_32s_32s_64_4_1.
INFO-FLOW: Append model monte_sim_monte_sim_mul_32s_32s_64_4_1
INFO-FLOW: Found component monte_sim_monte_sim_mul_32s_32s_48_4_1.
INFO-FLOW: Append model monte_sim_monte_sim_mul_32s_32s_48_4_1
INFO-FLOW: Found component monte_sim_monte_sim_mul_64s_24ns_64_5_1.
INFO-FLOW: Append model monte_sim_monte_sim_mul_64s_24ns_64_5_1
INFO-FLOW: Found component monte_sim_monte_sim_mul_32s_15ns_47_4_1.
INFO-FLOW: Append model monte_sim_monte_sim_mul_32s_15ns_47_4_1
INFO-FLOW: Found component monte_sim_monte_sim_mul_32s_16ns_48_4_1.
INFO-FLOW: Append model monte_sim_monte_sim_mul_32s_16ns_48_4_1
INFO-FLOW: Found component monte_sim_monte_sim_mul_32s_11ns_43_4_1.
INFO-FLOW: Append model monte_sim_monte_sim_mul_32s_11ns_43_4_1
INFO-FLOW: Found component monte_sim_monte_sim_mul_32s_8ns_40_4_1.
INFO-FLOW: Append model monte_sim_monte_sim_mul_32s_8ns_40_4_1
INFO-FLOW: Found component monte_sim_monte_sim_mul_32s_5ns_37_4_1.
INFO-FLOW: Append model monte_sim_monte_sim_mul_32s_5ns_37_4_1
INFO-FLOW: Found component monte_sim_monte_sim_v1_buffer_V.
INFO-FLOW: Append model monte_sim_monte_sim_v1_buffer_V
INFO-FLOW: Found component monte_sim_monte_sim_v2_buffer_V.
INFO-FLOW: Append model monte_sim_monte_sim_v2_buffer_V
INFO-FLOW: Found component monte_sim_monte_sim_control_s_axi.
INFO-FLOW: Append model monte_sim_monte_sim_control_s_axi
INFO-FLOW: Found component monte_sim_monte_sim_gmem_m_axi.
INFO-FLOW: Append model monte_sim_monte_sim_gmem_m_axi
INFO-FLOW: Append model sqrt_fixed_32_16_s
INFO-FLOW: Append model monte_sim
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: monte_sim_monte_sim_mul_32s_32s_64_4_1 monte_sim_monte_sim_mul_32s_32s_48_4_1 monte_sim_monte_sim_mul_64s_24ns_64_5_1 monte_sim_monte_sim_mul_32s_15ns_47_4_1 monte_sim_monte_sim_mul_32s_16ns_48_4_1 monte_sim_monte_sim_mul_32s_11ns_43_4_1 monte_sim_monte_sim_mul_32s_8ns_40_4_1 monte_sim_monte_sim_mul_32s_5ns_37_4_1 monte_sim_monte_sim_v1_buffer_V monte_sim_monte_sim_v2_buffer_V monte_sim_monte_sim_control_s_axi monte_sim_monte_sim_gmem_m_axi sqrt_fixed_32_16_s monte_sim
INFO-FLOW: To file: write model monte_sim_monte_sim_mul_32s_32s_64_4_1
INFO-FLOW: To file: write model monte_sim_monte_sim_mul_32s_32s_48_4_1
INFO-FLOW: To file: write model monte_sim_monte_sim_mul_64s_24ns_64_5_1
INFO-FLOW: To file: write model monte_sim_monte_sim_mul_32s_15ns_47_4_1
INFO-FLOW: To file: write model monte_sim_monte_sim_mul_32s_16ns_48_4_1
INFO-FLOW: To file: write model monte_sim_monte_sim_mul_32s_11ns_43_4_1
INFO-FLOW: To file: write model monte_sim_monte_sim_mul_32s_8ns_40_4_1
INFO-FLOW: To file: write model monte_sim_monte_sim_mul_32s_5ns_37_4_1
INFO-FLOW: To file: write model monte_sim_monte_sim_v1_buffer_V
INFO-FLOW: To file: write model monte_sim_monte_sim_v2_buffer_V
INFO-FLOW: To file: write model monte_sim_monte_sim_control_s_axi
INFO-FLOW: To file: write model monte_sim_monte_sim_gmem_m_axi
INFO-FLOW: To file: write model sqrt_fixed_32_16_s
INFO-FLOW: To file: write model monte_sim
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model monte_sim -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'monte_sim_monte_sim_mul_32s_32s_64_4_1_Mul4S_0'
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'monte_sim_monte_sim_mul_32s_32s_48_4_1_Mul4S_1'
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'monte_sim_monte_sim_mul_64s_24ns_64_5_1_MulnS_0'
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'monte_sim_monte_sim_mul_32s_15ns_47_4_1_Mul4S_2'
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'monte_sim_monte_sim_mul_32s_16ns_48_4_1_Mul4S_3'
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'monte_sim_monte_sim_mul_32s_11ns_43_4_1_Mul4S_4'
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'monte_sim_monte_sim_mul_32s_8ns_40_4_1_Mul4S_5'
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'monte_sim_monte_sim_mul_32s_5ns_37_4_1_Mul4S_6'
INFO: [RTMG 210-278] Implementing memory 'monte_sim_monte_sim_v1_buffer_V_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'monte_sim_monte_sim_v2_buffer_V_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Command         ap_source done; 0.21 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=monte_sim xml_exists=0
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.rtl_wrap.cfg.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.rtl_wrap.cfg.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.rtl_wrap.cfg.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.constraint.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=14 #gSsdmPorts=0
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.dataonly.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.dataonly.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.rtl_wrap.cfg.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.dataonly.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.constraint.tcl 
Execute         sc_get_clocks monte_sim 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.tbgen.tcl 
Execute         source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 1177.773 ; gain = 657.832 ; free physical = 5265 ; free virtual = 27148
INFO: [VHDL 208-304] Generating VHDL RTL for monte_sim with prefix monte_sim_.
INFO: [VLOG 209-307] Generating Verilog RTL for monte_sim with prefix monte_sim_.
Command       autosyn done; 9.62 sec.
Command     csynth_design done; 81.26 sec.
Execute     export_design 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -format 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -ipname monte_sim
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
Execute       get_config_export -sdx_tcl 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target xocc
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target xocc -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target xocc -tool Vivado -impltomg_flag
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.constraint.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(0)=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/kernel.internal.xml srclang=c top=monte_sim
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (0)=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
INFO-FLOW: DBG:CMD:       ap_gen_kernel_xml /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/kernel.internal.xml a monte_sim stall
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
INFO-FLOW: Generating Kernel XML ...
Execute       transform -hls -top=monte_sim -xcl-target=hls -xcl-xmlinfo=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/../../../kernel.xml -xcl-profiletype=stall -mem2reg -hlskernelxml /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.g.bc -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/a.cl.xml.bc -f 
Command       transform done; 0.28 sec.
INFO-FLOW: DBG:CMD: Copying raw kernel.xml: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/../../../kernel.xml -> /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug true compileOptions {-g -I /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src} name monte_sim vlnv xilinx.com:hls:monte_sim:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=14 #gSsdmPorts=0
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.dataonly.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.dataonly.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.rtl_wrap.cfg.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.dataonly.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.constraint.tcl 
Execute       sc_get_clocks monte_sim 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/sqrt_fixed_32_16_s.tbgen.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.dataonly.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.compgen.dataonly.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=monte_sim
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.rtl_wrap.cfg.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.rtl_wrap.cfg.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.rtl_wrap.cfg.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=monte_sim
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.rtl_wrap.cfg.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.rtl_wrap.cfg.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.rtl_wrap.cfg.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.constraint.tcl 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/monte_sim.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/monte_sim/monte_sim/monte_sim/solution/impl/ip/pack.sh
Command     export_design done; 22.19 sec.
Execute     close_project 
Execute     cleanup_all 
