Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e1b1e2f2e56541a18f1eb6d15baed6e0 --incr --debug typical --relax --mt 2 -L work -L xil_defaultlib -L secureip --snapshot generic_register_bench_behav xil_defaultlib.generic_register_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.generic_register [generic_register_default]
Compiling architecture behavioral of entity xil_defaultlib.generic_register_bench
Built simulation snapshot generic_register_bench_behav
