# Verilog & SystemVerilog with UVM
This repository is a list of all projects done through coursework and personal case studies to improve and expand skills
