library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity PC is
	port(
		clk 		: IN std_logic;
		addr 		: IN std_logic_vector(4 downto 0);
		CurrAdd 	: OUT std_logic_vector(4 downto 0)
		);
end PC;

architecture behav of PC is

	signal address 	: std_logic_vector(31 downto 0) := (others => '0');
	
	begin
		process(clk)
			begin
				CurrAdd <= address;
				if rising_edge(clk) then
					address <= addr;
				end if;
		end process;

end behav;