<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:///C:/intelFPGA/18.0/quartus/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>final_project/txrx_fp/Phase extraction and synchronization</NAME>
<BUILD_YEAR>2018</BUILD_YEAR>
<LATENCY block='lastTStep'>58</LATENCY>
<INFO>
 <TEXT>Created using DSP Builder for Intel(R) FPGAs - Advanced Blockset software</TEXT>
</INFO>
<INFO>
 <TEXT>Written on Tue May 28 19:39:04 2019
</TEXT>
</INFO>
<PORTS>
<PORT>
 <NAME>in_9_v</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_10_c</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_left_I</NAME>
 <WIDTH>12</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_2_left_Q</NAME>
 <WIDTH>12</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_3_main_I</NAME>
 <WIDTH>12</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_4_main_Q</NAME>
 <WIDTH>12</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_5_right_I</NAME>
 <WIDTH>12</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_6_right_Q</NAME>
 <WIDTH>12</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_7_packet_trigger</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_8_sym_sample</NAME>
 <WIDTH>2</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_11_sample_update</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_v_sym_update</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_2_qc</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_3_symbols_phase_x</NAME>
 <WIDTH>18</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_4_packet_trigger_through</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_5_corrected_phase</NAME>
 <WIDTH>18</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_6_offset_phase</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
</PORTS>

<TIMING>
 <WAVEFORM>
  <NAME>Overview</NAME>
  <PATH>./cic.svg</PATH>
 </WAVEFORM>
</TIMING>
<RESOURCES>
<FUNIT>
 <FUNAME>GND</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>VCC</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Demux_0_decoder_x</FUNAME>
 <FUTYPE>DECODE</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Demux_0_mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Demux_1_decoder_x</FUNAME>
 <FUTYPE>DECODE</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Demux_1_mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Demux_2_decoder_x</FUNAME>
 <FUTYPE>DECODE</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Demux_2_mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Demux_3_decoder_x</FUNAME>
 <FUTYPE>DECODE</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Demux_3_mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Demux_4_decoder_x</FUNAME>
 <FUTYPE>DECODE</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Demux_4_mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Negate1_PostCast_primWireOut_sel_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Negate_PostCast_primWireOut_sel_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_I_for_sync_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>10</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_I_for_sync1_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>10</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_I_for_sync2_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>10</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_I_for_sync3_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>10</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_I_for_sync4_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>14</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_Q_for_sync_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>12</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_Q_for_sync1_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>12</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_Q_for_sync2_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>12</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_Q_for_sync3_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>12</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_Q_for_sync4_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>14</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_SRlatch1_And_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_SRlatch1_Not_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_SRlatch1_Or_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_SRlatch2_And_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>final_project_txrx_fp_Phase_extraction_and_synchronization_SRlatch2_Or_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Add2</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>1545</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>And2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>BitCombine1</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>ChannelIn</FUNAME>
 <FUTYPE>PORTIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>ChannelOut</FUNAME>
 <FUTYPE>PORTOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
 <DELAY_CORRECTION>58</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>CmpEQ</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Const6</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Const7</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Convert1</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>168</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Convert2</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>168</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Convert3</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>156</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Convert4</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>156</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Convert5</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>213</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Convert6</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>213</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Counter</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mode_Meas1_x</FUNAME>
 <FUTYPE>FLOATCONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mode_Meas2_x</FUNAME>
 <FUTYPE>FLOATCONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mode_Meas3_x</FUNAME>
 <FUTYPE>FLOATCONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Negate</FUNAME>
 <FUTYPE>SUB</FUTYPE>
 <LUT4>13</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Negate1</FUNAME>
 <FUTYPE>SUB</FUTYPE>
 <LUT4>13</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Not1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Sub3</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>1545</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Sub4</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>1545</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Trig1</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>5688</LUT4>
 <MULT>70</MULT>
 <BITS>317184</BITS>
 <BLOCKS>37</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Trig2</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>5688</LUT4>
 <MULT>70</MULT>
 <BITS>317184</BITS>
 <BLOCKS>37</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>sym_I</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>14</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>sym_I1</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>sym_Q</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>14</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>sym_Q2</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>75</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Add_re_add_0_0</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>13</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Add_re_add_0_1</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>13</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Add_re_add_1_0</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>14</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Add1_re_add_0_0</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>13</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Add1_re_add_0_1</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>13</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Add1_re_add_1_0</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>14</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>cstAllOWE_uid101_CmpGE1</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>cstZeroWF_uid102_CmpGE1</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>cstAllZWE_uid103_CmpGE1</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>exp_x_uid104_CmpGE1</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>frac_x_uid105_CmpGE1</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>excZ_x_uid106_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>expXIsMax_uid107_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>fracXIsZero_uid108_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>17</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>fracXIsNotZero_uid109_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>excN_x_uid111_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>exp_y_uid118_CmpGE1</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>frac_y_uid119_CmpGE1</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>excZ_y_uid120_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>expXIsMax_uid121_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>fracXIsZero_uid122_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>17</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>fracXIsNotZero_uid123_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>excN_y_uid125_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>oneIsNaN_uid129_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>xNotZero_uid134_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>yNotZero_uid135_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>fracXPS_uid136_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>17</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>fracYPS_uid137_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>17</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>expFracX_uid138_CmpGE1</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>expFracY_uid140_CmpGE1</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>efxGTEefy_uid144_CmpGE1</FUNAME>
 <FUTYPE>COMPARE</FUTYPE>
 <LUT4>66</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>efxLTEefy_uid145_CmpGE1</FUNAME>
 <FUTYPE>COMPARE</FUTYPE>
 <LUT4>66</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>zeroInputs_uid146_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>signX_uid147_CmpGE1</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>signY_uid148_CmpGE1</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>concSYSX_uid150_CmpGE1</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>sxGTsy_uid151_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>xorSigns_uid152_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>sxEQsy_uid153_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>expFracCompMux_uid154_CmpGE1</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>sxEQsyExpFracCompMux_uid155_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>r_uid156_CmpGE1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rPostExc_uid157_CmpGE1</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>exp_y_uid176_CmpGE2</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>frac_y_uid177_CmpGE2</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>excZ_y_uid178_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>expXIsMax_uid179_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>fracXIsZero_uid180_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>17</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>fracXIsNotZero_uid181_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>excN_y_uid183_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>oneIsNaN_uid187_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>yNotZero_uid193_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>fracYPS_uid195_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>17</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>expFracY_uid198_CmpGE2</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>efxGTEefy_uid202_CmpGE2</FUNAME>
 <FUTYPE>COMPARE</FUTYPE>
 <LUT4>66</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>efxLTEefy_uid203_CmpGE2</FUNAME>
 <FUTYPE>COMPARE</FUTYPE>
 <LUT4>66</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>zeroInputs_uid204_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>signY_uid206_CmpGE2</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>concSYSX_uid208_CmpGE2</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>sxGTsy_uid209_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>xorSigns_uid210_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>sxEQsy_uid211_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>expFracCompMux_uid212_CmpGE2</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>sxEQsyExpFracCompMux_uid213_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>r_uid214_CmpGE2</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rPostExc_uid215_CmpGE2</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist1_sym_Q_q_11</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>12</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist2_sym_I_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist3_Trig2_out_primWireOut_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>32</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist4_Trig1_out_primWireOut_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>32</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist5_Sub4_out_primWireOut_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>32</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist6_Sub3_out_primWireOut_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>32</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist9_Convert5_out_primWireOut_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>9</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist10_Convert4_out_primWireOut_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>32</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist11_Convert3_out_primWireOut_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>32</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist12_Convert2_out_primWireOut_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>32</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist13_Convert1_out_primWireOut_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>32</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist14_ChannelIn_in_9_v_2</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist15_ChannelIn_in_9_v_60</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>29</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>58</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist17_ChannelIn_in_7_packet_trigger_58</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>29</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>58</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist18_And2_q_10</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>5</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>10</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist19_Add2_out_primWireOut_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>32</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist20_final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_I_for_sync3_Mux_x_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist21_final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_I_for_sync2_Mux_x_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist22_final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_I_for_sync1_Mux_x_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist23_final_project_txrx_fp_Phase_extraction_and_synchronization_Catch_I_for_sync_Mux_x_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist24_Demux_4_mux_x_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist25_Demux_4_mux_x_q_9</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>8</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist26_Demux_3_mux_x_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist27_Demux_3_mux_x_q_9</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>8</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist28_Demux_2_mux_x_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist29_Demux_2_mux_x_q_9</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>8</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist30_Demux_1_mux_x_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist31_Demux_1_mux_x_q_9</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>8</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_sym_Q_q_9_outputreg</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_sym_Q_q_9_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>23</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_sym_Q_q_9_rdcnt</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_sym_Q_q_9_wraddr</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_sym_Q_q_9_mem_last</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_sym_Q_q_9_cmp</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_sym_Q_q_9_cmpReg</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_sym_Q_q_9_notEnable</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_sym_Q_q_9_nor</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_sym_Q_q_9_sticky_ena</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_sym_Q_q_9_enaAnd</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist7_Sub3_out_primWireOut_5_outputreg</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>32</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist7_Sub3_out_primWireOut_5_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>81</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist7_Sub3_out_primWireOut_5_rdcnt</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist7_Sub3_out_primWireOut_5_wraddr</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist7_Sub3_out_primWireOut_5_cmpReg</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist7_Sub3_out_primWireOut_5_notEnable</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist7_Sub3_out_primWireOut_5_nor</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist7_Sub3_out_primWireOut_5_sticky_ena</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist7_Sub3_out_primWireOut_5_enaAnd</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_Convert6_out_primWireOut_10_inputreg</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>9</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_Convert6_out_primWireOut_10_outputreg</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>9</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_Convert6_out_primWireOut_10_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>23</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_Convert6_out_primWireOut_10_rdcnt</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_Convert6_out_primWireOut_10_wraddr</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_Convert6_out_primWireOut_10_mem_last</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_Convert6_out_primWireOut_10_cmp</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_Convert6_out_primWireOut_10_cmpReg</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_Convert6_out_primWireOut_10_notEnable</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_Convert6_out_primWireOut_10_nor</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_Convert6_out_primWireOut_10_sticky_ena</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_Convert6_out_primWireOut_10_enaAnd</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_outputreg</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>25</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_rdcnt</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>7</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_wraddr</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_mem_last</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_cmp</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_cmpReg</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_notEnable</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_nor</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_sticky_ena</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_enaAnd</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_split_0_outputreg</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_split_0_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>25</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_split_0_rdcnt</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>7</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_split_0_wraddr</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_split_0_mem_last</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_split_0_cmp</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_split_0_cmpReg</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_split_0_nor</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_split_0_sticky_ena</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_in_10_c_58_split_0_enaAnd</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<TOTAL>
 <LUT4>18549</LUT4>
 <MULT>140</MULT>
 <BITS>634368</BITS>
 <BLOCKS>74</BLOCKS>
</TOTAL>
</RESOURCES>

</MODEL>
