// Seed: 1933760034
module module_0 (
    input uwire id_0,
    input tri id_1,
    output tri1 id_2,
    output wire module_0,
    input wor id_4,
    output tri0 id_5,
    output wire id_6,
    input wire id_7,
    output tri0 id_8,
    output tri1 id_9,
    input wor id_10,
    input uwire id_11,
    output wand id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply0 id_15,
    input uwire id_16
);
endmodule
module module_1 #(
    parameter id_15 = 32'd47,
    parameter id_20 = 32'd31,
    parameter id_27 = 32'd44
) (
    output wand id_0,
    input tri0 id_1,
    output wand id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wand id_5,
    output tri0 id_6,
    input tri id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wire id_10,
    input wand id_11,
    output wire id_12,
    input tri0 id_13,
    input tri0 id_14,
    input wor _id_15,
    input supply0 id_16,
    output tri id_17,
    output tri1 id_18,
    output wand id_19,
    input supply1 _id_20,
    output wire id_21,
    output tri id_22,
    input tri0 id_23,
    input tri0 id_24,
    output supply1 id_25,
    input supply0 id_26,
    input supply0 _id_27,
    input tri0 id_28,
    input uwire id_29
);
  wire [1 : id_27] id_31 = id_11;
  wire id_32;
  ;
  wire [1  ==  -1  &  id_15 : id_20] id_33 = id_31;
  wand id_34 = 1'h0;
  logic id_35;
  supply0 id_36 = -1;
  parameter id_37 = 1;
  final $signed(87);
  ;
  logic id_38;
  ;
  logic [1 'b0 : 1 'h0] id_39;
  ;
  assign id_36 = id_28;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_17,
      id_12,
      id_3,
      id_2,
      id_4,
      id_28,
      id_2,
      id_22,
      id_7,
      id_14,
      id_18,
      id_5,
      id_23,
      id_1,
      id_10
  );
  assign modCall_1.id_3 = 0;
endmodule
