Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Wed Feb 08 11:46:43 2017
| Host              : DESKTOP-S44QPG0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file simon_top_timing_summary_routed.rpt -rpx simon_top_timing_summary_routed.rpx
| Design            : simon_top
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.424        0.000                      0                 2487        0.107        0.000                      0                 2487        3.750        0.000                       0                  1088  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.424        0.000                      0                 2487        0.107        0.000                      0                 2487        3.750        0.000                       0                  1088  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 dec/rnd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/keys/key3_reg/flop16_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 5.988ns (62.311%)  route 3.622ns (37.689%))
  Logic Levels:           19  (CARRY4=12 LUT1=1 LUT2=3 LUT4=2 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.617     4.975    dec/clk_IBUF_BUFG
    SLICE_X69Y106                                                     r  dec/rnd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDRE (Prop_fdre_C_Q)         0.456     5.431 r  dec/rnd_reg[5]/Q
                         net (fo=18, routed)          0.642     6.073    dec/n_0_rnd_reg[5]
    SLICE_X70Y106        LUT2 (Prop_lut2_I0_O)        0.124     6.197 r  dec/flop16[0]_i_74/O
                         net (fo=1, routed)           0.000     6.197    dec/n_0_flop16[0]_i_74
    SLICE_X70Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.730 r  dec/flop16_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.730    dec/n_0_flop16_reg[0]_i_65
    SLICE_X70Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.847 r  dec/flop16_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.847    dec/n_0_flop16_reg[0]_i_59
    SLICE_X70Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.162 r  dec/flop16_reg[0]_i_56/O[3]
                         net (fo=1, routed)           0.577     7.739    dec/n_4_flop16_reg[0]_i_56
    SLICE_X71Y109        LUT2 (Prop_lut2_I1_O)        0.307     8.046 r  dec/flop16[0]_i_53/O
                         net (fo=1, routed)           0.000     8.046    dec/n_0_flop16[0]_i_53
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.596 r  dec/flop16_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.596    dec/n_0_flop16_reg[0]_i_45
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.710 r  dec/flop16_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.710    dec/n_0_flop16_reg[0]_i_38
    SLICE_X71Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.824 r  dec/flop16_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.824    dec/n_0_flop16_reg[0]_i_30
    SLICE_X71Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.938 r  dec/flop16_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.938    dec/n_0_flop16_reg[0]_i_24
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.272 f  dec/flop16_reg[0]_i_18/O[1]
                         net (fo=5, routed)           0.689     9.961    n_3_dec
    SLICE_X72Y113        LUT1 (Prop_lut1_I0_O)        0.303    10.264 r  flop16[0]_i_21/O
                         net (fo=1, routed)           0.000    10.264    dec/I1[1]
    SLICE_X72Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.814 r  dec/flop16_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.814    dec/n_0_flop16_reg[0]_i_13
    SLICE_X72Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.036 r  dec/flop16_reg[0]_i_23/O[0]
                         net (fo=2, routed)           0.711    11.747    n_7_dec
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.299    12.046 r  flop16[0]_i_16__0/O
                         net (fo=1, routed)           0.000    12.046    n_0_flop16[0]_i_16__0
    SLICE_X73Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.626 r  flop16_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.552    13.178    dec/I5[2]
    SLICE_X73Y113        LUT2 (Prop_lut2_I1_O)        0.302    13.480 r  dec/flop16[0]_i_10/O
                         net (fo=1, routed)           0.000    13.480    dec/n_0_flop16[0]_i_10
    SLICE_X73Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.707 r  dec/flop16_reg[0]_i_5/O[1]
                         net (fo=1, routed)           0.302    14.009    dec/keys/key3_reg/I1[1]
    SLICE_X75Y113        LUT6 (Prop_lut6_I5_O)        0.303    14.312 r  dec/keys/key3_reg/flop16[0]_i_3/O
                         net (fo=1, routed)           0.149    14.461    dec/keys/key0_reg/input2[0]
    SLICE_X75Y113        LUT4 (Prop_lut4_I2_O)        0.124    14.585 r  dec/keys/key0_reg/flop16[0]_i_1__6/O
                         net (fo=1, routed)           0.000    14.585    dec/keys/key3_reg/D[0]
    SLICE_X75Y113        FDRE                                         r  dec/keys/key3_reg/flop16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.576    14.761    dec/keys/key3_reg/clk_IBUF_BUFG
    SLICE_X75Y113                                                     r  dec/keys/key3_reg/flop16_reg[0]/C
                         clock pessimism              0.252    15.013    
                         clock uncertainty           -0.035    14.978    
    SLICE_X75Y113        FDRE (Setup_fdre_C_D)        0.031    15.009    dec/keys/key3_reg/flop16_reg[0]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.585    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 enc/rnd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enc/keys/key3_reg/flop16_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 5.879ns (63.312%)  route 3.407ns (36.688%))
  Logic Levels:           17  (CARRY4=12 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 14.677 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.616     4.974    enc/clk_IBUF_BUFG
    SLICE_X63Y105                                                     r  enc/rnd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.456     5.430 r  enc/rnd_reg[4]/Q
                         net (fo=12, routed)          0.689     6.119    enc/rnd[4]
    SLICE_X64Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.775 r  enc/flop16_reg[0]_i_65__0/CO[3]
                         net (fo=1, routed)           0.000     6.775    enc/n_0_flop16_reg[0]_i_65__0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  enc/flop16_reg[0]_i_59__0/CO[3]
                         net (fo=1, routed)           0.000     6.889    enc/n_0_flop16_reg[0]_i_59__0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.202 r  enc/flop16_reg[0]_i_56__0/O[3]
                         net (fo=1, routed)           0.434     7.637    enc/n_4_flop16_reg[0]_i_56__0
    SLICE_X65Y107        LUT2 (Prop_lut2_I1_O)        0.306     7.943 r  enc/flop16[0]_i_53__0/O
                         net (fo=1, routed)           0.000     7.943    enc/n_0_flop16[0]_i_53__0
    SLICE_X65Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.493 r  enc/flop16_reg[0]_i_45__0/CO[3]
                         net (fo=1, routed)           0.000     8.493    enc/n_0_flop16_reg[0]_i_45__0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.607 r  enc/flop16_reg[0]_i_38__0/CO[3]
                         net (fo=1, routed)           0.000     8.607    enc/n_0_flop16_reg[0]_i_38__0
    SLICE_X65Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.721 r  enc/flop16_reg[0]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     8.721    enc/n_0_flop16_reg[0]_i_30__0
    SLICE_X65Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.835 r  enc/flop16_reg[0]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000     8.835    enc/n_0_flop16_reg[0]_i_24__0
    SLICE_X65Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.057 r  enc/flop16_reg[0]_i_18__0/O[0]
                         net (fo=7, routed)           0.660     9.717    enc/I1[0]
    SLICE_X63Y112        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.905    10.622 r  enc/flop16_reg[0]_i_13__0/O[3]
                         net (fo=3, routed)           0.434    11.056    n_4_enc
    SLICE_X62Y113        LUT2 (Prop_lut2_I1_O)        0.306    11.362 r  flop16[0]_i_17__0/O
                         net (fo=1, routed)           0.000    11.362    n_0_flop16[0]_i_17__0
    SLICE_X62Y113        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.614 r  flop16_reg[0]_i_12__0/O[0]
                         net (fo=1, routed)           0.598    12.212    enc/I5[0]
    SLICE_X64Y110        LUT2 (Prop_lut2_I1_O)        0.295    12.507 r  enc/flop16[0]_i_8__0/O
                         net (fo=1, routed)           0.000    12.507    enc/n_0_flop16[0]_i_8__0
    SLICE_X64Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.908 r  enc/flop16_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.908    enc/n_0_flop16_reg[0]_i_5__0
    SLICE_X64Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.242 r  enc/flop16_reg[0]_i_4__0/O[1]
                         net (fo=1, routed)           0.429    13.671    enc/keys/key3_reg/O[1]
    SLICE_X64Y112        LUT6 (Prop_lut6_I0_O)        0.303    13.974 r  enc/keys/key3_reg/flop16[0]_i_3__0/O
                         net (fo=1, routed)           0.162    14.136    enc/keys/key3_reg/n_0_flop16[0]_i_3__0
    SLICE_X64Y112        LUT6 (Prop_lut6_I5_O)        0.124    14.260 r  enc/keys/key3_reg/flop16[0]_i_1__7/O
                         net (fo=1, routed)           0.000    14.260    enc/keys/key3_reg/n_0_flop16[0]_i_1__7
    SLICE_X64Y112        FDRE                                         r  enc/keys/key3_reg/flop16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.492    14.677    enc/keys/key3_reg/clk_IBUF_BUFG
    SLICE_X64Y112                                                     r  enc/keys/key3_reg/flop16_reg[0]/C
                         clock pessimism              0.252    14.929    
                         clock uncertainty           -0.035    14.894    
    SLICE_X64Y112        FDRE (Setup_fdre_C_D)        0.029    14.923    enc/keys/key3_reg/flop16_reg[0]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 F8I32O/Tail_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F8I32O/Memory_reg_13/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.623ns (22.661%)  route 5.539ns (77.339%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.614     4.972    F8I32O/clk_IBUF_BUFG
    SLICE_X58Y106                                                     r  F8I32O/Tail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.450 r  F8I32O/Tail_reg[4]/Q
                         net (fo=5, routed)           1.038     6.488    F8I32O/n_0_Tail_reg[4]
    SLICE_X59Y105        LUT5 (Prop_lut5_I0_O)        0.295     6.783 f  F8I32O/Tail_rep[5]_i_5/O
                         net (fo=2, routed)           0.413     7.196    F8I32O/n_0_Tail_rep[5]_i_5
    SLICE_X59Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.320 f  F8I32O/Looped_i_2/O
                         net (fo=3, routed)           0.821     8.141    F8I32O/n_0_Looped_i_2
    SLICE_X59Y106        LUT4 (Prop_lut4_I0_O)        0.152     8.293 f  F8I32O/Memory_reg_24_i_5/O
                         net (fo=2, routed)           0.579     8.872    F8I32O/n_0_Memory_reg_24_i_5
    SLICE_X60Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.198 f  F8I32O/Memory_reg_0_i_6/O
                         net (fo=5, routed)           0.607     9.805    F8I32O/n_0_Memory_reg_0_i_6
    SLICE_X61Y107        LUT4 (Prop_lut4_I1_O)        0.124     9.929 r  F8I32O/Memory_reg_8_i_2/O
                         net (fo=24, routed)          1.595    11.524    F8I32O/n_0_Memory_reg_8_i_2
    SLICE_X72Y124        LUT2 (Prop_lut2_I1_O)        0.124    11.648 f  F8I32O/Memory_reg_13_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.486    12.134    F8I32O/Memory_reg_13_ENARDEN_cooolgate_en_sig_12
    RAMB18_X2Y48         RAMB18E1                                     r  F8I32O/Memory_reg_13/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.606    14.791    F8I32O/clk_IBUF_BUFG
    RAMB18_X2Y48                                                      r  F8I32O/Memory_reg_13/CLKARDCLK
                         clock pessimism              0.252    15.044    
                         clock uncertainty           -0.035    15.008    
    RAMB18_X2Y48         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.565    F8I32O/Memory_reg_13
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 F8I32O/Tail_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F8I32O/Memory_reg_7/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 1.623ns (22.708%)  route 5.524ns (77.292%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.614     4.972    F8I32O/clk_IBUF_BUFG
    SLICE_X58Y106                                                     r  F8I32O/Tail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.450 r  F8I32O/Tail_reg[4]/Q
                         net (fo=5, routed)           1.038     6.488    F8I32O/n_0_Tail_reg[4]
    SLICE_X59Y105        LUT5 (Prop_lut5_I0_O)        0.295     6.783 f  F8I32O/Tail_rep[5]_i_5/O
                         net (fo=2, routed)           0.413     7.196    F8I32O/n_0_Tail_rep[5]_i_5
    SLICE_X59Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.320 f  F8I32O/Looped_i_2/O
                         net (fo=3, routed)           0.821     8.141    F8I32O/n_0_Looped_i_2
    SLICE_X59Y106        LUT4 (Prop_lut4_I0_O)        0.152     8.293 f  F8I32O/Memory_reg_24_i_5/O
                         net (fo=2, routed)           0.579     8.872    F8I32O/n_0_Memory_reg_24_i_5
    SLICE_X60Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.198 f  F8I32O/Memory_reg_0_i_6/O
                         net (fo=5, routed)           0.195     9.393    F8I32O/n_0_Memory_reg_0_i_6
    SLICE_X60Y107        LUT4 (Prop_lut4_I1_O)        0.124     9.517 r  F8I32O/Memory_reg_0_i_4/O
                         net (fo=24, routed)          1.898    11.415    F8I32O/n_0_Memory_reg_0_i_4
    SLICE_X82Y119        LUT2 (Prop_lut2_I1_O)        0.124    11.539 f  F8I32O/Memory_reg_7_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.581    12.120    F8I32O/Memory_reg_7_ENARDEN_cooolgate_en_sig_8
    RAMB18_X3Y46         RAMB18E1                                     r  F8I32O/Memory_reg_7/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.619    14.804    F8I32O/clk_IBUF_BUFG
    RAMB18_X3Y46                                                      r  F8I32O/Memory_reg_7/CLKARDCLK
                         clock pessimism              0.252    15.057    
                         clock uncertainty           -0.035    15.021    
    RAMB18_X3Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.578    F8I32O/Memory_reg_7
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 dec/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/sample_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 3.159ns (42.293%)  route 4.310ns (57.707%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.706     5.064    dec/clk_IBUF_BUFG
    SLICE_X81Y110                                                     r  dec/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.456     5.520 r  dec/temp_reg[1]/Q
                         net (fo=35, routed)          0.695     6.215    dec/temp_reg[1]
    SLICE_X82Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.871 r  dec/sample_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.871    dec/n_0_sample_reg[31]_i_5
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  dec/sample_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.985    dec/n_0_sample_reg[31]_i_31
    SLICE_X82Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  dec/sample_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.099    dec/n_0_sample_reg[31]_i_30
    SLICE_X82Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  dec/sample_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.213    dec/n_0_sample_reg[31]_i_33
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  dec/sample_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.327    dec/n_0_sample_reg[31]_i_32
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  dec/sample_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.441    dec/n_0_sample_reg[31]_i_29
    SLICE_X82Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  dec/sample_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.555    dec/n_0_sample_reg[31]_i_28
    SLICE_X82Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.889 f  dec/sample_reg[31]_i_27/O[1]
                         net (fo=1, routed)           1.089     8.978    dec/temp0[30]
    SLICE_X83Y116        LUT3 (Prop_lut3_I2_O)        0.331     9.309 f  dec/sample[31]_i_17/O
                         net (fo=1, routed)           0.433     9.743    dec/n_0_sample[31]_i_17
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.326    10.069 f  dec/sample[31]_i_6/O
                         net (fo=2, routed)           0.601    10.670    dec/n_0_sample[31]_i_6
    SLICE_X84Y113        LUT3 (Prop_lut3_I2_O)        0.124    10.794 r  dec/sample[31]_i_3/O
                         net (fo=16, routed)          0.844    11.638    dec/n_0_sample[31]_i_3
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124    11.762 r  dec/sample[21]_i_2/O
                         net (fo=1, routed)           0.647    12.410    dec/mux6_out[21]
    SLICE_X77Y109        LUT6 (Prop_lut6_I1_O)        0.124    12.534 r  dec/sample[21]_i_1/O
                         net (fo=1, routed)           0.000    12.534    dec/n_0_sample[21]_i_1
    SLICE_X77Y109        FDRE                                         r  dec/sample_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.579    14.764    dec/clk_IBUF_BUFG
    SLICE_X77Y109                                                     r  dec/sample_reg[21]/C
                         clock pessimism              0.252    15.016    
                         clock uncertainty           -0.035    14.981    
    SLICE_X77Y109        FDRE (Setup_fdre_C_D)        0.029    15.010    dec/sample_reg[21]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 F8I32O/Tail_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F8I32O/Memory_reg_14/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 1.623ns (22.839%)  route 5.483ns (77.161%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.614     4.972    F8I32O/clk_IBUF_BUFG
    SLICE_X58Y106                                                     r  F8I32O/Tail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.450 r  F8I32O/Tail_reg[4]/Q
                         net (fo=5, routed)           1.038     6.488    F8I32O/n_0_Tail_reg[4]
    SLICE_X59Y105        LUT5 (Prop_lut5_I0_O)        0.295     6.783 f  F8I32O/Tail_rep[5]_i_5/O
                         net (fo=2, routed)           0.413     7.196    F8I32O/n_0_Tail_rep[5]_i_5
    SLICE_X59Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.320 f  F8I32O/Looped_i_2/O
                         net (fo=3, routed)           0.821     8.141    F8I32O/n_0_Looped_i_2
    SLICE_X59Y106        LUT4 (Prop_lut4_I0_O)        0.152     8.293 f  F8I32O/Memory_reg_24_i_5/O
                         net (fo=2, routed)           0.579     8.872    F8I32O/n_0_Memory_reg_24_i_5
    SLICE_X60Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.198 f  F8I32O/Memory_reg_0_i_6/O
                         net (fo=5, routed)           0.607     9.805    F8I32O/n_0_Memory_reg_0_i_6
    SLICE_X61Y107        LUT4 (Prop_lut4_I1_O)        0.124     9.929 r  F8I32O/Memory_reg_8_i_2/O
                         net (fo=24, routed)          1.694    11.622    F8I32O/n_0_Memory_reg_8_i_2
    SLICE_X72Y127        LUT2 (Prop_lut2_I1_O)        0.124    11.746 f  F8I32O/Memory_reg_14_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.332    12.079    F8I32O/Memory_reg_14_ENARDEN_cooolgate_en_sig_13
    RAMB18_X2Y50         RAMB18E1                                     r  F8I32O/Memory_reg_14/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.609    14.794    F8I32O/clk_IBUF_BUFG
    RAMB18_X2Y50                                                      r  F8I32O/Memory_reg_14/CLKARDCLK
                         clock pessimism              0.252    15.047    
                         clock uncertainty           -0.035    15.011    
    RAMB18_X2Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.568    F8I32O/Memory_reg_14
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 F8I32O/Tail_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F8I32O/Memory_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 1.623ns (23.440%)  route 5.301ns (76.560%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns = ( 14.734 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.614     4.972    F8I32O/clk_IBUF_BUFG
    SLICE_X58Y106                                                     r  F8I32O/Tail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.450 r  F8I32O/Tail_reg[4]/Q
                         net (fo=5, routed)           1.038     6.488    F8I32O/n_0_Tail_reg[4]
    SLICE_X59Y105        LUT5 (Prop_lut5_I0_O)        0.295     6.783 f  F8I32O/Tail_rep[5]_i_5/O
                         net (fo=2, routed)           0.413     7.196    F8I32O/n_0_Tail_rep[5]_i_5
    SLICE_X59Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.320 f  F8I32O/Looped_i_2/O
                         net (fo=3, routed)           0.821     8.141    F8I32O/n_0_Looped_i_2
    SLICE_X59Y106        LUT4 (Prop_lut4_I0_O)        0.152     8.293 f  F8I32O/Memory_reg_24_i_5/O
                         net (fo=2, routed)           0.579     8.872    F8I32O/n_0_Memory_reg_24_i_5
    SLICE_X60Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.198 f  F8I32O/Memory_reg_0_i_6/O
                         net (fo=5, routed)           0.195     9.393    F8I32O/n_0_Memory_reg_0_i_6
    SLICE_X60Y107        LUT4 (Prop_lut4_I1_O)        0.124     9.517 r  F8I32O/Memory_reg_0_i_4/O
                         net (fo=24, routed)          1.768    11.285    F8I32O/n_0_Memory_reg_0_i_4
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124    11.409 f  F8I32O/Memory_reg_4_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.488    11.896    F8I32O/Memory_reg_4_ENARDEN_cooolgate_en_sig_5
    RAMB18_X0Y42         RAMB18E1                                     r  F8I32O/Memory_reg_4/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.549    14.734    F8I32O/clk_IBUF_BUFG
    RAMB18_X0Y42                                                      r  F8I32O/Memory_reg_4/CLKARDCLK
                         clock pessimism              0.181    14.915    
                         clock uncertainty           -0.035    14.880    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.437    F8I32O/Memory_reg_4
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 F8I32O/Tail_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F8I32O/Memory_reg_23/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 1.623ns (23.318%)  route 5.337ns (76.682%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.614     4.972    F8I32O/clk_IBUF_BUFG
    SLICE_X58Y106                                                     r  F8I32O/Tail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.450 r  F8I32O/Tail_reg[4]/Q
                         net (fo=5, routed)           1.038     6.488    F8I32O/n_0_Tail_reg[4]
    SLICE_X59Y105        LUT5 (Prop_lut5_I0_O)        0.295     6.783 f  F8I32O/Tail_rep[5]_i_5/O
                         net (fo=2, routed)           0.413     7.196    F8I32O/n_0_Tail_rep[5]_i_5
    SLICE_X59Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.320 f  F8I32O/Looped_i_2/O
                         net (fo=3, routed)           0.821     8.141    F8I32O/n_0_Looped_i_2
    SLICE_X59Y106        LUT4 (Prop_lut4_I0_O)        0.152     8.293 f  F8I32O/Memory_reg_24_i_5/O
                         net (fo=2, routed)           0.579     8.872    F8I32O/n_0_Memory_reg_24_i_5
    SLICE_X60Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.198 f  F8I32O/Memory_reg_0_i_6/O
                         net (fo=5, routed)           0.374     9.572    F8I32O/n_0_Memory_reg_0_i_6
    SLICE_X61Y107        LUT4 (Prop_lut4_I1_O)        0.124     9.696 r  F8I32O/Memory_reg_16_i_2/O
                         net (fo=24, routed)          1.625    11.321    F8I32O/n_0_Memory_reg_16_i_2
    SLICE_X62Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.445 f  F8I32O/Memory_reg_23_ENARDEN_cooolgate_en_gate_47/O
                         net (fo=1, routed)           0.488    11.932    F8I32O/Memory_reg_23_ENARDEN_cooolgate_en_sig_24
    RAMB18_X1Y50         RAMB18E1                                     r  F8I32O/Memory_reg_23/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.525    14.710    F8I32O/clk_IBUF_BUFG
    RAMB18_X1Y50                                                      r  F8I32O/Memory_reg_23/CLKARDCLK
                         clock pessimism              0.252    14.963    
                         clock uncertainty           -0.035    14.927    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.484    F8I32O/Memory_reg_23
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 F8I32O/Tail_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F8I32O/Memory_reg_16/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 1.623ns (23.097%)  route 5.404ns (76.903%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.614     4.972    F8I32O/clk_IBUF_BUFG
    SLICE_X58Y106                                                     r  F8I32O/Tail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.450 r  F8I32O/Tail_reg[4]/Q
                         net (fo=5, routed)           1.038     6.488    F8I32O/n_0_Tail_reg[4]
    SLICE_X59Y105        LUT5 (Prop_lut5_I0_O)        0.295     6.783 f  F8I32O/Tail_rep[5]_i_5/O
                         net (fo=2, routed)           0.413     7.196    F8I32O/n_0_Tail_rep[5]_i_5
    SLICE_X59Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.320 f  F8I32O/Looped_i_2/O
                         net (fo=3, routed)           0.821     8.141    F8I32O/n_0_Looped_i_2
    SLICE_X59Y106        LUT4 (Prop_lut4_I0_O)        0.152     8.293 f  F8I32O/Memory_reg_24_i_5/O
                         net (fo=2, routed)           0.579     8.872    F8I32O/n_0_Memory_reg_24_i_5
    SLICE_X60Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.198 f  F8I32O/Memory_reg_0_i_6/O
                         net (fo=5, routed)           0.374     9.572    F8I32O/n_0_Memory_reg_0_i_6
    SLICE_X61Y107        LUT4 (Prop_lut4_I1_O)        0.124     9.696 r  F8I32O/Memory_reg_16_i_2/O
                         net (fo=24, routed)          1.847    11.543    F8I32O/n_0_Memory_reg_16_i_2
    SLICE_X72Y127        LUT2 (Prop_lut2_I1_O)        0.124    11.667 f  F8I32O/Memory_reg_16_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.332    11.999    F8I32O/Memory_reg_16_ENARDEN_cooolgate_en_sig_17
    RAMB18_X2Y51         RAMB18E1                                     r  F8I32O/Memory_reg_16/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.609    14.794    F8I32O/clk_IBUF_BUFG
    RAMB18_X2Y51                                                      r  F8I32O/Memory_reg_16/CLKARDCLK
                         clock pessimism              0.252    15.047    
                         clock uncertainty           -0.035    15.011    
    RAMB18_X2Y51         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.568    F8I32O/Memory_reg_16
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 dec/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/sample_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 3.159ns (42.587%)  route 4.259ns (57.413%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.706     5.064    dec/clk_IBUF_BUFG
    SLICE_X81Y110                                                     r  dec/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.456     5.520 r  dec/temp_reg[1]/Q
                         net (fo=35, routed)          0.695     6.215    dec/temp_reg[1]
    SLICE_X82Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.871 r  dec/sample_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.871    dec/n_0_sample_reg[31]_i_5
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  dec/sample_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.985    dec/n_0_sample_reg[31]_i_31
    SLICE_X82Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  dec/sample_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.099    dec/n_0_sample_reg[31]_i_30
    SLICE_X82Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  dec/sample_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.213    dec/n_0_sample_reg[31]_i_33
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  dec/sample_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.327    dec/n_0_sample_reg[31]_i_32
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  dec/sample_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.441    dec/n_0_sample_reg[31]_i_29
    SLICE_X82Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  dec/sample_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.555    dec/n_0_sample_reg[31]_i_28
    SLICE_X82Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.889 f  dec/sample_reg[31]_i_27/O[1]
                         net (fo=1, routed)           1.089     8.978    dec/temp0[30]
    SLICE_X83Y116        LUT3 (Prop_lut3_I2_O)        0.331     9.309 f  dec/sample[31]_i_17/O
                         net (fo=1, routed)           0.433     9.743    dec/n_0_sample[31]_i_17
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.326    10.069 f  dec/sample[31]_i_6/O
                         net (fo=2, routed)           0.601    10.670    dec/n_0_sample[31]_i_6
    SLICE_X84Y113        LUT3 (Prop_lut3_I2_O)        0.124    10.794 r  dec/sample[31]_i_3/O
                         net (fo=16, routed)          0.949    11.743    dec/n_0_sample[31]_i_3
    SLICE_X77Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.867 r  dec/sample[17]_i_2/O
                         net (fo=1, routed)           0.491    12.358    dec/mux6_out[17]
    SLICE_X76Y110        LUT6 (Prop_lut6_I1_O)        0.124    12.482 r  dec/sample[17]_i_1/O
                         net (fo=1, routed)           0.000    12.482    dec/n_0_sample[17]_i_1
    SLICE_X76Y110        FDRE                                         r  dec/sample_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        1.579    14.764    dec/clk_IBUF_BUFG
    SLICE_X76Y110                                                     r  dec/sample_reg[17]/C
                         clock pessimism              0.252    15.016    
                         clock uncertainty           -0.035    14.981    
    SLICE_X76Y110        FDRE (Setup_fdre_C_D)        0.079    15.060    dec/sample_reg[17]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  2.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 rx/data7_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_width_loop[7].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.227%)  route 0.164ns (53.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.556     1.389    rx/clk_IBUF_BUFG
    SLICE_X59Y113                                                     r  rx/data7_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  rx/data7_flop/Q
                         net (fo=3, routed)           0.164     1.694    rx/I10_in
    SLICE_X60Y113        SRL16E                                       r  rx/data_width_loop[7].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.826     1.895    rx/clk_IBUF_BUFG
    SLICE_X60Y113                                                     r  rx/data_width_loop[7].storage_srl/CLK
                         clock pessimism             -0.490     1.404    
    SLICE_X60Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.587    rx/data_width_loop[7].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rx/data5_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_width_loop[5].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.556     1.389    rx/clk_IBUF_BUFG
    SLICE_X59Y113                                                     r  rx/data5_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  rx/data5_flop/Q
                         net (fo=3, routed)           0.112     1.643    rx/I12_in
    SLICE_X60Y113        SRL16E                                       r  rx/data_width_loop[5].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.826     1.895    rx/clk_IBUF_BUFG
    SLICE_X60Y113                                                     r  rx/data_width_loop[5].storage_srl/CLK
                         clock pessimism             -0.490     1.404    
    SLICE_X60Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.519    rx/data_width_loop[5].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dec/keys/key3_reg/flop16_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/keys/key3_reg/flop16_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.509%)  route 0.074ns (28.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.587     1.420    dec/keys/key3_reg/clk_IBUF_BUFG
    SLICE_X77Y115                                                     r  dec/keys/key3_reg/flop16_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.141     1.561 r  dec/keys/key3_reg/flop16_reg[10]/Q
                         net (fo=3, routed)           0.074     1.636    dec/keys/key3_reg/n_0_flop16_reg[10]
    SLICE_X76Y115        LUT6 (Prop_lut6_I1_O)        0.045     1.681 r  dec/keys/key3_reg/flop16[6]_i_1__6/O
                         net (fo=1, routed)           0.000     1.681    dec/keys/key3_reg/n_0_flop16[6]_i_1__6
    SLICE_X76Y115        FDRE                                         r  dec/keys/key3_reg/flop16_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.858     1.927    dec/keys/key3_reg/clk_IBUF_BUFG
    SLICE_X76Y115                                                     r  dec/keys/key3_reg/flop16_reg[6]/C
                         clock pessimism             -0.493     1.433    
    SLICE_X76Y115        FDRE (Hold_fdre_C_D)         0.121     1.554    dec/keys/key3_reg/flop16_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rx/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/pointer3_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.558     1.391    rx/clk_IBUF_BUFG
    SLICE_X59Y111                                                     r  rx/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141     1.532 r  rx/pointer0_flop/Q
                         net (fo=14, routed)          0.075     1.608    rx/I0
    SLICE_X58Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.653 r  rx/pointer3_lut/O
                         net (fo=1, routed)           0.000     1.653    rx/O
    SLICE_X58Y111        FDRE                                         r  rx/pointer3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.828     1.898    rx/clk_IBUF_BUFG
    SLICE_X58Y111                                                     r  rx/pointer3_flop/C
                         clock pessimism             -0.493     1.404    
    SLICE_X58Y111        FDRE (Hold_fdre_C_D)         0.121     1.525    rx/pointer3_flop
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rx/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/pointer2_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.558     1.391    rx/clk_IBUF_BUFG
    SLICE_X59Y111                                                     r  rx/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141     1.532 r  rx/pointer0_flop/Q
                         net (fo=14, routed)          0.077     1.610    rx/I0
    SLICE_X58Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.655 r  rx/pointer2_lut/O
                         net (fo=1, routed)           0.000     1.655    rx/n_0_pointer2_lut
    SLICE_X58Y111        FDRE                                         r  rx/pointer2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.828     1.898    rx/clk_IBUF_BUFG
    SLICE_X58Y111                                                     r  rx/pointer2_flop/C
                         clock pessimism             -0.493     1.404    
    SLICE_X58Y111        FDRE (Hold_fdre_C_D)         0.121     1.525    rx/pointer2_flop
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rx/data1_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_width_loop[1].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.556     1.389    rx/clk_IBUF_BUFG
    SLICE_X59Y113                                                     r  rx/data1_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  rx/data1_flop/Q
                         net (fo=3, routed)           0.114     1.645    rx/I16_in
    SLICE_X60Y113        SRL16E                                       r  rx/data_width_loop[1].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.826     1.895    rx/clk_IBUF_BUFG
    SLICE_X60Y113                                                     r  rx/data_width_loop[1].storage_srl/CLK
                         clock pessimism             -0.490     1.404    
    SLICE_X60Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.513    rx/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rx/data6_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/data_width_loop[6].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.521%)  route 0.122ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.557     1.390    rx/clk_IBUF_BUFG
    SLICE_X59Y112                                                     r  rx/data6_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDRE (Prop_fdre_C_Q)         0.141     1.531 r  rx/data6_flop/Q
                         net (fo=5, routed)           0.122     1.654    rx/I21_in
    SLICE_X60Y113        SRL16E                                       r  rx/data_width_loop[6].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.826     1.895    rx/clk_IBUF_BUFG
    SLICE_X60Y113                                                     r  rx/data_width_loop[6].storage_srl/CLK
                         clock pessimism             -0.490     1.404    
    SLICE_X60Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.513    rx/data_width_loop[6].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dec/keys/key3_reg/flop16_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/keys/key3_reg/flop16_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.331%)  route 0.112ns (37.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.587     1.420    dec/keys/key3_reg/clk_IBUF_BUFG
    SLICE_X77Y115                                                     r  dec/keys/key3_reg/flop16_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.141     1.561 r  dec/keys/key3_reg/flop16_reg[7]/Q
                         net (fo=3, routed)           0.112     1.674    dec/keys/key3_reg/n_0_flop16_reg[7]
    SLICE_X76Y115        LUT6 (Prop_lut6_I3_O)        0.045     1.719 r  dec/keys/key3_reg/flop16[4]_i_1__6/O
                         net (fo=1, routed)           0.000     1.719    dec/keys/key3_reg/n_0_flop16[4]_i_1__6
    SLICE_X76Y115        FDRE                                         r  dec/keys/key3_reg/flop16_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.858     1.927    dec/keys/key3_reg/clk_IBUF_BUFG
    SLICE_X76Y115                                                     r  dec/keys/key3_reg/flop16_reg[4]/C
                         clock pessimism             -0.493     1.433    
    SLICE_X76Y115        FDRE (Hold_fdre_C_D)         0.121     1.554    dec/keys/key3_reg/flop16_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 enc/keys/key3_reg/flop16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enc/keys/key3_reg/flop16_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.115%)  route 0.118ns (38.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.558     1.391    enc/keys/key3_reg/clk_IBUF_BUFG
    SLICE_X65Y113                                                     r  enc/keys/key3_reg/flop16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_fdre_C_Q)         0.141     1.532 r  enc/keys/key3_reg/flop16_reg[2]/Q
                         net (fo=3, routed)           0.118     1.651    enc/keys/key1_reg/I1[2]
    SLICE_X66Y113        LUT6 (Prop_lut6_I2_O)        0.045     1.696 r  enc/keys/key1_reg/flop16[15]_i_1__7/O
                         net (fo=1, routed)           0.000     1.696    enc/keys/key3_reg/I5[14]
    SLICE_X66Y113        FDRE                                         r  enc/keys/key3_reg/flop16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.828     1.898    enc/keys/key3_reg/clk_IBUF_BUFG
    SLICE_X66Y113                                                     r  enc/keys/key3_reg/flop16_reg[15]/C
                         clock pessimism             -0.491     1.406    
    SLICE_X66Y113        FDRE (Hold_fdre_C_D)         0.121     1.527    enc/keys/key3_reg/flop16_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 enc/keys/key3_reg/flop16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enc/keys/key3_reg/flop16_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.716%)  route 0.120ns (39.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.558     1.391    enc/keys/key3_reg/clk_IBUF_BUFG
    SLICE_X65Y113                                                     r  enc/keys/key3_reg/flop16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_fdre_C_Q)         0.141     1.532 r  enc/keys/key3_reg/flop16_reg[2]/Q
                         net (fo=3, routed)           0.120     1.653    enc/keys/key1_reg/I1[2]
    SLICE_X66Y113        LUT6 (Prop_lut6_I2_O)        0.045     1.698 r  enc/keys/key1_reg/flop16[14]_i_1__7/O
                         net (fo=1, routed)           0.000     1.698    enc/keys/key3_reg/I5[13]
    SLICE_X66Y113        FDRE                                         r  enc/keys/key3_reg/flop16_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1087, routed)        0.828     1.898    enc/keys/key3_reg/clk_IBUF_BUFG
    SLICE_X66Y113                                                     r  enc/keys/key3_reg/flop16_reg[14]/C
                         clock pessimism             -0.491     1.406    
    SLICE_X66Y113        FDRE (Hold_fdre_C_D)         0.121     1.527    enc/keys/key3_reg/flop16_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                    
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y44   F8I32O/Memory_reg_0/CLKARDCLK          
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y40   F8I32O/Memory_reg_1/CLKARDCLK          
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y42   F8I32O/Memory_reg_10/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y44   F8I32O/Memory_reg_11/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y46   F8I32O/Memory_reg_12/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y48   F8I32O/Memory_reg_13/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y50   F8I32O/Memory_reg_14/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y48   F8I32O/Memory_reg_15/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y51   F8I32O/Memory_reg_16/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y52   F8I32O/Memory_reg_17/CLKARDCLK         
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X62Y109  F32I8O/Memory_reg_0_63_21_23/RAMA/CLK  
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X62Y109  F32I8O/Memory_reg_0_63_21_23/RAMB/CLK  
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X62Y109  F32I8O/Memory_reg_0_63_21_23/RAMC/CLK  
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X62Y109  F32I8O/Memory_reg_0_63_21_23/RAMD/CLK  
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X62Y108  F32I8O/Memory_reg_0_63_6_8/RAMA/CLK    
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X62Y108  F32I8O/Memory_reg_0_63_6_8/RAMB/CLK    
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X62Y108  F32I8O/Memory_reg_0_63_6_8/RAMC/CLK    
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X62Y108  F32I8O/Memory_reg_0_63_6_8/RAMD/CLK    
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X62Y107  F32I8O/Memory_reg_0_63_9_11/RAMA/CLK   
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X62Y107  F32I8O/Memory_reg_0_63_9_11/RAMB/CLK   
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X66Y105  F32I8O/Memory_reg_0_63_0_2/RAMA/CLK    
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X66Y105  F32I8O/Memory_reg_0_63_0_2/RAMB/CLK    
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X66Y105  F32I8O/Memory_reg_0_63_0_2/RAMC/CLK    
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X66Y105  F32I8O/Memory_reg_0_63_0_2/RAMD/CLK    
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X66Y110  F32I8O/Memory_reg_0_63_12_14/RAMA/CLK  
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X66Y110  F32I8O/Memory_reg_0_63_12_14/RAMA/CLK  
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X66Y110  F32I8O/Memory_reg_0_63_12_14/RAMB/CLK  
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X66Y110  F32I8O/Memory_reg_0_63_12_14/RAMB/CLK  
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X66Y110  F32I8O/Memory_reg_0_63_12_14/RAMC/CLK  
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X66Y110  F32I8O/Memory_reg_0_63_12_14/RAMC/CLK  



