# compile vhdl design source files
vhdl xil_defaultlib  "../../../PISO.srcs/sources_1/new/source.vhd"
vhdl xil_defaultlib  "../../../PISO.srcs/sim_1/imports/TB/tb_reset.vhd"

# Do not sort compile order
nosort
