// Seed: 3820614401
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  nor primCall (id_1, id_11, id_12, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  inout wire id_11;
  output tri1 id_10;
  module_0 modCall_1 ();
  inout logic [7:0] id_9;
  inout tri id_8;
  inout reg id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_2 or posedge id_5) begin : LABEL_0
    id_7 <= #id_12 1;
  end
  assign id_10 = id_5[-1] != id_9[-1 : 1];
  wire id_13;
  assign id_8 = -1;
endmodule
