// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fc_64u_12u_1u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_stream_V_dout,
        in_stream_V_empty_n,
        in_stream_V_read,
        out_stream_V_din,
        out_stream_V_full_n,
        out_stream_V_write,
        fc_bias2_address0,
        fc_bias2_ce0,
        fc_bias2_q0,
        fc_weights2_address0,
        fc_weights2_ce0,
        fc_weights2_q0
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_pp0_stage0 = 13'd2;
parameter    ap_ST_fsm_state4 = 13'd4;
parameter    ap_ST_fsm_state5 = 13'd8;
parameter    ap_ST_fsm_state6 = 13'd16;
parameter    ap_ST_fsm_pp2_stage0 = 13'd32;
parameter    ap_ST_fsm_pp2_stage1 = 13'd64;
parameter    ap_ST_fsm_pp2_stage2 = 13'd128;
parameter    ap_ST_fsm_pp2_stage3 = 13'd256;
parameter    ap_ST_fsm_pp2_stage4 = 13'd512;
parameter    ap_ST_fsm_state20 = 13'd1024;
parameter    ap_ST_fsm_pp3_stage0 = 13'd2048;
parameter    ap_ST_fsm_state23 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_stream_V_dout;
input   in_stream_V_empty_n;
output   in_stream_V_read;
output  [31:0] out_stream_V_din;
input   out_stream_V_full_n;
output   out_stream_V_write;
output  [3:0] fc_bias2_address0;
output   fc_bias2_ce0;
input  [31:0] fc_bias2_q0;
output  [9:0] fc_weights2_address0;
output   fc_weights2_ce0;
input  [31:0] fc_weights2_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_stream_V_read;
reg out_stream_V_write;
reg fc_bias2_ce0;
reg fc_weights2_ce0;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] x_4_address0;
reg    x_4_ce0;
reg    x_4_we0;
wire   [31:0] x_4_q0;
reg   [3:0] y_4_address0;
reg    y_4_ce0;
reg    y_4_we0;
reg   [31:0] y_4_d0;
wire   [31:0] y_4_q0;
reg    in_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln26_reg_435;
reg    out_stream_V_blk_n;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] icmp_ln48_reg_537;
reg   [6:0] i_0_reg_200;
reg   [9:0] indvar_flatten_reg_223;
reg   [3:0] om1_0_reg_234;
reg   [6:0] im_0_reg_245;
reg   [3:0] om2_0_reg_256;
wire   [0:0] icmp_ln26_fu_284_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [6:0] i_fu_290_p2;
reg   [6:0] i_reg_439;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] om_fu_307_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln38_fu_318_p2;
reg   [0:0] icmp_ln38_reg_452;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state7_pp2_stage0_iter0;
wire    ap_block_state12_pp2_stage0_iter1;
wire    ap_block_state17_pp2_stage0_iter2;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln38_reg_452_pp2_iter1_reg;
wire   [9:0] add_ln38_fu_324_p2;
reg   [9:0] add_ln38_reg_456;
reg    ap_enable_reg_pp2_iter0;
wire   [6:0] select_ln42_fu_342_p3;
reg   [6:0] select_ln42_reg_461;
wire   [3:0] select_ln42_1_fu_350_p3;
reg   [3:0] select_ln42_1_reg_466;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_state8_pp2_stage1_iter0;
wire    ap_block_state13_pp2_stage1_iter1;
wire    ap_block_state18_pp2_stage1_iter2;
wire    ap_block_pp2_stage1_11001;
wire   [63:0] zext_ln42_fu_404_p1;
reg   [63:0] zext_ln42_reg_492;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_state11_pp2_stage4_iter0;
wire    ap_block_state16_pp2_stage4_iter1;
wire    ap_block_pp2_stage4_11001;
wire   [31:0] grp_fu_278_p2;
reg   [31:0] y_i_reg_497;
reg   [3:0] y_4_addr_1_reg_502;
reg   [3:0] y_4_addr_1_reg_502_pp2_iter1_reg;
wire   [6:0] im_fu_408_p2;
reg   [6:0] im_reg_507;
reg    ap_enable_reg_pp2_iter1;
wire   [0:0] icmp_ln40_1_fu_413_p2;
reg   [0:0] icmp_ln40_1_reg_518;
reg   [0:0] icmp_ln40_1_reg_518_pp2_iter2_reg;
reg   [31:0] fc_bias2_load_reg_527;
wire   [31:0] grp_fu_267_p2;
reg   [31:0] tmp_110_reg_532;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_state10_pp2_stage3_iter0;
wire    ap_block_state15_pp2_stage3_iter1;
wire    ap_block_pp2_stage3_11001;
wire   [0:0] icmp_ln48_fu_418_p2;
wire    ap_block_state21_pp3_stage0_iter0;
reg    ap_block_state22_pp3_stage0_iter1;
reg    ap_block_pp3_stage0_11001;
wire   [3:0] om_7_fu_424_p2;
reg    ap_enable_reg_pp3_iter0;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_CS_fsm_state6;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state7;
wire    ap_block_pp2_stage4_subdone;
wire    ap_block_state9_pp2_stage2_iter0;
wire    ap_block_state14_pp2_stage2_iter1;
wire    ap_block_state19_pp2_stage2_iter2;
wire    ap_block_pp2_stage2_subdone;
wire    ap_CS_fsm_pp2_stage2;
reg    ap_enable_reg_pp2_iter2;
wire    ap_CS_fsm_state20;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state21;
reg   [6:0] ap_phi_mux_i_0_phi_fu_204_p4;
reg   [3:0] om_0_reg_212;
wire   [0:0] icmp_ln32_fu_301_p2;
wire    ap_CS_fsm_state4;
reg   [9:0] ap_phi_mux_indvar_flatten_phi_fu_227_p4;
wire    ap_block_pp2_stage0;
reg   [3:0] ap_phi_mux_om1_0_phi_fu_238_p4;
reg   [6:0] ap_phi_mux_im_0_phi_fu_249_p4;
wire   [63:0] zext_ln29_fu_296_p1;
wire   [63:0] zext_ln34_fu_313_p1;
wire  signed [63:0] sext_ln42_fu_399_p1;
wire   [63:0] zext_ln42_1_fu_362_p1;
wire    ap_block_pp2_stage4;
wire   [63:0] zext_ln50_fu_430_p1;
reg    ap_block_pp3_stage0_01001;
wire    ap_block_pp2_stage3;
wire    ap_block_pp2_stage2_11001;
wire   [31:0] grp_fu_273_p2;
wire    ap_block_pp2_stage2;
wire    ap_block_pp2_stage1;
wire   [0:0] icmp_ln40_fu_336_p2;
wire   [3:0] om_6_fu_330_p2;
wire   [8:0] tmp_266_fu_375_p3;
wire   [10:0] tmp_265_fu_367_p3;
wire   [10:0] zext_ln42_2_fu_383_p1;
wire   [10:0] sub_ln42_fu_387_p2;
wire   [10:0] zext_ln40_fu_358_p1;
wire   [10:0] add_ln42_fu_393_p2;
wire    ap_CS_fsm_state23;
reg   [12:0] ap_NS_fsm;
wire    ap_block_pp2_stage1_subdone;
wire    ap_block_pp2_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
end

fc_relu6_y #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
x_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(x_4_address0),
    .ce0(x_4_ce0),
    .we0(x_4_we0),
    .d0(in_stream_V_dout),
    .q0(x_4_q0)
);

fc_64u_12u_1u_s_y_4 #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
y_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(y_4_address0),
    .ce0(y_4_ce0),
    .we0(y_4_we0),
    .d0(y_4_d0),
    .q0(y_4_q0)
);

kws_fadd_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kws_fadd_32ns_32ndEe_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(y_4_q0),
    .din1(y_i_reg_497),
    .ce(1'b1),
    .dout(grp_fu_267_p2)
);

kws_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kws_fadd_32ns_32nbkb_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_110_reg_532),
    .din1(fc_bias2_load_reg_527),
    .ce(1'b1),
    .dout(grp_fu_273_p2)
);

kws_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kws_fmul_32ns_32ncud_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_4_q0),
    .din1(fc_weights2_q0),
    .ce(1'b1),
    .dout(grp_fu_278_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state7) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage4_subdone) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp2_stage2_subdone) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage4_subdone) & (1'b1 == ap_CS_fsm_pp2_stage4)))) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state21))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state20)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state21))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state21);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state20)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_435 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_0_reg_200 <= i_reg_439;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_200 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        im_0_reg_245 <= 7'd0;
    end else if (((icmp_ln38_reg_452 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        im_0_reg_245 <= im_reg_507;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        indvar_flatten_reg_223 <= 10'd0;
    end else if (((icmp_ln38_reg_452 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        indvar_flatten_reg_223 <= add_ln38_reg_456;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        om1_0_reg_234 <= 4'd0;
    end else if (((icmp_ln38_reg_452 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        om1_0_reg_234 <= select_ln42_1_reg_466;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        om2_0_reg_256 <= 4'd0;
    end else if (((icmp_ln48_fu_418_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        om2_0_reg_256 <= om_7_fu_424_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        om_0_reg_212 <= 4'd0;
    end else if (((icmp_ln32_fu_301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        om_0_reg_212 <= om_fu_307_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        add_ln38_reg_456 <= add_ln38_fu_324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_1_reg_518 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        fc_bias2_load_reg_527 <= fc_bias2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_439 <= i_fu_290_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln26_reg_435 <= icmp_ln26_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln38_reg_452 <= icmp_ln38_fu_318_p2;
        icmp_ln38_reg_452_pp2_iter1_reg <= icmp_ln38_reg_452;
        icmp_ln40_1_reg_518_pp2_iter2_reg <= icmp_ln40_1_reg_518;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_452 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln40_1_reg_518 <= icmp_ln40_1_fu_413_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln48_reg_537 <= icmp_ln48_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_452 == 1'd0) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        im_reg_507 <= im_fu_408_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_fu_318_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        select_ln42_1_reg_466 <= select_ln42_1_fu_350_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_fu_318_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        select_ln42_reg_461 <= select_ln42_fu_342_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_452_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        tmp_110_reg_532 <= grp_fu_267_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_452 == 1'd0) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        y_4_addr_1_reg_502 <= zext_ln42_fu_404_p1;
        y_i_reg_497 <= grp_fu_278_p2;
        zext_ln42_reg_492[3 : 0] <= zext_ln42_fu_404_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        y_4_addr_1_reg_502_pp2_iter1_reg <= y_4_addr_1_reg_502;
    end
end

always @ (*) begin
    if ((icmp_ln26_fu_284_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln38_fu_318_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state7 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state7 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln48_fu_418_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state21 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state21 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_435 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_0_phi_fu_204_p4 = i_reg_439;
    end else begin
        ap_phi_mux_i_0_phi_fu_204_p4 = i_0_reg_200;
    end
end

always @ (*) begin
    if (((icmp_ln38_reg_452 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_im_0_phi_fu_249_p4 = im_reg_507;
    end else begin
        ap_phi_mux_im_0_phi_fu_249_p4 = im_0_reg_245;
    end
end

always @ (*) begin
    if (((icmp_ln38_reg_452 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_227_p4 = add_ln38_reg_456;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_227_p4 = indvar_flatten_reg_223;
    end
end

always @ (*) begin
    if (((icmp_ln38_reg_452 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_om1_0_phi_fu_238_p4 = select_ln42_1_reg_466;
    end else begin
        ap_phi_mux_om1_0_phi_fu_238_p4 = om1_0_reg_234;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        fc_bias2_ce0 = 1'b1;
    end else begin
        fc_bias2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        fc_weights2_ce0 = 1'b1;
    end else begin
        fc_weights2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_435 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_V_blk_n = in_stream_V_empty_n;
    end else begin
        in_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_435 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_stream_V_read = 1'b1;
    end else begin
        in_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln48_reg_537 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        out_stream_V_blk_n = out_stream_V_full_n;
    end else begin
        out_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln48_reg_537 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        out_stream_V_write = 1'b1;
    end else begin
        out_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        x_4_address0 = zext_ln42_1_fu_362_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_address0 = zext_ln29_fu_296_p1;
    end else begin
        x_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_435 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_4_we0 = 1'b1;
    end else begin
        x_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        y_4_address0 = zext_ln50_fu_430_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        y_4_address0 = y_4_addr_1_reg_502_pp2_iter1_reg;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        y_4_address0 = y_4_addr_1_reg_502;
    end else if (((1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        y_4_address0 = zext_ln42_fu_404_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        y_4_address0 = zext_ln34_fu_313_p1;
    end else begin
        y_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        y_4_ce0 = 1'b1;
    end else begin
        y_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        y_4_d0 = grp_fu_273_p2;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        y_4_d0 = grp_fu_267_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        y_4_d0 = 32'd0;
    end else begin
        y_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage2_11001) & (icmp_ln40_1_reg_518_pp2_iter2_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((icmp_ln38_reg_452_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((icmp_ln32_fu_301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        y_4_we0 = 1'b1;
    end else begin
        y_4_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln26_fu_284_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln26_fu_284_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln32_fu_301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln38_fu_318_p2 == 1'd1)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln38_fu_318_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((~((1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else if (((1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln48_fu_418_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln48_fu_418_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln38_fu_324_p2 = (ap_phi_mux_indvar_flatten_phi_fu_227_p4 + 10'd1);

assign add_ln42_fu_393_p2 = (sub_ln42_fu_387_p2 + zext_ln40_fu_358_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln26_reg_435 == 1'd0) & (in_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln26_reg_435 == 1'd0) & (in_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((icmp_ln48_reg_537 == 1'd0) & (out_stream_V_full_n == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((icmp_ln48_reg_537 == 1'd0) & (out_stream_V_full_n == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((icmp_ln48_reg_537 == 1'd0) & (out_stream_V_full_n == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

assign ap_block_state10_pp2_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp2_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state22_pp3_stage0_iter1 = ((icmp_ln48_reg_537 == 1'd0) & (out_stream_V_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln26_reg_435 == 1'd0) & (in_stream_V_empty_n == 1'b0));
end

assign ap_block_state7_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign fc_bias2_address0 = zext_ln42_reg_492;

assign fc_weights2_address0 = sext_ln42_fu_399_p1;

assign i_fu_290_p2 = (ap_phi_mux_i_0_phi_fu_204_p4 + 7'd1);

assign icmp_ln26_fu_284_p2 = ((ap_phi_mux_i_0_phi_fu_204_p4 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_301_p2 = ((om_0_reg_212 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_318_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_227_p4 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln40_1_fu_413_p2 = ((im_reg_507 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_336_p2 = ((ap_phi_mux_im_0_phi_fu_249_p4 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_418_p2 = ((om2_0_reg_256 == 4'd12) ? 1'b1 : 1'b0);

assign im_fu_408_p2 = (select_ln42_reg_461 + 7'd1);

assign om_6_fu_330_p2 = (ap_phi_mux_om1_0_phi_fu_238_p4 + 4'd1);

assign om_7_fu_424_p2 = (om2_0_reg_256 + 4'd1);

assign om_fu_307_p2 = (om_0_reg_212 + 4'd1);

assign out_stream_V_din = y_4_q0;

assign select_ln42_1_fu_350_p3 = ((icmp_ln40_fu_336_p2[0:0] === 1'b1) ? om_6_fu_330_p2 : ap_phi_mux_om1_0_phi_fu_238_p4);

assign select_ln42_fu_342_p3 = ((icmp_ln40_fu_336_p2[0:0] === 1'b1) ? 7'd0 : ap_phi_mux_im_0_phi_fu_249_p4);

assign sext_ln42_fu_399_p1 = $signed(add_ln42_fu_393_p2);

assign sub_ln42_fu_387_p2 = (tmp_265_fu_367_p3 - zext_ln42_2_fu_383_p1);

assign tmp_265_fu_367_p3 = {{select_ln42_fu_342_p3}, {4'd0}};

assign tmp_266_fu_375_p3 = {{select_ln42_fu_342_p3}, {2'd0}};

assign zext_ln29_fu_296_p1 = i_0_reg_200;

assign zext_ln34_fu_313_p1 = om_0_reg_212;

assign zext_ln40_fu_358_p1 = select_ln42_1_fu_350_p3;

assign zext_ln42_1_fu_362_p1 = select_ln42_fu_342_p3;

assign zext_ln42_2_fu_383_p1 = tmp_266_fu_375_p3;

assign zext_ln42_fu_404_p1 = select_ln42_1_reg_466;

assign zext_ln50_fu_430_p1 = om2_0_reg_256;

always @ (posedge ap_clk) begin
    zext_ln42_reg_492[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //fc_64u_12u_1u_s
