**Verilog – Finite‑State Machine that looks for the pattern `1101`**

```verilog
//  TopModule.v
//  ---------------------------------------------------------------
//  Searches the incoming bit stream for the sequence 1101.
//  When the sequence is found, start_shifting is set to 1 and
//  remains 1 until a synchronous active‑high reset is asserted.
//
//  All signals are positive‑edge triggered (clocked) unless
//  otherwise noted.
//
//  Author:  <Your Name>
//  Date:    <Date>
//  ---------------------------------------------------------------

module TopModule (
    input  wire clk,          // system clock
    input  wire reset,        // active‑high synchronous reset
    input  wire data