
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 37 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 37 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9255174 heartbeat IPC: 1.90151 cumulative IPC: 1.90151 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14143287 heartbeat IPC: 2.04578 cumulative IPC: 1.97101 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19136859 heartbeat IPC: 2.00257 cumulative IPC: 1.98142 (Simulation time: 0 hr 3 min 10 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24403897 heartbeat IPC: 1.8986 cumulative IPC: 1.96004 (Simulation time: 0 hr 4 min 0 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 29558450 heartbeat IPC: 1.94003 cumulative IPC: 1.95601 (Simulation time: 0 hr 4 min 51 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33988006 heartbeat IPC: 2.25756 cumulative IPC: 2.00055 (Simulation time: 0 hr 5 min 39 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38342383 heartbeat IPC: 2.29654 cumulative IPC: 2.03807 (Simulation time: 0 hr 6 min 27 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42702836 heartbeat IPC: 2.29334 cumulative IPC: 2.06683 (Simulation time: 0 hr 7 min 15 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 47038513 heartbeat IPC: 2.30644 cumulative IPC: 2.09097 (Simulation time: 0 hr 8 min 4 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51386007 heartbeat IPC: 2.30018 cumulative IPC: 2.11016 (Simulation time: 0 hr 8 min 51 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47389818 cumulative IPC: 2.11016 (Simulation time: 0 hr 8 min 51 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.11016 instructions: 100000001 cycles: 47389818
cpu0_DTLB TOTAL     ACCESS:   40463883  HIT:   40455935  MISS:       7948
cpu0_DTLB LOAD      ACCESS:   32300882  HIT:   32298014  MISS:       2868
cpu0_DTLB RFO       ACCESS:    8163001  HIT:    8157921  MISS:       5080
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.0988 cycles
cpu0_ITLB TOTAL     ACCESS:     797535  HIT:     797428  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797535  HIT:     797428  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.2897 cycles
cpu0_L1I TOTAL     ACCESS:      64601  HIT:      64265  MISS:        336
cpu0_L1I LOAD      ACCESS:      64601  HIT:      64265  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 319.259 cycles
cpu0_STLB TOTAL     ACCESS:       8055  HIT:       7275  MISS:        780
cpu0_STLB LOAD      ACCESS:       2975  HIT:       2808  MISS:        167
cpu0_STLB RFO       ACCESS:       5080  HIT:       4467  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 173.596 cycles
cpu0_L1D TOTAL     ACCESS:   32683812  HIT:   32218080  MISS:     465732
cpu0_L1D LOAD      ACCESS:   28659992  HIT:   28503432  MISS:     156560
cpu0_L1D RFO       ACCESS:    4023050  HIT:    3714065  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        770  HIT:        583  MISS:        187
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 357.93 cycles
cpu0_L2C TOTAL     ACCESS:     772321  HIT:     485105  MISS:     287216
cpu0_L2C LOAD      ACCESS:     156896  HIT:     142189  MISS:      14707
cpu0_L2C RFO       ACCESS:     308985  HIT:      36530  MISS:     272455
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306253  HIT:     306216  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        187  HIT:        170  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 562.908 cycles
LLC TOTAL     ACCESS:     557502  HIT:     356999  MISS:     200503
LLC LOAD      ACCESS:      14707  HIT:      10881  MISS:       3826
LLC RFO       ACCESS:     272307  HIT:     136015  MISS:     136292
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270471  HIT:     210094  MISS:      60377
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 776.289 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1989  ROW_BUFFER_MISS:     138129
 DBUS AVG_CONGESTED_CYCLE:    3.99504
 WQ ROW_BUFFER_HIT:       7846  ROW_BUFFER_MISS:     126796  FULL:       3069


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.991
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

