/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [6:0] _01_;
  wire [10:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [20:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(in_data[25] & celloutsig_0_3z[4]);
  assign celloutsig_1_5z = ~(celloutsig_1_0z & celloutsig_1_3z[0]);
  assign celloutsig_1_8z = ~(celloutsig_1_6z & celloutsig_1_6z);
  assign celloutsig_1_10z = ~(celloutsig_1_9z[3] & celloutsig_1_7z[6]);
  assign celloutsig_0_7z = ~(celloutsig_0_3z[0] | celloutsig_0_1z[1]);
  assign celloutsig_0_3z = in_data[68:63] + in_data[51:46];
  assign celloutsig_0_1z = in_data[95:91] + celloutsig_0_0z[9:5];
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= celloutsig_1_7z[3:1];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 7'h00;
    else _01_ <= { celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_6z = in_data[165:163] === { in_data[162:161], celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[141:139] > in_data[112:110];
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z } > { celloutsig_0_0z[8:4], celloutsig_0_1z };
  assign celloutsig_0_5z = celloutsig_0_0z[7:1] < { celloutsig_0_0z[6:1], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[165:156] < in_data[163:154];
  assign celloutsig_0_0z = in_data[69:59] * in_data[15:5];
  assign celloutsig_1_3z = { in_data[182:178], celloutsig_1_1z } * { celloutsig_1_2z[3:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_2z[4:2], celloutsig_1_3z } * { in_data[107:101], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_9z = celloutsig_0_5z ? { _01_[4], _01_, _01_, celloutsig_0_6z } : { in_data[86:79], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_15z = ~ { in_data[33:28], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_18z = | { _00_, celloutsig_1_12z[11:10] };
  assign celloutsig_1_4z = ~^ in_data[163:159];
  assign celloutsig_1_2z = { in_data[122:119], celloutsig_1_1z } >> { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_12z = { in_data[130:124], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z } >> { celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_9z = { celloutsig_1_7z[8:2], celloutsig_1_2z } >> { celloutsig_1_2z[4:1], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_19z = ~((celloutsig_1_8z & celloutsig_1_10z) | celloutsig_1_0z);
  assign celloutsig_0_6z = ~((celloutsig_0_3z[1] & celloutsig_0_3z[1]) | celloutsig_0_2z);
  assign celloutsig_0_17z = ~((celloutsig_0_15z[6] & celloutsig_0_7z) | celloutsig_0_9z[10]);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
