

================================================================
== Vivado HLS Report for 'array_io'
================================================================
* Date:           Mon May 15 20:37:44 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        array_io_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.39|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |  128|  128|         4|          -|          -|    32|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: StgValue_6 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %d_o) nounwind, !map !7

ST_1: StgValue_7 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %d_i) nounwind, !map !13

ST_1: StgValue_8 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @array_io_str) nounwind

ST_1: StgValue_9 (7)  [1/1] 1.08ns  loc: array_io.c:64
:3  br label %1


 <State 2>: 2.39ns
ST_2: i (9)  [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_1, %2 ]

ST_2: rem (10)  [1/1] 0.00ns  loc: array_io.c:64
:1  %rem = trunc i6 %i to i3

ST_2: exitcond (11)  [1/1] 1.31ns  loc: array_io.c:64
:2  %exitcond = icmp eq i6 %i, -32

ST_2: empty (12)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_2: i_1 (13)  [1/1] 1.34ns  loc: array_io.c:64
:4  %i_1 = add i6 1, %i

ST_2: StgValue_15 (14)  [1/1] 0.00ns  loc: array_io.c:64
:5  br i1 %exitcond, label %3, label %2

ST_2: tmp (17)  [1/1] 0.00ns  loc: array_io.c:66
:1  %tmp = zext i3 %rem to i64

ST_2: acc_addr (18)  [1/1] 0.00ns  loc: array_io.c:66
:2  %acc_addr = getelementptr inbounds [8 x i32]* @acc, i64 0, i64 %tmp

ST_2: acc_load (19)  [2/2] 2.39ns  loc: array_io.c:66
:3  %acc_load = load i32* %acc_addr, align 4

ST_2: tmp_1 (20)  [1/1] 0.00ns  loc: array_io.c:66
:4  %tmp_1 = zext i6 %i to i64

ST_2: d_i_addr (21)  [1/1] 0.00ns  loc: array_io.c:66
:5  %d_i_addr = getelementptr [32 x i16]* %d_i, i64 0, i64 %tmp_1

ST_2: d_i_load (22)  [2/2] 2.39ns  loc: array_io.c:66
:6  %d_i_load = load i16* %d_i_addr, align 2

ST_2: StgValue_22 (32)  [1/1] 0.00ns  loc: array_io.c:69
:0  ret void


 <State 3>: 2.39ns
ST_3: acc_load (19)  [1/2] 2.39ns  loc: array_io.c:66
:3  %acc_load = load i32* %acc_addr, align 4

ST_3: d_i_load (22)  [1/2] 2.39ns  loc: array_io.c:66
:6  %d_i_load = load i16* %d_i_addr, align 2

ST_3: tmp_6 (24)  [1/1] 0.00ns  loc: array_io.c:66
:8  %tmp_6 = trunc i32 %acc_load to i16


 <State 4>: 1.70ns
ST_4: tmp_2 (23)  [1/1] 0.00ns  loc: array_io.c:66
:7  %tmp_2 = sext i16 %d_i_load to i32

ST_4: tmp_3 (25)  [1/1] 1.70ns  loc: array_io.c:66
:9  %tmp_3 = add nsw i32 %acc_load, %tmp_2

ST_4: tmp_4 (27)  [1/1] 1.46ns  loc: array_io.c:67
:11  %tmp_4 = add i16 %d_i_load, %tmp_6


 <State 5>: 2.39ns
ST_5: StgValue_29 (16)  [1/1] 0.00ns  loc: array_io.c:64
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind

ST_5: StgValue_30 (26)  [1/1] 2.39ns  loc: array_io.c:66
:10  store i32 %tmp_3, i32* %acc_addr, align 4

ST_5: d_o_addr (28)  [1/1] 0.00ns  loc: array_io.c:67
:12  %d_o_addr = getelementptr [32 x i16]* %d_o, i64 0, i64 %tmp_1

ST_5: StgValue_32 (29)  [1/1] 2.39ns  loc: array_io.c:67
:13  store i16 %tmp_4, i16* %d_o_addr, align 2

ST_5: StgValue_33 (30)  [1/1] 0.00ns  loc: array_io.c:64
:14  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ d_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (specbitsmap      ) [ 000000]
StgValue_7  (specbitsmap      ) [ 000000]
StgValue_8  (spectopmodule    ) [ 000000]
StgValue_9  (br               ) [ 011111]
i           (phi              ) [ 001000]
rem         (trunc            ) [ 000000]
exitcond    (icmp             ) [ 001111]
empty       (speclooptripcount) [ 000000]
i_1         (add              ) [ 011111]
StgValue_15 (br               ) [ 000000]
tmp         (zext             ) [ 000000]
acc_addr    (getelementptr    ) [ 000111]
tmp_1       (zext             ) [ 000111]
d_i_addr    (getelementptr    ) [ 000100]
StgValue_22 (ret              ) [ 000000]
acc_load    (load             ) [ 000010]
d_i_load    (load             ) [ 000010]
tmp_6       (trunc            ) [ 000010]
tmp_2       (sext             ) [ 000000]
tmp_3       (add              ) [ 000001]
tmp_4       (add              ) [ 000001]
StgValue_29 (specloopname     ) [ 000000]
StgValue_30 (store            ) [ 000000]
d_o_addr    (getelementptr    ) [ 000000]
StgValue_32 (store            ) [ 000000]
StgValue_33 (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_io_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="acc_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="3" slack="0"/>
<pin id="32" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="3" slack="0"/>
<pin id="37" dir="0" index="1" bw="32" slack="1"/>
<pin id="38" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_load/2 StgValue_30/5 "/>
</bind>
</comp>

<comp id="40" class="1004" name="d_i_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="6" slack="0"/>
<pin id="44" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="5" slack="0"/>
<pin id="49" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="50" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_i_load/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="d_o_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="3"/>
<pin id="56" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_addr/5 "/>
</bind>
</comp>

<comp id="59" class="1004" name="StgValue_32_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="5" slack="0"/>
<pin id="61" dir="0" index="1" bw="16" slack="1"/>
<pin id="62" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/5 "/>
</bind>
</comp>

<comp id="64" class="1005" name="i_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="1"/>
<pin id="66" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="rem_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rem/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="exitcond_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="6" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="6" slack="0"/>
<pin id="88" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_6_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_2_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_3_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_4_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="1"/>
<pin id="115" dir="0" index="1" bw="16" slack="1"/>
<pin id="116" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_1_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="125" class="1005" name="acc_addr_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="1"/>
<pin id="127" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr "/>
</bind>
</comp>

<comp id="130" class="1005" name="tmp_1_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="3"/>
<pin id="132" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="135" class="1005" name="d_i_addr_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="1"/>
<pin id="137" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="d_i_addr "/>
</bind>
</comp>

<comp id="140" class="1005" name="acc_load_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_load "/>
</bind>
</comp>

<comp id="145" class="1005" name="d_i_load_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="1"/>
<pin id="147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d_i_load "/>
</bind>
</comp>

<comp id="151" class="1005" name="tmp_6_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="1"/>
<pin id="153" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="156" class="1005" name="tmp_3_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="tmp_4_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="1"/>
<pin id="163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="22" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="68" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="68" pin="4"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="75" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="99"><net_src comp="68" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="104"><net_src comp="35" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="123"><net_src comp="85" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="128"><net_src comp="28" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="133"><net_src comp="96" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="138"><net_src comp="40" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="143"><net_src comp="35" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="148"><net_src comp="47" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="154"><net_src comp="101" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="159"><net_src comp="108" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="35" pin=1"/></net>

<net id="164"><net_src comp="113" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="59" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_o | {5 }
	Port: acc | {5 }
 - Input state : 
	Port: array_io : d_i | {2 3 }
	Port: array_io : acc | {2 3 }
  - Chain level:
	State 1
	State 2
		rem : 1
		exitcond : 1
		i_1 : 1
		StgValue_15 : 2
		tmp : 2
		acc_addr : 3
		acc_load : 4
		tmp_1 : 1
		d_i_addr : 2
		d_i_load : 3
	State 3
		tmp_6 : 1
	State 4
		tmp_3 : 1
	State 5
		StgValue_32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|          |    i_1_fu_85   |    0    |    6    |
|    add   |  tmp_3_fu_108  |    0    |    32   |
|          |  tmp_4_fu_113  |    0    |    16   |
|----------|----------------|---------|---------|
|   icmp   | exitcond_fu_79 |    0    |    3    |
|----------|----------------|---------|---------|
|   trunc  |    rem_fu_75   |    0    |    0    |
|          |  tmp_6_fu_101  |    0    |    0    |
|----------|----------------|---------|---------|
|   zext   |    tmp_fu_91   |    0    |    0    |
|          |   tmp_1_fu_96  |    0    |    0    |
|----------|----------------|---------|---------|
|   sext   |  tmp_2_fu_105  |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    57   |
|----------|----------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| acc|    0   |   64   |    4   |
+----+--------+--------+--------+
|Total|    0   |   64   |    4   |
+----+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|acc_addr_reg_125|    3   |
|acc_load_reg_140|   32   |
|d_i_addr_reg_135|    5   |
|d_i_load_reg_145|   16   |
|   i_1_reg_120  |    6   |
|    i_reg_64    |    6   |
|  tmp_1_reg_130 |   64   |
|  tmp_3_reg_156 |   32   |
|  tmp_4_reg_161 |   16   |
|  tmp_6_reg_151 |   16   |
+----------------+--------+
|      Total     |   196  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_35 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_47 |  p0  |   2  |   5  |   10   ||    5    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||   2.17  ||    8    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   57   |
|   Memory  |    0   |    -   |   64   |    4   |
|Multiplexer|    -   |    2   |    -   |    8   |
|  Register |    -   |    -   |   196  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   260  |   69   |
+-----------+--------+--------+--------+--------+
