
*** Running vivado
    with args -log fifo_generator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fifo_generator_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1120.531 ; gain = 186.090 ; free physical = 2598 ; free virtual = 8737
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (26#1) [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:72]
Finished RTL Elaboration : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1333.207 ; gain = 398.766 ; free physical = 2329 ; free virtual = 8472
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1333.207 ; gain = 398.766 ; free physical = 2331 ; free virtual = 8474
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1458.219 ; gain = 0.004 ; free physical = 2192 ; free virtual = 8381
Finished Constraint Validation : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 1458.219 ; gain = 523.777 ; free physical = 2187 ; free virtual = 8377
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 1458.219 ; gain = 523.777 ; free physical = 2187 ; free virtual = 8377
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 1458.219 ; gain = 523.777 ; free physical = 2187 ; free virtual = 8377
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 1458.219 ; gain = 523.777 ; free physical = 2188 ; free virtual = 8377
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:50 . Memory (MB): peak = 1458.223 ; gain = 523.781 ; free physical = 2184 ; free virtual = 8375
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:04 . Memory (MB): peak = 1465.215 ; gain = 530.773 ; free physical = 2173 ; free virtual = 8369
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:04 . Memory (MB): peak = 1465.215 ; gain = 530.773 ; free physical = 2173 ; free virtual = 8369
Finished Technology Mapping : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 1485.254 ; gain = 550.812 ; free physical = 2154 ; free virtual = 8350
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1485.258 ; gain = 550.816 ; free physical = 2152 ; free virtual = 8350
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1485.258 ; gain = 550.816 ; free physical = 2152 ; free virtual = 8350
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1485.258 ; gain = 550.816 ; free physical = 2152 ; free virtual = 8350
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1485.258 ; gain = 550.816 ; free physical = 2152 ; free virtual = 8350
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1485.258 ; gain = 550.816 ; free physical = 2151 ; free virtual = 8349
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1485.258 ; gain = 550.816 ; free physical = 2151 ; free virtual = 8349

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     4|
|2     |LUT2     |     7|
|3     |LUT3     |     4|
|4     |LUT4     |    10|
|5     |LUT5     |     4|
|6     |LUT6     |     5|
|7     |RAMB36E1 |     2|
|8     |FDCE     |    19|
|9     |FDPE     |    26|
|10    |FDRE     |   132|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1485.258 ; gain = 550.816 ; free physical = 2151 ; free virtual = 8349
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 1498.258 ; gain = 472.312 ; free physical = 2137 ; free virtual = 8338
