
Diagnostics.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000046  00800100  00001156  000011ea  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001156  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000016c  00800146  00800146  00001230  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001230  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001260  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000004e0  00000000  00000000  000012a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000b7f6  00000000  00000000  00001780  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002676  00000000  00000000  0000cf76  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002979  00000000  00000000  0000f5ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000da4  00000000  00000000  00011f68  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002595  00000000  00000000  00012d0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00004666  00000000  00000000  000152a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000448  00000000  00000000  00019907  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2e 01 	jmp	0x25c	; 0x25c <__ctors_end>
       4:	0c 94 59 04 	jmp	0x8b2	; 0x8b2 <__vector_1>
       8:	0c 94 80 04 	jmp	0x900	; 0x900 <__vector_2>
       c:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      10:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      14:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      18:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      1c:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      20:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      24:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      28:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      2c:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      30:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      34:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      38:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      3c:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      40:	0c 94 a7 04 	jmp	0x94e	; 0x94e <__vector_16>
      44:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      48:	0c 94 8a 02 	jmp	0x514	; 0x514 <__vector_18>
      4c:	0c 94 c2 02 	jmp	0x584	; 0x584 <__vector_19>
      50:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      54:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      58:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      5c:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      60:	0c 94 96 06 	jmp	0xd2c	; 0xd2c <__vector_24>
      64:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__bad_interrupt>
      68:	a2 07       	cpc	r26, r18
      6a:	a6 07       	cpc	r26, r22
      6c:	a6 07       	cpc	r26, r22
      6e:	a6 07       	cpc	r26, r22
      70:	a6 07       	cpc	r26, r22
      72:	a6 07       	cpc	r26, r22
      74:	a6 07       	cpc	r26, r22
      76:	a6 07       	cpc	r26, r22
      78:	b6 06       	cpc	r11, r22
      7a:	a6 07       	cpc	r26, r22
      7c:	a6 07       	cpc	r26, r22
      7e:	a6 07       	cpc	r26, r22
      80:	a6 07       	cpc	r26, r22
      82:	a6 07       	cpc	r26, r22
      84:	a6 07       	cpc	r26, r22
      86:	a6 07       	cpc	r26, r22
      88:	b6 06       	cpc	r11, r22
      8a:	a6 07       	cpc	r26, r22
      8c:	a6 07       	cpc	r26, r22
      8e:	a6 07       	cpc	r26, r22
      90:	a6 07       	cpc	r26, r22
      92:	a6 07       	cpc	r26, r22
      94:	a6 07       	cpc	r26, r22
      96:	a6 07       	cpc	r26, r22
      98:	be 06       	cpc	r11, r30
      9a:	a6 07       	cpc	r26, r22
      9c:	a6 07       	cpc	r26, r22
      9e:	a6 07       	cpc	r26, r22
      a0:	a6 07       	cpc	r26, r22
      a2:	a6 07       	cpc	r26, r22
      a4:	a6 07       	cpc	r26, r22
      a6:	a6 07       	cpc	r26, r22
      a8:	e4 06       	cpc	r14, r20
      aa:	a6 07       	cpc	r26, r22
      ac:	a6 07       	cpc	r26, r22
      ae:	a6 07       	cpc	r26, r22
      b0:	a6 07       	cpc	r26, r22
      b2:	a6 07       	cpc	r26, r22
      b4:	a6 07       	cpc	r26, r22
      b6:	a6 07       	cpc	r26, r22
      b8:	be 06       	cpc	r11, r30
      ba:	a6 07       	cpc	r26, r22
      bc:	a6 07       	cpc	r26, r22
      be:	a6 07       	cpc	r26, r22
      c0:	a6 07       	cpc	r26, r22
      c2:	a6 07       	cpc	r26, r22
      c4:	a6 07       	cpc	r26, r22
      c6:	a6 07       	cpc	r26, r22
      c8:	ea 06       	cpc	r14, r26
      ca:	a6 07       	cpc	r26, r22
      cc:	a6 07       	cpc	r26, r22
      ce:	a6 07       	cpc	r26, r22
      d0:	a6 07       	cpc	r26, r22
      d2:	a6 07       	cpc	r26, r22
      d4:	a6 07       	cpc	r26, r22
      d6:	a6 07       	cpc	r26, r22
      d8:	f0 06       	cpc	r15, r16
      da:	a6 07       	cpc	r26, r22
      dc:	a6 07       	cpc	r26, r22
      de:	a6 07       	cpc	r26, r22
      e0:	a6 07       	cpc	r26, r22
      e2:	a6 07       	cpc	r26, r22
      e4:	a6 07       	cpc	r26, r22
      e6:	a6 07       	cpc	r26, r22
      e8:	02 07       	cpc	r16, r18
      ea:	a6 07       	cpc	r26, r22
      ec:	a6 07       	cpc	r26, r22
      ee:	a6 07       	cpc	r26, r22
      f0:	a6 07       	cpc	r26, r22
      f2:	a6 07       	cpc	r26, r22
      f4:	a6 07       	cpc	r26, r22
      f6:	a6 07       	cpc	r26, r22
      f8:	2c 07       	cpc	r18, r28
      fa:	a6 07       	cpc	r26, r22
      fc:	a6 07       	cpc	r26, r22
      fe:	a6 07       	cpc	r26, r22
     100:	a6 07       	cpc	r26, r22
     102:	a6 07       	cpc	r26, r22
     104:	a6 07       	cpc	r26, r22
     106:	a6 07       	cpc	r26, r22
     108:	f6 06       	cpc	r15, r22
     10a:	a6 07       	cpc	r26, r22
     10c:	a6 07       	cpc	r26, r22
     10e:	a6 07       	cpc	r26, r22
     110:	a6 07       	cpc	r26, r22
     112:	a6 07       	cpc	r26, r22
     114:	a6 07       	cpc	r26, r22
     116:	a6 07       	cpc	r26, r22
     118:	10 07       	cpc	r17, r16
     11a:	a6 07       	cpc	r26, r22
     11c:	a6 07       	cpc	r26, r22
     11e:	a6 07       	cpc	r26, r22
     120:	a6 07       	cpc	r26, r22
     122:	a6 07       	cpc	r26, r22
     124:	a6 07       	cpc	r26, r22
     126:	a6 07       	cpc	r26, r22
     128:	2f 07       	cpc	r18, r31
     12a:	a6 07       	cpc	r26, r22
     12c:	a6 07       	cpc	r26, r22
     12e:	a6 07       	cpc	r26, r22
     130:	a6 07       	cpc	r26, r22
     132:	a6 07       	cpc	r26, r22
     134:	a6 07       	cpc	r26, r22
     136:	a6 07       	cpc	r26, r22
     138:	2f 07       	cpc	r18, r31
     13a:	a6 07       	cpc	r26, r22
     13c:	a6 07       	cpc	r26, r22
     13e:	a6 07       	cpc	r26, r22
     140:	a6 07       	cpc	r26, r22
     142:	a6 07       	cpc	r26, r22
     144:	a6 07       	cpc	r26, r22
     146:	a6 07       	cpc	r26, r22
     148:	2f 07       	cpc	r18, r31
     14a:	a6 07       	cpc	r26, r22
     14c:	a6 07       	cpc	r26, r22
     14e:	a6 07       	cpc	r26, r22
     150:	a6 07       	cpc	r26, r22
     152:	a6 07       	cpc	r26, r22
     154:	a6 07       	cpc	r26, r22
     156:	a6 07       	cpc	r26, r22
     158:	2f 07       	cpc	r18, r31
     15a:	a6 07       	cpc	r26, r22
     15c:	a6 07       	cpc	r26, r22
     15e:	a6 07       	cpc	r26, r22
     160:	a6 07       	cpc	r26, r22
     162:	a6 07       	cpc	r26, r22
     164:	a6 07       	cpc	r26, r22
     166:	a6 07       	cpc	r26, r22
     168:	38 07       	cpc	r19, r24
     16a:	a6 07       	cpc	r26, r22
     16c:	a6 07       	cpc	r26, r22
     16e:	a6 07       	cpc	r26, r22
     170:	a6 07       	cpc	r26, r22
     172:	a6 07       	cpc	r26, r22
     174:	a6 07       	cpc	r26, r22
     176:	a6 07       	cpc	r26, r22
     178:	69 07       	cpc	r22, r25
     17a:	a6 07       	cpc	r26, r22
     17c:	a6 07       	cpc	r26, r22
     17e:	a6 07       	cpc	r26, r22
     180:	a6 07       	cpc	r26, r22
     182:	a6 07       	cpc	r26, r22
     184:	a6 07       	cpc	r26, r22
     186:	a6 07       	cpc	r26, r22
     188:	38 07       	cpc	r19, r24
     18a:	a6 07       	cpc	r26, r22
     18c:	a6 07       	cpc	r26, r22
     18e:	a6 07       	cpc	r26, r22
     190:	a6 07       	cpc	r26, r22
     192:	a6 07       	cpc	r26, r22
     194:	a6 07       	cpc	r26, r22
     196:	a6 07       	cpc	r26, r22
     198:	69 07       	cpc	r22, r25
     19a:	a6 07       	cpc	r26, r22
     19c:	a6 07       	cpc	r26, r22
     19e:	a6 07       	cpc	r26, r22
     1a0:	a6 07       	cpc	r26, r22
     1a2:	a6 07       	cpc	r26, r22
     1a4:	a6 07       	cpc	r26, r22
     1a6:	a6 07       	cpc	r26, r22
     1a8:	50 07       	cpc	r21, r16
     1aa:	a6 07       	cpc	r26, r22
     1ac:	a6 07       	cpc	r26, r22
     1ae:	a6 07       	cpc	r26, r22
     1b0:	a6 07       	cpc	r26, r22
     1b2:	a6 07       	cpc	r26, r22
     1b4:	a6 07       	cpc	r26, r22
     1b6:	a6 07       	cpc	r26, r22
     1b8:	6d 07       	cpc	r22, r29
     1ba:	a6 07       	cpc	r26, r22
     1bc:	a6 07       	cpc	r26, r22
     1be:	a6 07       	cpc	r26, r22
     1c0:	a6 07       	cpc	r26, r22
     1c2:	a6 07       	cpc	r26, r22
     1c4:	a6 07       	cpc	r26, r22
     1c6:	a6 07       	cpc	r26, r22
     1c8:	6d 07       	cpc	r22, r29
     1ca:	a6 07       	cpc	r26, r22
     1cc:	a6 07       	cpc	r26, r22
     1ce:	a6 07       	cpc	r26, r22
     1d0:	a6 07       	cpc	r26, r22
     1d2:	a6 07       	cpc	r26, r22
     1d4:	a6 07       	cpc	r26, r22
     1d6:	a6 07       	cpc	r26, r22
     1d8:	82 07       	cpc	r24, r18
     1da:	a6 07       	cpc	r26, r22
     1dc:	a6 07       	cpc	r26, r22
     1de:	a6 07       	cpc	r26, r22
     1e0:	a6 07       	cpc	r26, r22
     1e2:	a6 07       	cpc	r26, r22
     1e4:	a6 07       	cpc	r26, r22
     1e6:	a6 07       	cpc	r26, r22
     1e8:	9c 07       	cpc	r25, r28
     1ea:	a6 07       	cpc	r26, r22
     1ec:	a6 07       	cpc	r26, r22
     1ee:	a6 07       	cpc	r26, r22
     1f0:	a6 07       	cpc	r26, r22
     1f2:	a6 07       	cpc	r26, r22
     1f4:	a6 07       	cpc	r26, r22
     1f6:	a6 07       	cpc	r26, r22
     1f8:	9c 07       	cpc	r25, r28

000001fa <__trampolines_end>:
     1fa:	00 00       	nop
     1fc:	00 08       	sbc	r0, r0
     1fe:	00 02       	muls	r16, r16
     200:	01 00       	.word	0x0001	; ????
     202:	00 03       	mulsu	r16, r16
     204:	04 07       	cpc	r16, r20
	...

0000020e <digital_pin_to_bit_mask_PGM>:
     20e:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
     21e:	04 08 10 20                                         ... 

00000222 <digital_pin_to_port_PGM>:
     222:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
     232:	03 03 03 03                                         ....

00000236 <port_to_input_PGM>:
     236:	00 00 00 00 23 00 26 00 29 00                       ....#.&.).

00000240 <port_to_output_PGM>:
     240:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

0000024a <port_to_mode_PGM>:
     24a:	00 00 00 00 24 00 27 00 2a 00                       ....$.'.*.

00000254 <__ctors_start>:
     254:	e8 02       	muls	r30, r24
     256:	58 03       	fmul	r21, r16
     258:	46 06       	cpc	r4, r22
     25a:	54 08       	sbc	r5, r4

0000025c <__ctors_end>:
     25c:	11 24       	eor	r1, r1
     25e:	1f be       	out	0x3f, r1	; 63
     260:	cf ef       	ldi	r28, 0xFF	; 255
     262:	d8 e0       	ldi	r29, 0x08	; 8
     264:	de bf       	out	0x3e, r29	; 62
     266:	cd bf       	out	0x3d, r28	; 61

00000268 <__do_copy_data>:
     268:	11 e0       	ldi	r17, 0x01	; 1
     26a:	a0 e0       	ldi	r26, 0x00	; 0
     26c:	b1 e0       	ldi	r27, 0x01	; 1
     26e:	e6 e5       	ldi	r30, 0x56	; 86
     270:	f1 e1       	ldi	r31, 0x11	; 17
     272:	02 c0       	rjmp	.+4      	; 0x278 <__do_copy_data+0x10>
     274:	05 90       	lpm	r0, Z+
     276:	0d 92       	st	X+, r0
     278:	a6 34       	cpi	r26, 0x46	; 70
     27a:	b1 07       	cpc	r27, r17
     27c:	d9 f7       	brne	.-10     	; 0x274 <__do_copy_data+0xc>

0000027e <__do_clear_bss>:
     27e:	22 e0       	ldi	r18, 0x02	; 2
     280:	a6 e4       	ldi	r26, 0x46	; 70
     282:	b1 e0       	ldi	r27, 0x01	; 1
     284:	01 c0       	rjmp	.+2      	; 0x288 <.do_clear_bss_start>

00000286 <.do_clear_bss_loop>:
     286:	1d 92       	st	X+, r1

00000288 <.do_clear_bss_start>:
     288:	a2 3b       	cpi	r26, 0xB2	; 178
     28a:	b2 07       	cpc	r27, r18
     28c:	e1 f7       	brne	.-8      	; 0x286 <.do_clear_bss_loop>

0000028e <__do_global_ctors>:
     28e:	11 e0       	ldi	r17, 0x01	; 1
     290:	ce e2       	ldi	r28, 0x2E	; 46
     292:	d1 e0       	ldi	r29, 0x01	; 1
     294:	04 c0       	rjmp	.+8      	; 0x29e <__do_global_ctors+0x10>
     296:	21 97       	sbiw	r28, 0x01	; 1
     298:	fe 01       	movw	r30, r28
     29a:	0e 94 a3 08 	call	0x1146	; 0x1146 <__tablejump2__>
     29e:	ca 32       	cpi	r28, 0x2A	; 42
     2a0:	d1 07       	cpc	r29, r17
     2a2:	c9 f7       	brne	.-14     	; 0x296 <__do_global_ctors+0x8>
     2a4:	0e 94 59 08 	call	0x10b2	; 0x10b2 <main>
     2a8:	0c 94 a9 08 	jmp	0x1152	; 0x1152 <_exit>

000002ac <__bad_interrupt>:
     2ac:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002b0 <_ZN14HardwareSerial9availableEv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
     2b0:	fc 01       	movw	r30, r24
     2b2:	91 8d       	ldd	r25, Z+25	; 0x19
     2b4:	22 8d       	ldd	r18, Z+26	; 0x1a
     2b6:	89 2f       	mov	r24, r25
     2b8:	90 e0       	ldi	r25, 0x00	; 0
     2ba:	80 5c       	subi	r24, 0xC0	; 192
     2bc:	9f 4f       	sbci	r25, 0xFF	; 255
     2be:	82 1b       	sub	r24, r18
     2c0:	91 09       	sbc	r25, r1
     2c2:	8f 73       	andi	r24, 0x3F	; 63
     2c4:	99 27       	eor	r25, r25
     2c6:	08 95       	ret

000002c8 <_ZN14HardwareSerial4peekEv>:
     2c8:	fc 01       	movw	r30, r24
     2ca:	91 8d       	ldd	r25, Z+25	; 0x19
     2cc:	82 8d       	ldd	r24, Z+26	; 0x1a
     2ce:	98 17       	cp	r25, r24
     2d0:	31 f0       	breq	.+12     	; 0x2de <_ZN14HardwareSerial4peekEv+0x16>
     2d2:	82 8d       	ldd	r24, Z+26	; 0x1a
     2d4:	e8 0f       	add	r30, r24
     2d6:	f1 1d       	adc	r31, r1
     2d8:	85 8d       	ldd	r24, Z+29	; 0x1d
     2da:	90 e0       	ldi	r25, 0x00	; 0
     2dc:	08 95       	ret
     2de:	8f ef       	ldi	r24, 0xFF	; 255
     2e0:	9f ef       	ldi	r25, 0xFF	; 255
     2e2:	08 95       	ret

000002e4 <_ZN14HardwareSerial4readEv>:
     2e4:	fc 01       	movw	r30, r24
     2e6:	91 8d       	ldd	r25, Z+25	; 0x19
     2e8:	82 8d       	ldd	r24, Z+26	; 0x1a
     2ea:	98 17       	cp	r25, r24
     2ec:	61 f0       	breq	.+24     	; 0x306 <_ZN14HardwareSerial4readEv+0x22>
     2ee:	82 8d       	ldd	r24, Z+26	; 0x1a
     2f0:	df 01       	movw	r26, r30
     2f2:	a8 0f       	add	r26, r24
     2f4:	b1 1d       	adc	r27, r1
     2f6:	5d 96       	adiw	r26, 0x1d	; 29
     2f8:	8c 91       	ld	r24, X
     2fa:	92 8d       	ldd	r25, Z+26	; 0x1a
     2fc:	9f 5f       	subi	r25, 0xFF	; 255
     2fe:	9f 73       	andi	r25, 0x3F	; 63
     300:	92 8f       	std	Z+26, r25	; 0x1a
     302:	90 e0       	ldi	r25, 0x00	; 0
     304:	08 95       	ret
     306:	8f ef       	ldi	r24, 0xFF	; 255
     308:	9f ef       	ldi	r25, 0xFF	; 255
     30a:	08 95       	ret

0000030c <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
}

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
     30c:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
     30e:	84 8d       	ldd	r24, Z+28	; 0x1c
     310:	df 01       	movw	r26, r30
     312:	a8 0f       	add	r26, r24
     314:	b1 1d       	adc	r27, r1
     316:	a3 5a       	subi	r26, 0xA3	; 163
     318:	bf 4f       	sbci	r27, 0xFF	; 255
     31a:	8c 91       	ld	r24, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
     31c:	24 8d       	ldd	r18, Z+28	; 0x1c
     31e:	30 e0       	ldi	r19, 0x00	; 0
     320:	2f 5f       	subi	r18, 0xFF	; 255
     322:	3f 4f       	sbci	r19, 0xFF	; 255
     324:	2f 73       	andi	r18, 0x3F	; 63
     326:	30 78       	andi	r19, 0x80	; 128
     328:	33 23       	and	r19, r19
     32a:	34 f4       	brge	.+12     	; 0x338 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x2c>
     32c:	21 50       	subi	r18, 0x01	; 1
     32e:	31 09       	sbc	r19, r1
     330:	20 6c       	ori	r18, 0xC0	; 192
     332:	3f 6f       	ori	r19, 0xFF	; 255
     334:	2f 5f       	subi	r18, 0xFF	; 255
     336:	3f 4f       	sbci	r19, 0xFF	; 255
     338:	24 8f       	std	Z+28, r18	; 0x1c

  *_udr = c;
     33a:	a6 89       	ldd	r26, Z+22	; 0x16
     33c:	b7 89       	ldd	r27, Z+23	; 0x17
     33e:	8c 93       	st	X, r24

  // clear the TXC bit -- "can be cleared by writing a one to its bit
  // location". This makes sure flush() won't return until the bytes
  // actually got written
  sbi(*_ucsra, TXC0);
     340:	a0 89       	ldd	r26, Z+16	; 0x10
     342:	b1 89       	ldd	r27, Z+17	; 0x11
     344:	8c 91       	ld	r24, X
     346:	80 64       	ori	r24, 0x40	; 64
     348:	8c 93       	st	X, r24

  if (_tx_buffer_head == _tx_buffer_tail) {
     34a:	93 8d       	ldd	r25, Z+27	; 0x1b
     34c:	84 8d       	ldd	r24, Z+28	; 0x1c
     34e:	98 13       	cpse	r25, r24
     350:	06 c0       	rjmp	.+12     	; 0x35e <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x52>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
     352:	02 88       	ldd	r0, Z+18	; 0x12
     354:	f3 89       	ldd	r31, Z+19	; 0x13
     356:	e0 2d       	mov	r30, r0
     358:	80 81       	ld	r24, Z
     35a:	8f 7d       	andi	r24, 0xDF	; 223
     35c:	80 83       	st	Z, r24
     35e:	08 95       	ret

00000360 <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
     360:	cf 93       	push	r28
     362:	df 93       	push	r29
     364:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
     366:	88 8d       	ldd	r24, Y+24	; 0x18
     368:	81 11       	cpse	r24, r1
     36a:	0f c0       	rjmp	.+30     	; 0x38a <_ZN14HardwareSerial5flushEv+0x2a>
     36c:	18 c0       	rjmp	.+48     	; 0x39e <_ZN14HardwareSerial5flushEv+0x3e>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
     36e:	0f b6       	in	r0, 0x3f	; 63
     370:	07 fc       	sbrc	r0, 7
     372:	0d c0       	rjmp	.+26     	; 0x38e <_ZN14HardwareSerial5flushEv+0x2e>
     374:	90 81       	ld	r25, Z
     376:	95 ff       	sbrs	r25, 5
     378:	0a c0       	rjmp	.+20     	; 0x38e <_ZN14HardwareSerial5flushEv+0x2e>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
     37a:	a8 89       	ldd	r26, Y+16	; 0x10
     37c:	b9 89       	ldd	r27, Y+17	; 0x11
     37e:	8c 91       	ld	r24, X
     380:	85 ff       	sbrs	r24, 5
     382:	05 c0       	rjmp	.+10     	; 0x38e <_ZN14HardwareSerial5flushEv+0x2e>
	  _tx_udr_empty_irq();
     384:	ce 01       	movw	r24, r28
     386:	0e 94 86 01 	call	0x30c	; 0x30c <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
     38a:	ea 89       	ldd	r30, Y+18	; 0x12
     38c:	fb 89       	ldd	r31, Y+19	; 0x13
     38e:	90 81       	ld	r25, Z
     390:	95 fd       	sbrc	r25, 5
     392:	ed cf       	rjmp	.-38     	; 0x36e <_ZN14HardwareSerial5flushEv+0xe>
     394:	a8 89       	ldd	r26, Y+16	; 0x10
     396:	b9 89       	ldd	r27, Y+17	; 0x11
     398:	8c 91       	ld	r24, X
     39a:	86 ff       	sbrs	r24, 6
     39c:	e8 cf       	rjmp	.-48     	; 0x36e <_ZN14HardwareSerial5flushEv+0xe>
	if (bit_is_set(*_ucsra, UDRE0))
	  _tx_udr_empty_irq();
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
     39e:	df 91       	pop	r29
     3a0:	cf 91       	pop	r28
     3a2:	08 95       	ret

000003a4 <_ZN14HardwareSerial5writeEh>:

size_t HardwareSerial::write(uint8_t c)
{
     3a4:	0f 93       	push	r16
     3a6:	1f 93       	push	r17
     3a8:	cf 93       	push	r28
     3aa:	df 93       	push	r29
     3ac:	fc 01       	movw	r30, r24
  _written = true;
     3ae:	81 e0       	ldi	r24, 0x01	; 1
     3b0:	80 8f       	std	Z+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
     3b2:	93 8d       	ldd	r25, Z+27	; 0x1b
     3b4:	84 8d       	ldd	r24, Z+28	; 0x1c
     3b6:	98 13       	cpse	r25, r24
     3b8:	22 c0       	rjmp	.+68     	; 0x3fe <_ZN14HardwareSerial5writeEh+0x5a>
     3ba:	a0 89       	ldd	r26, Z+16	; 0x10
     3bc:	b1 89       	ldd	r27, Z+17	; 0x11
     3be:	8c 91       	ld	r24, X
     3c0:	85 fd       	sbrc	r24, 5
     3c2:	2f c0       	rjmp	.+94     	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
     3c4:	1c c0       	rjmp	.+56     	; 0x3fe <_ZN14HardwareSerial5writeEh+0x5a>
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
    if (bit_is_clear(SREG, SREG_I)) {
     3c6:	0f b6       	in	r0, 0x3f	; 63
     3c8:	07 fc       	sbrc	r0, 7
     3ca:	08 c0       	rjmp	.+16     	; 0x3dc <_ZN14HardwareSerial5writeEh+0x38>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
     3cc:	e8 89       	ldd	r30, Y+16	; 0x10
     3ce:	f9 89       	ldd	r31, Y+17	; 0x11
     3d0:	80 81       	ld	r24, Z
     3d2:	85 ff       	sbrs	r24, 5
     3d4:	03 c0       	rjmp	.+6      	; 0x3dc <_ZN14HardwareSerial5writeEh+0x38>
	_tx_udr_empty_irq();
     3d6:	ce 01       	movw	r24, r28
     3d8:	0e 94 86 01 	call	0x30c	; 0x30c <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
     3dc:	9c 8d       	ldd	r25, Y+28	; 0x1c
     3de:	09 17       	cp	r16, r25
     3e0:	91 f3       	breq	.-28     	; 0x3c6 <_ZN14HardwareSerial5writeEh+0x22>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
     3e2:	8b 8d       	ldd	r24, Y+27	; 0x1b
     3e4:	fe 01       	movw	r30, r28
     3e6:	e8 0f       	add	r30, r24
     3e8:	f1 1d       	adc	r31, r1
     3ea:	e3 5a       	subi	r30, 0xA3	; 163
     3ec:	ff 4f       	sbci	r31, 0xFF	; 255
     3ee:	10 83       	st	Z, r17
  _tx_buffer_head = i;
     3f0:	0b 8f       	std	Y+27, r16	; 0x1b
	
  sbi(*_ucsrb, UDRIE0);
     3f2:	ea 89       	ldd	r30, Y+18	; 0x12
     3f4:	fb 89       	ldd	r31, Y+19	; 0x13
     3f6:	80 81       	ld	r24, Z
     3f8:	80 62       	ori	r24, 0x20	; 32
     3fa:	80 83       	st	Z, r24
  
  return 1;
     3fc:	1b c0       	rjmp	.+54     	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
    sbi(*_ucsra, TXC0);
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
     3fe:	23 8d       	ldd	r18, Z+27	; 0x1b
     400:	30 e0       	ldi	r19, 0x00	; 0
     402:	2f 5f       	subi	r18, 0xFF	; 255
     404:	3f 4f       	sbci	r19, 0xFF	; 255
     406:	2f 73       	andi	r18, 0x3F	; 63
     408:	30 78       	andi	r19, 0x80	; 128
     40a:	33 23       	and	r19, r19
     40c:	34 f4       	brge	.+12     	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
     40e:	21 50       	subi	r18, 0x01	; 1
     410:	31 09       	sbc	r19, r1
     412:	20 6c       	ori	r18, 0xC0	; 192
     414:	3f 6f       	ori	r19, 0xFF	; 255
     416:	2f 5f       	subi	r18, 0xFF	; 255
     418:	3f 4f       	sbci	r19, 0xFF	; 255
     41a:	16 2f       	mov	r17, r22
     41c:	ef 01       	movw	r28, r30
     41e:	02 2f       	mov	r16, r18
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
     420:	dd cf       	rjmp	.-70     	; 0x3dc <_ZN14HardwareSerial5writeEh+0x38>
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
     422:	a6 89       	ldd	r26, Z+22	; 0x16
     424:	b7 89       	ldd	r27, Z+23	; 0x17
     426:	6c 93       	st	X, r22
    sbi(*_ucsra, TXC0);
     428:	00 88       	ldd	r0, Z+16	; 0x10
     42a:	f1 89       	ldd	r31, Z+17	; 0x11
     42c:	e0 2d       	mov	r30, r0
     42e:	80 81       	ld	r24, Z
     430:	80 64       	ori	r24, 0x40	; 64
     432:	80 83       	st	Z, r24
  _tx_buffer_head = i;
	
  sbi(*_ucsrb, UDRIE0);
  
  return 1;
}
     434:	81 e0       	ldi	r24, 0x01	; 1
     436:	90 e0       	ldi	r25, 0x00	; 0
     438:	df 91       	pop	r29
     43a:	cf 91       	pop	r28
     43c:	1f 91       	pop	r17
     43e:	0f 91       	pop	r16
     440:	08 95       	ret

00000442 <_ZN14HardwareSerial5beginEmh>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
     442:	bf 92       	push	r11
     444:	cf 92       	push	r12
     446:	df 92       	push	r13
     448:	ef 92       	push	r14
     44a:	ff 92       	push	r15
     44c:	0f 93       	push	r16
     44e:	1f 93       	push	r17
     450:	cf 93       	push	r28
     452:	df 93       	push	r29
     454:	ec 01       	movw	r28, r24
     456:	6a 01       	movw	r12, r20
     458:	7b 01       	movw	r14, r22
     45a:	b2 2e       	mov	r11, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
     45c:	e8 89       	ldd	r30, Y+16	; 0x10
     45e:	f9 89       	ldd	r31, Y+17	; 0x11
     460:	82 e0       	ldi	r24, 0x02	; 2
     462:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     464:	41 15       	cp	r20, r1
     466:	51 4e       	sbci	r21, 0xE1	; 225
     468:	61 05       	cpc	r22, r1
     46a:	71 05       	cpc	r23, r1
     46c:	b1 f0       	breq	.+44     	; 0x49a <_ZN14HardwareSerial5beginEmh+0x58>
// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
     46e:	60 e0       	ldi	r22, 0x00	; 0
     470:	79 e0       	ldi	r23, 0x09	; 9
     472:	8d e3       	ldi	r24, 0x3D	; 61
     474:	90 e0       	ldi	r25, 0x00	; 0
     476:	a7 01       	movw	r20, r14
     478:	96 01       	movw	r18, r12
     47a:	0e 94 81 08 	call	0x1102	; 0x1102 <__udivmodsi4>
     47e:	89 01       	movw	r16, r18
     480:	9a 01       	movw	r18, r20
     482:	01 50       	subi	r16, 0x01	; 1
     484:	11 09       	sbc	r17, r1
     486:	21 09       	sbc	r18, r1
     488:	31 09       	sbc	r19, r1
     48a:	36 95       	lsr	r19
     48c:	27 95       	ror	r18
     48e:	17 95       	ror	r17
     490:	07 95       	ror	r16
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     492:	01 15       	cp	r16, r1
     494:	80 e1       	ldi	r24, 0x10	; 16
     496:	18 07       	cpc	r17, r24
     498:	a8 f0       	brcs	.+42     	; 0x4c4 <_ZN14HardwareSerial5beginEmh+0x82>
  {
    *_ucsra = 0;
     49a:	e8 89       	ldd	r30, Y+16	; 0x10
     49c:	f9 89       	ldd	r31, Y+17	; 0x11
     49e:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
     4a0:	60 e8       	ldi	r22, 0x80	; 128
     4a2:	74 e8       	ldi	r23, 0x84	; 132
     4a4:	8e e1       	ldi	r24, 0x1E	; 30
     4a6:	90 e0       	ldi	r25, 0x00	; 0
     4a8:	a7 01       	movw	r20, r14
     4aa:	96 01       	movw	r18, r12
     4ac:	0e 94 81 08 	call	0x1102	; 0x1102 <__udivmodsi4>
     4b0:	da 01       	movw	r26, r20
     4b2:	c9 01       	movw	r24, r18
     4b4:	01 97       	sbiw	r24, 0x01	; 1
     4b6:	a1 09       	sbc	r26, r1
     4b8:	b1 09       	sbc	r27, r1
     4ba:	b6 95       	lsr	r27
     4bc:	a7 95       	ror	r26
     4be:	97 95       	ror	r25
     4c0:	87 95       	ror	r24
     4c2:	8c 01       	movw	r16, r24
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
     4c4:	ec 85       	ldd	r30, Y+12	; 0x0c
     4c6:	fd 85       	ldd	r31, Y+13	; 0x0d
     4c8:	10 83       	st	Z, r17
  *_ubrrl = baud_setting;
     4ca:	ee 85       	ldd	r30, Y+14	; 0x0e
     4cc:	ff 85       	ldd	r31, Y+15	; 0x0f
     4ce:	00 83       	st	Z, r16

  _written = false;
     4d0:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
     4d2:	ec 89       	ldd	r30, Y+20	; 0x14
     4d4:	fd 89       	ldd	r31, Y+21	; 0x15
     4d6:	b0 82       	st	Z, r11
  
  sbi(*_ucsrb, RXEN0);
     4d8:	ea 89       	ldd	r30, Y+18	; 0x12
     4da:	fb 89       	ldd	r31, Y+19	; 0x13
     4dc:	80 81       	ld	r24, Z
     4de:	80 61       	ori	r24, 0x10	; 16
     4e0:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
     4e2:	ea 89       	ldd	r30, Y+18	; 0x12
     4e4:	fb 89       	ldd	r31, Y+19	; 0x13
     4e6:	80 81       	ld	r24, Z
     4e8:	88 60       	ori	r24, 0x08	; 8
     4ea:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
     4ec:	ea 89       	ldd	r30, Y+18	; 0x12
     4ee:	fb 89       	ldd	r31, Y+19	; 0x13
     4f0:	80 81       	ld	r24, Z
     4f2:	80 68       	ori	r24, 0x80	; 128
     4f4:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
     4f6:	ea 89       	ldd	r30, Y+18	; 0x12
     4f8:	fb 89       	ldd	r31, Y+19	; 0x13
     4fa:	80 81       	ld	r24, Z
     4fc:	8f 7d       	andi	r24, 0xDF	; 223
     4fe:	80 83       	st	Z, r24
}
     500:	df 91       	pop	r29
     502:	cf 91       	pop	r28
     504:	1f 91       	pop	r17
     506:	0f 91       	pop	r16
     508:	ff 90       	pop	r15
     50a:	ef 90       	pop	r14
     50c:	df 90       	pop	r13
     50e:	cf 90       	pop	r12
     510:	bf 90       	pop	r11
     512:	08 95       	ret

00000514 <__vector_18>:

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
}
     514:	1f 92       	push	r1
     516:	0f 92       	push	r0
     518:	0f b6       	in	r0, 0x3f	; 63
     51a:	0f 92       	push	r0
     51c:	11 24       	eor	r1, r1
     51e:	2f 93       	push	r18
     520:	8f 93       	push	r24
     522:	9f 93       	push	r25
     524:	af 93       	push	r26
     526:	bf 93       	push	r27
     528:	ef 93       	push	r30
     52a:	ff 93       	push	r31
     52c:	e0 91 56 01 	lds	r30, 0x0156	; 0x800156 <__data_end+0x10>
     530:	f0 91 57 01 	lds	r31, 0x0157	; 0x800157 <__data_end+0x11>
     534:	80 81       	ld	r24, Z
     536:	82 fd       	sbrc	r24, 2
     538:	14 c0       	rjmp	.+40     	; 0x562 <__vector_18+0x4e>
     53a:	e6 e4       	ldi	r30, 0x46	; 70
     53c:	f1 e0       	ldi	r31, 0x01	; 1
     53e:	a6 89       	ldd	r26, Z+22	; 0x16
     540:	b7 89       	ldd	r27, Z+23	; 0x17
     542:	2c 91       	ld	r18, X
     544:	81 8d       	ldd	r24, Z+25	; 0x19
     546:	8f 5f       	subi	r24, 0xFF	; 255
     548:	8f 73       	andi	r24, 0x3F	; 63
     54a:	92 8d       	ldd	r25, Z+26	; 0x1a
     54c:	89 17       	cp	r24, r25
     54e:	71 f0       	breq	.+28     	; 0x56c <__vector_18+0x58>
     550:	df 01       	movw	r26, r30
     552:	e1 8d       	ldd	r30, Z+25	; 0x19
     554:	f0 e0       	ldi	r31, 0x00	; 0
     556:	ea 5b       	subi	r30, 0xBA	; 186
     558:	fe 4f       	sbci	r31, 0xFE	; 254
     55a:	25 8f       	std	Z+29, r18	; 0x1d
     55c:	59 96       	adiw	r26, 0x19	; 25
     55e:	8c 93       	st	X, r24
     560:	05 c0       	rjmp	.+10     	; 0x56c <__vector_18+0x58>
     562:	e0 91 5c 01 	lds	r30, 0x015C	; 0x80015c <__data_end+0x16>
     566:	f0 91 5d 01 	lds	r31, 0x015D	; 0x80015d <__data_end+0x17>
     56a:	80 81       	ld	r24, Z
     56c:	ff 91       	pop	r31
     56e:	ef 91       	pop	r30
     570:	bf 91       	pop	r27
     572:	af 91       	pop	r26
     574:	9f 91       	pop	r25
     576:	8f 91       	pop	r24
     578:	2f 91       	pop	r18
     57a:	0f 90       	pop	r0
     57c:	0f be       	out	0x3f, r0	; 63
     57e:	0f 90       	pop	r0
     580:	1f 90       	pop	r1
     582:	18 95       	reti

00000584 <__vector_19>:
     584:	1f 92       	push	r1
     586:	0f 92       	push	r0
     588:	0f b6       	in	r0, 0x3f	; 63
     58a:	0f 92       	push	r0
     58c:	11 24       	eor	r1, r1
     58e:	2f 93       	push	r18
     590:	3f 93       	push	r19
     592:	4f 93       	push	r20
     594:	5f 93       	push	r21
     596:	6f 93       	push	r22
     598:	7f 93       	push	r23
     59a:	8f 93       	push	r24
     59c:	9f 93       	push	r25
     59e:	af 93       	push	r26
     5a0:	bf 93       	push	r27
     5a2:	ef 93       	push	r30
     5a4:	ff 93       	push	r31
     5a6:	86 e4       	ldi	r24, 0x46	; 70
     5a8:	91 e0       	ldi	r25, 0x01	; 1
     5aa:	0e 94 86 01 	call	0x30c	; 0x30c <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
     5ae:	ff 91       	pop	r31
     5b0:	ef 91       	pop	r30
     5b2:	bf 91       	pop	r27
     5b4:	af 91       	pop	r26
     5b6:	9f 91       	pop	r25
     5b8:	8f 91       	pop	r24
     5ba:	7f 91       	pop	r23
     5bc:	6f 91       	pop	r22
     5be:	5f 91       	pop	r21
     5c0:	4f 91       	pop	r20
     5c2:	3f 91       	pop	r19
     5c4:	2f 91       	pop	r18
     5c6:	0f 90       	pop	r0
     5c8:	0f be       	out	0x3f, r0	; 63
     5ca:	0f 90       	pop	r0
     5cc:	1f 90       	pop	r1
     5ce:	18 95       	reti

000005d0 <_GLOBAL__sub_I___vector_18>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
     5d0:	e6 e4       	ldi	r30, 0x46	; 70
     5d2:	f1 e0       	ldi	r31, 0x01	; 1
     5d4:	13 82       	std	Z+3, r1	; 0x03
     5d6:	12 82       	std	Z+2, r1	; 0x02
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
     5d8:	88 ee       	ldi	r24, 0xE8	; 232
     5da:	93 e0       	ldi	r25, 0x03	; 3
     5dc:	a0 e0       	ldi	r26, 0x00	; 0
     5de:	b0 e0       	ldi	r27, 0x00	; 0
     5e0:	84 83       	std	Z+4, r24	; 0x04
     5e2:	95 83       	std	Z+5, r25	; 0x05
     5e4:	a6 83       	std	Z+6, r26	; 0x06
     5e6:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
     5e8:	88 e0       	ldi	r24, 0x08	; 8
     5ea:	91 e0       	ldi	r25, 0x01	; 1
     5ec:	91 83       	std	Z+1, r25	; 0x01
     5ee:	80 83       	st	Z, r24
     5f0:	85 ec       	ldi	r24, 0xC5	; 197
     5f2:	90 e0       	ldi	r25, 0x00	; 0
     5f4:	95 87       	std	Z+13, r25	; 0x0d
     5f6:	84 87       	std	Z+12, r24	; 0x0c
     5f8:	84 ec       	ldi	r24, 0xC4	; 196
     5fa:	90 e0       	ldi	r25, 0x00	; 0
     5fc:	97 87       	std	Z+15, r25	; 0x0f
     5fe:	86 87       	std	Z+14, r24	; 0x0e
     600:	80 ec       	ldi	r24, 0xC0	; 192
     602:	90 e0       	ldi	r25, 0x00	; 0
     604:	91 8b       	std	Z+17, r25	; 0x11
     606:	80 8b       	std	Z+16, r24	; 0x10
     608:	81 ec       	ldi	r24, 0xC1	; 193
     60a:	90 e0       	ldi	r25, 0x00	; 0
     60c:	93 8b       	std	Z+19, r25	; 0x13
     60e:	82 8b       	std	Z+18, r24	; 0x12
     610:	82 ec       	ldi	r24, 0xC2	; 194
     612:	90 e0       	ldi	r25, 0x00	; 0
     614:	95 8b       	std	Z+21, r25	; 0x15
     616:	84 8b       	std	Z+20, r24	; 0x14
     618:	86 ec       	ldi	r24, 0xC6	; 198
     61a:	90 e0       	ldi	r25, 0x00	; 0
     61c:	97 8b       	std	Z+23, r25	; 0x17
     61e:	86 8b       	std	Z+22, r24	; 0x16
     620:	11 8e       	std	Z+25, r1	; 0x19
     622:	12 8e       	std	Z+26, r1	; 0x1a
     624:	13 8e       	std	Z+27, r1	; 0x1b
     626:	14 8e       	std	Z+28, r1	; 0x1c
     628:	08 95       	ret

0000062a <yield>:
 * libraries or sketches that supports cooperative threads.
 *
 * Its defined as a weak symbol and it can be redefined to implement a
 * real cooperative scheduler.
 */
static void __empty() {
     62a:	08 95       	ret

0000062c <_ZNK9IPAddress7printToER5Print>:
}

bool IPAddress::operator==(const uint8_t* addr) const
{
    return memcmp(addr, _address.bytes, sizeof(_address.bytes)) == 0;
}
     62c:	8f 92       	push	r8
     62e:	9f 92       	push	r9
     630:	af 92       	push	r10
     632:	bf 92       	push	r11
     634:	cf 92       	push	r12
     636:	df 92       	push	r13
     638:	ef 92       	push	r14
     63a:	ff 92       	push	r15
     63c:	0f 93       	push	r16
     63e:	1f 93       	push	r17
     640:	cf 93       	push	r28
     642:	df 93       	push	r29
     644:	5c 01       	movw	r10, r24
     646:	7b 01       	movw	r14, r22
     648:	4c 01       	movw	r8, r24
     64a:	82 e0       	ldi	r24, 0x02	; 2
     64c:	88 0e       	add	r8, r24
     64e:	91 1c       	adc	r9, r1
     650:	65 01       	movw	r12, r10
     652:	e5 e0       	ldi	r30, 0x05	; 5
     654:	ce 0e       	add	r12, r30
     656:	d1 1c       	adc	r13, r1
     658:	00 e0       	ldi	r16, 0x00	; 0
     65a:	10 e0       	ldi	r17, 0x00	; 0
     65c:	f4 01       	movw	r30, r8
     65e:	61 91       	ld	r22, Z+
     660:	4f 01       	movw	r8, r30
     662:	4a e0       	ldi	r20, 0x0A	; 10
     664:	50 e0       	ldi	r21, 0x00	; 0
     666:	c7 01       	movw	r24, r14
     668:	0e 94 50 04 	call	0x8a0	; 0x8a0 <_ZN5Print5printEhi>
     66c:	ec 01       	movw	r28, r24
     66e:	6e e2       	ldi	r22, 0x2E	; 46
     670:	c7 01       	movw	r24, r14
     672:	0e 94 a8 03 	call	0x750	; 0x750 <_ZN5Print5printEc>
     676:	8c 0f       	add	r24, r28
     678:	9d 1f       	adc	r25, r29
     67a:	08 0f       	add	r16, r24
     67c:	19 1f       	adc	r17, r25
     67e:	8c 14       	cp	r8, r12
     680:	9d 04       	cpc	r9, r13
     682:	61 f7       	brne	.-40     	; 0x65c <_ZNK9IPAddress7printToER5Print+0x30>
     684:	4a e0       	ldi	r20, 0x0A	; 10
     686:	50 e0       	ldi	r21, 0x00	; 0
     688:	f5 01       	movw	r30, r10
     68a:	65 81       	ldd	r22, Z+5	; 0x05
     68c:	c7 01       	movw	r24, r14
     68e:	0e 94 50 04 	call	0x8a0	; 0x8a0 <_ZN5Print5printEhi>
     692:	80 0f       	add	r24, r16
     694:	91 1f       	adc	r25, r17
     696:	df 91       	pop	r29
     698:	cf 91       	pop	r28
     69a:	1f 91       	pop	r17
     69c:	0f 91       	pop	r16
     69e:	ff 90       	pop	r15
     6a0:	ef 90       	pop	r14
     6a2:	df 90       	pop	r13
     6a4:	cf 90       	pop	r12
     6a6:	bf 90       	pop	r11
     6a8:	af 90       	pop	r10
     6aa:	9f 90       	pop	r9
     6ac:	8f 90       	pop	r8
     6ae:	08 95       	ret

000006b0 <_GLOBAL__sub_I__ZN9IPAddressC2Ev>:
IPAddress::IPAddress()
{
    _address.dword = 0;
}

IPAddress::IPAddress(uint8_t first_octet, uint8_t second_octet, uint8_t third_octet, uint8_t fourth_octet)
     6b0:	e3 ee       	ldi	r30, 0xE3	; 227
     6b2:	f1 e0       	ldi	r31, 0x01	; 1
     6b4:	88 e1       	ldi	r24, 0x18	; 24
     6b6:	91 e0       	ldi	r25, 0x01	; 1
     6b8:	91 83       	std	Z+1, r25	; 0x01
     6ba:	80 83       	st	Z, r24
{
    _address.bytes[0] = first_octet;
     6bc:	12 82       	std	Z+2, r1	; 0x02
    _address.bytes[1] = second_octet;
     6be:	13 82       	std	Z+3, r1	; 0x03
    _address.bytes[2] = third_octet;
     6c0:	14 82       	std	Z+4, r1	; 0x04
    _address.bytes[3] = fourth_octet;
     6c2:	15 82       	std	Z+5, r1	; 0x05
     6c4:	08 95       	ret

000006c6 <_ZN5Print5writeEPKhj>:
size_t Print::println(int num, int base)
{
  size_t n = print(num, base);
  n += println();
  return n;
}
     6c6:	cf 92       	push	r12
     6c8:	df 92       	push	r13
     6ca:	ef 92       	push	r14
     6cc:	ff 92       	push	r15
     6ce:	0f 93       	push	r16
     6d0:	1f 93       	push	r17
     6d2:	cf 93       	push	r28
     6d4:	df 93       	push	r29
     6d6:	41 15       	cp	r20, r1
     6d8:	51 05       	cpc	r21, r1
     6da:	c1 f0       	breq	.+48     	; 0x70c <_ZN5Print5writeEPKhj+0x46>
     6dc:	6a 01       	movw	r12, r20
     6de:	8c 01       	movw	r16, r24
     6e0:	e6 2e       	mov	r14, r22
     6e2:	f7 2e       	mov	r15, r23
     6e4:	c0 e0       	ldi	r28, 0x00	; 0
     6e6:	d0 e0       	ldi	r29, 0x00	; 0
     6e8:	d7 01       	movw	r26, r14
     6ea:	6d 91       	ld	r22, X+
     6ec:	7d 01       	movw	r14, r26
     6ee:	d8 01       	movw	r26, r16
     6f0:	ed 91       	ld	r30, X+
     6f2:	fc 91       	ld	r31, X
     6f4:	01 90       	ld	r0, Z+
     6f6:	f0 81       	ld	r31, Z
     6f8:	e0 2d       	mov	r30, r0
     6fa:	c8 01       	movw	r24, r16
     6fc:	09 95       	icall
     6fe:	89 2b       	or	r24, r25
     700:	39 f0       	breq	.+14     	; 0x710 <_ZN5Print5writeEPKhj+0x4a>
     702:	21 96       	adiw	r28, 0x01	; 1
     704:	cc 16       	cp	r12, r28
     706:	dd 06       	cpc	r13, r29
     708:	79 f7       	brne	.-34     	; 0x6e8 <_ZN5Print5writeEPKhj+0x22>
     70a:	02 c0       	rjmp	.+4      	; 0x710 <_ZN5Print5writeEPKhj+0x4a>
     70c:	c0 e0       	ldi	r28, 0x00	; 0
     70e:	d0 e0       	ldi	r29, 0x00	; 0
     710:	ce 01       	movw	r24, r28
     712:	df 91       	pop	r29
     714:	cf 91       	pop	r28
     716:	1f 91       	pop	r17
     718:	0f 91       	pop	r16
     71a:	ff 90       	pop	r15
     71c:	ef 90       	pop	r14
     71e:	df 90       	pop	r13
     720:	cf 90       	pop	r12
     722:	08 95       	ret

00000724 <_ZN5Print5printEPKc>:
     724:	61 15       	cp	r22, r1
     726:	71 05       	cpc	r23, r1
     728:	81 f0       	breq	.+32     	; 0x74a <_ZN5Print5printEPKc+0x26>
     72a:	fb 01       	movw	r30, r22
     72c:	01 90       	ld	r0, Z+
     72e:	00 20       	and	r0, r0
     730:	e9 f7       	brne	.-6      	; 0x72c <_ZN5Print5printEPKc+0x8>
     732:	31 97       	sbiw	r30, 0x01	; 1
     734:	af 01       	movw	r20, r30
     736:	46 1b       	sub	r20, r22
     738:	57 0b       	sbc	r21, r23
     73a:	dc 01       	movw	r26, r24
     73c:	ed 91       	ld	r30, X+
     73e:	fc 91       	ld	r31, X
     740:	02 80       	ldd	r0, Z+2	; 0x02
     742:	f3 81       	ldd	r31, Z+3	; 0x03
     744:	e0 2d       	mov	r30, r0
     746:	09 95       	icall
     748:	08 95       	ret
     74a:	80 e0       	ldi	r24, 0x00	; 0
     74c:	90 e0       	ldi	r25, 0x00	; 0
     74e:	08 95       	ret

00000750 <_ZN5Print5printEc>:
     750:	dc 01       	movw	r26, r24
     752:	ed 91       	ld	r30, X+
     754:	fc 91       	ld	r31, X
     756:	01 90       	ld	r0, Z+
     758:	f0 81       	ld	r31, Z
     75a:	e0 2d       	mov	r30, r0
     75c:	09 95       	icall
     75e:	08 95       	ret

00000760 <_ZN5Print7printlnEv>:
     760:	dc 01       	movw	r26, r24
     762:	ed 91       	ld	r30, X+
     764:	fc 91       	ld	r31, X
     766:	02 80       	ldd	r0, Z+2	; 0x02
     768:	f3 81       	ldd	r31, Z+3	; 0x03
     76a:	e0 2d       	mov	r30, r0
     76c:	42 e0       	ldi	r20, 0x02	; 2
     76e:	50 e0       	ldi	r21, 0x00	; 0
     770:	6a e1       	ldi	r22, 0x1A	; 26
     772:	71 e0       	ldi	r23, 0x01	; 1
     774:	09 95       	icall
     776:	08 95       	ret

00000778 <_ZN5Print7printlnEPKc>:
     778:	0f 93       	push	r16
     77a:	1f 93       	push	r17
     77c:	cf 93       	push	r28
     77e:	df 93       	push	r29
     780:	ec 01       	movw	r28, r24
     782:	0e 94 92 03 	call	0x724	; 0x724 <_ZN5Print5printEPKc>
     786:	8c 01       	movw	r16, r24
     788:	ce 01       	movw	r24, r28
     78a:	0e 94 b0 03 	call	0x760	; 0x760 <_ZN5Print7printlnEv>
     78e:	80 0f       	add	r24, r16
     790:	91 1f       	adc	r25, r17
     792:	df 91       	pop	r29
     794:	cf 91       	pop	r28
     796:	1f 91       	pop	r17
     798:	0f 91       	pop	r16
     79a:	08 95       	ret

0000079c <_ZN5Print11printNumberEmh>:
     79c:	4f 92       	push	r4
     79e:	5f 92       	push	r5
     7a0:	6f 92       	push	r6
     7a2:	7f 92       	push	r7
     7a4:	9f 92       	push	r9
     7a6:	af 92       	push	r10
     7a8:	bf 92       	push	r11
     7aa:	cf 92       	push	r12
     7ac:	df 92       	push	r13
     7ae:	ef 92       	push	r14
     7b0:	ff 92       	push	r15
     7b2:	0f 93       	push	r16
     7b4:	1f 93       	push	r17
     7b6:	cf 93       	push	r28
     7b8:	df 93       	push	r29
     7ba:	cd b7       	in	r28, 0x3d	; 61
     7bc:	de b7       	in	r29, 0x3e	; 62
     7be:	a1 97       	sbiw	r28, 0x21	; 33
     7c0:	0f b6       	in	r0, 0x3f	; 63
     7c2:	f8 94       	cli
     7c4:	de bf       	out	0x3e, r29	; 62
     7c6:	0f be       	out	0x3f, r0	; 63
     7c8:	cd bf       	out	0x3d, r28	; 61
     7ca:	5c 01       	movw	r10, r24
     7cc:	6a 01       	movw	r12, r20
     7ce:	7b 01       	movw	r14, r22
     7d0:	92 2e       	mov	r9, r18
     7d2:	19 a2       	std	Y+33, r1	; 0x21
     7d4:	81 e0       	ldi	r24, 0x01	; 1
     7d6:	82 17       	cp	r24, r18
     7d8:	20 f0       	brcs	.+8      	; 0x7e2 <_ZN5Print11printNumberEmh+0x46>
     7da:	0f 2e       	mov	r0, r31
     7dc:	fa e0       	ldi	r31, 0x0A	; 10
     7de:	9f 2e       	mov	r9, r31
     7e0:	f0 2d       	mov	r31, r0
     7e2:	8e 01       	movw	r16, r28
     7e4:	0f 5d       	subi	r16, 0xDF	; 223
     7e6:	1f 4f       	sbci	r17, 0xFF	; 255
     7e8:	49 2c       	mov	r4, r9
     7ea:	51 2c       	mov	r5, r1
     7ec:	61 2c       	mov	r6, r1
     7ee:	71 2c       	mov	r7, r1
     7f0:	c7 01       	movw	r24, r14
     7f2:	b6 01       	movw	r22, r12
     7f4:	a3 01       	movw	r20, r6
     7f6:	92 01       	movw	r18, r4
     7f8:	0e 94 81 08 	call	0x1102	; 0x1102 <__udivmodsi4>
     7fc:	8c 2d       	mov	r24, r12
     7fe:	92 9e       	mul	r9, r18
     800:	80 19       	sub	r24, r0
     802:	11 24       	eor	r1, r1
     804:	01 50       	subi	r16, 0x01	; 1
     806:	11 09       	sbc	r17, r1
     808:	8a 30       	cpi	r24, 0x0A	; 10
     80a:	10 f4       	brcc	.+4      	; 0x810 <_ZN5Print11printNumberEmh+0x74>
     80c:	80 5d       	subi	r24, 0xD0	; 208
     80e:	01 c0       	rjmp	.+2      	; 0x812 <_ZN5Print11printNumberEmh+0x76>
     810:	89 5c       	subi	r24, 0xC9	; 201
     812:	d8 01       	movw	r26, r16
     814:	8c 93       	st	X, r24
     816:	c2 2e       	mov	r12, r18
     818:	d3 2e       	mov	r13, r19
     81a:	e4 2e       	mov	r14, r20
     81c:	f5 2e       	mov	r15, r21
     81e:	c1 14       	cp	r12, r1
     820:	d1 04       	cpc	r13, r1
     822:	e1 04       	cpc	r14, r1
     824:	f1 04       	cpc	r15, r1
     826:	21 f7       	brne	.-56     	; 0x7f0 <_ZN5Print11printNumberEmh+0x54>
     828:	01 15       	cp	r16, r1
     82a:	11 05       	cpc	r17, r1
     82c:	91 f0       	breq	.+36     	; 0x852 <_ZN5Print11printNumberEmh+0xb6>
     82e:	f8 01       	movw	r30, r16
     830:	01 90       	ld	r0, Z+
     832:	00 20       	and	r0, r0
     834:	e9 f7       	brne	.-6      	; 0x830 <_ZN5Print11printNumberEmh+0x94>
     836:	31 97       	sbiw	r30, 0x01	; 1
     838:	af 01       	movw	r20, r30
     83a:	40 1b       	sub	r20, r16
     83c:	51 0b       	sbc	r21, r17
     83e:	d5 01       	movw	r26, r10
     840:	ed 91       	ld	r30, X+
     842:	fc 91       	ld	r31, X
     844:	02 80       	ldd	r0, Z+2	; 0x02
     846:	f3 81       	ldd	r31, Z+3	; 0x03
     848:	e0 2d       	mov	r30, r0
     84a:	b8 01       	movw	r22, r16
     84c:	c5 01       	movw	r24, r10
     84e:	09 95       	icall
     850:	02 c0       	rjmp	.+4      	; 0x856 <_ZN5Print11printNumberEmh+0xba>
     852:	80 e0       	ldi	r24, 0x00	; 0
     854:	90 e0       	ldi	r25, 0x00	; 0
     856:	a1 96       	adiw	r28, 0x21	; 33
     858:	0f b6       	in	r0, 0x3f	; 63
     85a:	f8 94       	cli
     85c:	de bf       	out	0x3e, r29	; 62
     85e:	0f be       	out	0x3f, r0	; 63
     860:	cd bf       	out	0x3d, r28	; 61
     862:	df 91       	pop	r29
     864:	cf 91       	pop	r28
     866:	1f 91       	pop	r17
     868:	0f 91       	pop	r16
     86a:	ff 90       	pop	r15
     86c:	ef 90       	pop	r14
     86e:	df 90       	pop	r13
     870:	cf 90       	pop	r12
     872:	bf 90       	pop	r11
     874:	af 90       	pop	r10
     876:	9f 90       	pop	r9
     878:	7f 90       	pop	r7
     87a:	6f 90       	pop	r6
     87c:	5f 90       	pop	r5
     87e:	4f 90       	pop	r4
     880:	08 95       	ret

00000882 <_ZN5Print5printEmi>:
  }
}

size_t Print::print(unsigned long n, int base)
{
  if (base == 0) return write(n);
     882:	21 15       	cp	r18, r1
     884:	31 05       	cpc	r19, r1
     886:	49 f4       	brne	.+18     	; 0x89a <_ZN5Print5printEmi+0x18>
     888:	dc 01       	movw	r26, r24
     88a:	ed 91       	ld	r30, X+
     88c:	fc 91       	ld	r31, X
     88e:	01 90       	ld	r0, Z+
     890:	f0 81       	ld	r31, Z
     892:	e0 2d       	mov	r30, r0
     894:	64 2f       	mov	r22, r20
     896:	09 95       	icall
     898:	08 95       	ret
  else return printNumber(n, base);
     89a:	0e 94 ce 03 	call	0x79c	; 0x79c <_ZN5Print11printNumberEmh>
}
     89e:	08 95       	ret

000008a0 <_ZN5Print5printEhi>:
{
  return write(c);
}

size_t Print::print(unsigned char b, int base)
{
     8a0:	9a 01       	movw	r18, r20
  return print((unsigned long) b, base);
     8a2:	46 2f       	mov	r20, r22
     8a4:	50 e0       	ldi	r21, 0x00	; 0
     8a6:	60 e0       	ldi	r22, 0x00	; 0
     8a8:	70 e0       	ldi	r23, 0x00	; 0
     8aa:	0e 94 41 04 	call	0x882	; 0x882 <_ZN5Print5printEmi>
}
     8ae:	08 95       	ret

000008b0 <nothing>:
    #endif
      break;       
#endif
    }
      
    intFunc[interruptNum] = nothing;
     8b0:	08 95       	ret

000008b2 <__vector_1>:
    intFunc[EXTERNAL_INT_7]();
}

#else

ISR(INT0_vect) {
     8b2:	1f 92       	push	r1
     8b4:	0f 92       	push	r0
     8b6:	0f b6       	in	r0, 0x3f	; 63
     8b8:	0f 92       	push	r0
     8ba:	11 24       	eor	r1, r1
     8bc:	2f 93       	push	r18
     8be:	3f 93       	push	r19
     8c0:	4f 93       	push	r20
     8c2:	5f 93       	push	r21
     8c4:	6f 93       	push	r22
     8c6:	7f 93       	push	r23
     8c8:	8f 93       	push	r24
     8ca:	9f 93       	push	r25
     8cc:	af 93       	push	r26
     8ce:	bf 93       	push	r27
     8d0:	ef 93       	push	r30
     8d2:	ff 93       	push	r31
    intFunc[EXTERNAL_INT_0]();
     8d4:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <__data_start>
     8d8:	f0 91 01 01 	lds	r31, 0x0101	; 0x800101 <__data_start+0x1>
     8dc:	09 95       	icall
}
     8de:	ff 91       	pop	r31
     8e0:	ef 91       	pop	r30
     8e2:	bf 91       	pop	r27
     8e4:	af 91       	pop	r26
     8e6:	9f 91       	pop	r25
     8e8:	8f 91       	pop	r24
     8ea:	7f 91       	pop	r23
     8ec:	6f 91       	pop	r22
     8ee:	5f 91       	pop	r21
     8f0:	4f 91       	pop	r20
     8f2:	3f 91       	pop	r19
     8f4:	2f 91       	pop	r18
     8f6:	0f 90       	pop	r0
     8f8:	0f be       	out	0x3f, r0	; 63
     8fa:	0f 90       	pop	r0
     8fc:	1f 90       	pop	r1
     8fe:	18 95       	reti

00000900 <__vector_2>:

ISR(INT1_vect) {
     900:	1f 92       	push	r1
     902:	0f 92       	push	r0
     904:	0f b6       	in	r0, 0x3f	; 63
     906:	0f 92       	push	r0
     908:	11 24       	eor	r1, r1
     90a:	2f 93       	push	r18
     90c:	3f 93       	push	r19
     90e:	4f 93       	push	r20
     910:	5f 93       	push	r21
     912:	6f 93       	push	r22
     914:	7f 93       	push	r23
     916:	8f 93       	push	r24
     918:	9f 93       	push	r25
     91a:	af 93       	push	r26
     91c:	bf 93       	push	r27
     91e:	ef 93       	push	r30
     920:	ff 93       	push	r31
    intFunc[EXTERNAL_INT_1]();
     922:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <__data_start+0x2>
     926:	f0 91 03 01 	lds	r31, 0x0103	; 0x800103 <__data_start+0x3>
     92a:	09 95       	icall
}
     92c:	ff 91       	pop	r31
     92e:	ef 91       	pop	r30
     930:	bf 91       	pop	r27
     932:	af 91       	pop	r26
     934:	9f 91       	pop	r25
     936:	8f 91       	pop	r24
     938:	7f 91       	pop	r23
     93a:	6f 91       	pop	r22
     93c:	5f 91       	pop	r21
     93e:	4f 91       	pop	r20
     940:	3f 91       	pop	r19
     942:	2f 91       	pop	r18
     944:	0f 90       	pop	r0
     946:	0f be       	out	0x3f, r0	; 63
     948:	0f 90       	pop	r0
     94a:	1f 90       	pop	r1
     94c:	18 95       	reti

0000094e <__vector_16>:
	

#endif

	// busy wait
	__asm__ __volatile__ (
     94e:	1f 92       	push	r1
     950:	0f 92       	push	r0
     952:	0f b6       	in	r0, 0x3f	; 63
     954:	0f 92       	push	r0
     956:	11 24       	eor	r1, r1
     958:	2f 93       	push	r18
     95a:	3f 93       	push	r19
     95c:	8f 93       	push	r24
     95e:	9f 93       	push	r25
     960:	af 93       	push	r26
     962:	bf 93       	push	r27
     964:	80 91 ea 01 	lds	r24, 0x01EA	; 0x8001ea <timer0_millis>
     968:	90 91 eb 01 	lds	r25, 0x01EB	; 0x8001eb <timer0_millis+0x1>
     96c:	a0 91 ec 01 	lds	r26, 0x01EC	; 0x8001ec <timer0_millis+0x2>
     970:	b0 91 ed 01 	lds	r27, 0x01ED	; 0x8001ed <timer0_millis+0x3>
     974:	30 91 e9 01 	lds	r19, 0x01E9	; 0x8001e9 <timer0_fract>
     978:	23 e0       	ldi	r18, 0x03	; 3
     97a:	23 0f       	add	r18, r19
     97c:	2d 37       	cpi	r18, 0x7D	; 125
     97e:	20 f4       	brcc	.+8      	; 0x988 <__vector_16+0x3a>
     980:	01 96       	adiw	r24, 0x01	; 1
     982:	a1 1d       	adc	r26, r1
     984:	b1 1d       	adc	r27, r1
     986:	05 c0       	rjmp	.+10     	; 0x992 <__vector_16+0x44>
     988:	26 e8       	ldi	r18, 0x86	; 134
     98a:	23 0f       	add	r18, r19
     98c:	02 96       	adiw	r24, 0x02	; 2
     98e:	a1 1d       	adc	r26, r1
     990:	b1 1d       	adc	r27, r1
     992:	20 93 e9 01 	sts	0x01E9, r18	; 0x8001e9 <timer0_fract>
     996:	80 93 ea 01 	sts	0x01EA, r24	; 0x8001ea <timer0_millis>
     99a:	90 93 eb 01 	sts	0x01EB, r25	; 0x8001eb <timer0_millis+0x1>
     99e:	a0 93 ec 01 	sts	0x01EC, r26	; 0x8001ec <timer0_millis+0x2>
     9a2:	b0 93 ed 01 	sts	0x01ED, r27	; 0x8001ed <timer0_millis+0x3>
     9a6:	80 91 ee 01 	lds	r24, 0x01EE	; 0x8001ee <timer0_overflow_count>
     9aa:	90 91 ef 01 	lds	r25, 0x01EF	; 0x8001ef <timer0_overflow_count+0x1>
     9ae:	a0 91 f0 01 	lds	r26, 0x01F0	; 0x8001f0 <timer0_overflow_count+0x2>
     9b2:	b0 91 f1 01 	lds	r27, 0x01F1	; 0x8001f1 <timer0_overflow_count+0x3>
     9b6:	01 96       	adiw	r24, 0x01	; 1
     9b8:	a1 1d       	adc	r26, r1
     9ba:	b1 1d       	adc	r27, r1
     9bc:	80 93 ee 01 	sts	0x01EE, r24	; 0x8001ee <timer0_overflow_count>
     9c0:	90 93 ef 01 	sts	0x01EF, r25	; 0x8001ef <timer0_overflow_count+0x1>
     9c4:	a0 93 f0 01 	sts	0x01F0, r26	; 0x8001f0 <timer0_overflow_count+0x2>
     9c8:	b0 93 f1 01 	sts	0x01F1, r27	; 0x8001f1 <timer0_overflow_count+0x3>
     9cc:	bf 91       	pop	r27
     9ce:	af 91       	pop	r26
     9d0:	9f 91       	pop	r25
     9d2:	8f 91       	pop	r24
     9d4:	3f 91       	pop	r19
     9d6:	2f 91       	pop	r18
     9d8:	0f 90       	pop	r0
     9da:	0f be       	out	0x3f, r0	; 63
     9dc:	0f 90       	pop	r0
     9de:	1f 90       	pop	r1
     9e0:	18 95       	reti

000009e2 <micros>:
     9e2:	3f b7       	in	r19, 0x3f	; 63
     9e4:	f8 94       	cli
     9e6:	80 91 ee 01 	lds	r24, 0x01EE	; 0x8001ee <timer0_overflow_count>
     9ea:	90 91 ef 01 	lds	r25, 0x01EF	; 0x8001ef <timer0_overflow_count+0x1>
     9ee:	a0 91 f0 01 	lds	r26, 0x01F0	; 0x8001f0 <timer0_overflow_count+0x2>
     9f2:	b0 91 f1 01 	lds	r27, 0x01F1	; 0x8001f1 <timer0_overflow_count+0x3>
     9f6:	26 b5       	in	r18, 0x26	; 38
     9f8:	a8 9b       	sbis	0x15, 0	; 21
     9fa:	05 c0       	rjmp	.+10     	; 0xa06 <micros+0x24>
     9fc:	2f 3f       	cpi	r18, 0xFF	; 255
     9fe:	19 f0       	breq	.+6      	; 0xa06 <micros+0x24>
     a00:	01 96       	adiw	r24, 0x01	; 1
     a02:	a1 1d       	adc	r26, r1
     a04:	b1 1d       	adc	r27, r1
     a06:	3f bf       	out	0x3f, r19	; 63
     a08:	ba 2f       	mov	r27, r26
     a0a:	a9 2f       	mov	r26, r25
     a0c:	98 2f       	mov	r25, r24
     a0e:	88 27       	eor	r24, r24
     a10:	82 0f       	add	r24, r18
     a12:	91 1d       	adc	r25, r1
     a14:	a1 1d       	adc	r26, r1
     a16:	b1 1d       	adc	r27, r1
     a18:	bc 01       	movw	r22, r24
     a1a:	cd 01       	movw	r24, r26
     a1c:	66 0f       	add	r22, r22
     a1e:	77 1f       	adc	r23, r23
     a20:	88 1f       	adc	r24, r24
     a22:	99 1f       	adc	r25, r25
     a24:	66 0f       	add	r22, r22
     a26:	77 1f       	adc	r23, r23
     a28:	88 1f       	adc	r24, r24
     a2a:	99 1f       	adc	r25, r25
     a2c:	08 95       	ret

00000a2e <delay>:
     a2e:	cf 92       	push	r12
     a30:	df 92       	push	r13
     a32:	ef 92       	push	r14
     a34:	ff 92       	push	r15
     a36:	cf 93       	push	r28
     a38:	df 93       	push	r29
     a3a:	6b 01       	movw	r12, r22
     a3c:	7c 01       	movw	r14, r24
     a3e:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <micros>
     a42:	eb 01       	movw	r28, r22
     a44:	c1 14       	cp	r12, r1
     a46:	d1 04       	cpc	r13, r1
     a48:	e1 04       	cpc	r14, r1
     a4a:	f1 04       	cpc	r15, r1
     a4c:	a9 f0       	breq	.+42     	; 0xa78 <delay+0x4a>
     a4e:	0e 94 15 03 	call	0x62a	; 0x62a <yield>
     a52:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <micros>
     a56:	6c 1b       	sub	r22, r28
     a58:	7d 0b       	sbc	r23, r29
     a5a:	68 3e       	cpi	r22, 0xE8	; 232
     a5c:	73 40       	sbci	r23, 0x03	; 3
     a5e:	38 f0       	brcs	.+14     	; 0xa6e <delay+0x40>
     a60:	81 e0       	ldi	r24, 0x01	; 1
     a62:	c8 1a       	sub	r12, r24
     a64:	d1 08       	sbc	r13, r1
     a66:	e1 08       	sbc	r14, r1
     a68:	f1 08       	sbc	r15, r1
     a6a:	c8 51       	subi	r28, 0x18	; 24
     a6c:	dc 4f       	sbci	r29, 0xFC	; 252
     a6e:	c1 14       	cp	r12, r1
     a70:	d1 04       	cpc	r13, r1
     a72:	e1 04       	cpc	r14, r1
     a74:	f1 04       	cpc	r15, r1
     a76:	59 f7       	brne	.-42     	; 0xa4e <delay+0x20>
     a78:	df 91       	pop	r29
     a7a:	cf 91       	pop	r28
     a7c:	ff 90       	pop	r15
     a7e:	ef 90       	pop	r14
     a80:	df 90       	pop	r13
     a82:	cf 90       	pop	r12
     a84:	08 95       	ret

00000a86 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
     a86:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
     a88:	84 b5       	in	r24, 0x24	; 36
     a8a:	82 60       	ori	r24, 0x02	; 2
     a8c:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
     a8e:	84 b5       	in	r24, 0x24	; 36
     a90:	81 60       	ori	r24, 0x01	; 1
     a92:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
     a94:	85 b5       	in	r24, 0x25	; 37
     a96:	82 60       	ori	r24, 0x02	; 2
     a98:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
     a9a:	85 b5       	in	r24, 0x25	; 37
     a9c:	81 60       	ori	r24, 0x01	; 1
     a9e:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
     aa0:	ee e6       	ldi	r30, 0x6E	; 110
     aa2:	f0 e0       	ldi	r31, 0x00	; 0
     aa4:	80 81       	ld	r24, Z
     aa6:	81 60       	ori	r24, 0x01	; 1
     aa8:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
     aaa:	e1 e8       	ldi	r30, 0x81	; 129
     aac:	f0 e0       	ldi	r31, 0x00	; 0
     aae:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
     ab0:	80 81       	ld	r24, Z
     ab2:	82 60       	ori	r24, 0x02	; 2
     ab4:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
     ab6:	80 81       	ld	r24, Z
     ab8:	81 60       	ori	r24, 0x01	; 1
     aba:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
     abc:	e0 e8       	ldi	r30, 0x80	; 128
     abe:	f0 e0       	ldi	r31, 0x00	; 0
     ac0:	80 81       	ld	r24, Z
     ac2:	81 60       	ori	r24, 0x01	; 1
     ac4:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
     ac6:	e1 eb       	ldi	r30, 0xB1	; 177
     ac8:	f0 e0       	ldi	r31, 0x00	; 0
     aca:	80 81       	ld	r24, Z
     acc:	84 60       	ori	r24, 0x04	; 4
     ace:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
     ad0:	e0 eb       	ldi	r30, 0xB0	; 176
     ad2:	f0 e0       	ldi	r31, 0x00	; 0
     ad4:	80 81       	ld	r24, Z
     ad6:	81 60       	ori	r24, 0x01	; 1
     ad8:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
     ada:	ea e7       	ldi	r30, 0x7A	; 122
     adc:	f0 e0       	ldi	r31, 0x00	; 0
     ade:	80 81       	ld	r24, Z
     ae0:	84 60       	ori	r24, 0x04	; 4
     ae2:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
     ae4:	80 81       	ld	r24, Z
     ae6:	82 60       	ori	r24, 0x02	; 2
     ae8:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
     aea:	80 81       	ld	r24, Z
     aec:	81 60       	ori	r24, 0x01	; 1
     aee:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
     af0:	80 81       	ld	r24, Z
     af2:	80 68       	ori	r24, 0x80	; 128
     af4:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
     af6:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     afa:	08 95       	ret

00000afc <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
     afc:	83 30       	cpi	r24, 0x03	; 3
     afe:	69 f0       	breq	.+26     	; 0xb1a <turnOffPWM+0x1e>
     b00:	28 f4       	brcc	.+10     	; 0xb0c <turnOffPWM+0x10>
     b02:	81 30       	cpi	r24, 0x01	; 1
     b04:	b1 f0       	breq	.+44     	; 0xb32 <turnOffPWM+0x36>
     b06:	82 30       	cpi	r24, 0x02	; 2
     b08:	c1 f0       	breq	.+48     	; 0xb3a <turnOffPWM+0x3e>
     b0a:	08 95       	ret
     b0c:	87 30       	cpi	r24, 0x07	; 7
     b0e:	c9 f0       	breq	.+50     	; 0xb42 <turnOffPWM+0x46>
     b10:	88 30       	cpi	r24, 0x08	; 8
     b12:	e9 f0       	breq	.+58     	; 0xb4e <turnOffPWM+0x52>
     b14:	84 30       	cpi	r24, 0x04	; 4
     b16:	01 f5       	brne	.+64     	; 0xb58 <turnOffPWM+0x5c>
     b18:	06 c0       	rjmp	.+12     	; 0xb26 <turnOffPWM+0x2a>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
     b1a:	e0 e8       	ldi	r30, 0x80	; 128
     b1c:	f0 e0       	ldi	r31, 0x00	; 0
     b1e:	80 81       	ld	r24, Z
     b20:	8f 77       	andi	r24, 0x7F	; 127
     b22:	80 83       	st	Z, r24
     b24:	08 95       	ret
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
     b26:	e0 e8       	ldi	r30, 0x80	; 128
     b28:	f0 e0       	ldi	r31, 0x00	; 0
     b2a:	80 81       	ld	r24, Z
     b2c:	8f 7d       	andi	r24, 0xDF	; 223
     b2e:	80 83       	st	Z, r24
     b30:	08 95       	ret
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
     b32:	84 b5       	in	r24, 0x24	; 36
     b34:	8f 77       	andi	r24, 0x7F	; 127
     b36:	84 bd       	out	0x24, r24	; 36
     b38:	08 95       	ret
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
     b3a:	84 b5       	in	r24, 0x24	; 36
     b3c:	8f 7d       	andi	r24, 0xDF	; 223
     b3e:	84 bd       	out	0x24, r24	; 36
     b40:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
     b42:	e0 eb       	ldi	r30, 0xB0	; 176
     b44:	f0 e0       	ldi	r31, 0x00	; 0
     b46:	80 81       	ld	r24, Z
     b48:	8f 77       	andi	r24, 0x7F	; 127
     b4a:	80 83       	st	Z, r24
     b4c:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
     b4e:	e0 eb       	ldi	r30, 0xB0	; 176
     b50:	f0 e0       	ldi	r31, 0x00	; 0
     b52:	80 81       	ld	r24, Z
     b54:	8f 7d       	andi	r24, 0xDF	; 223
     b56:	80 83       	st	Z, r24
     b58:	08 95       	ret

00000b5a <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
     b5a:	cf 93       	push	r28
     b5c:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	fc 01       	movw	r30, r24
     b62:	e2 5f       	subi	r30, 0xF2	; 242
     b64:	fd 4f       	sbci	r31, 0xFD	; 253
     b66:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
     b68:	fc 01       	movw	r30, r24
     b6a:	ee 5d       	subi	r30, 0xDE	; 222
     b6c:	fd 4f       	sbci	r31, 0xFD	; 253
     b6e:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
     b70:	88 23       	and	r24, r24
     b72:	79 f1       	breq	.+94     	; 0xbd2 <pinMode+0x78>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
     b74:	90 e0       	ldi	r25, 0x00	; 0
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	fc 01       	movw	r30, r24
     b7c:	e6 5b       	subi	r30, 0xB6	; 182
     b7e:	fd 4f       	sbci	r31, 0xFD	; 253
     b80:	a5 91       	lpm	r26, Z+
     b82:	b4 91       	lpm	r27, Z
	out = portOutputRegister(port);
     b84:	fc 01       	movw	r30, r24
     b86:	e0 5c       	subi	r30, 0xC0	; 192
     b88:	fd 4f       	sbci	r31, 0xFD	; 253
     b8a:	c5 91       	lpm	r28, Z+
     b8c:	d4 91       	lpm	r29, Z

	if (mode == INPUT) { 
     b8e:	61 11       	cpse	r22, r1
     b90:	0c c0       	rjmp	.+24     	; 0xbaa <pinMode+0x50>
		uint8_t oldSREG = SREG;
     b92:	9f b7       	in	r25, 0x3f	; 63
                cli();
     b94:	f8 94       	cli
		*reg &= ~bit;
     b96:	8c 91       	ld	r24, X
     b98:	e2 2f       	mov	r30, r18
     b9a:	e0 95       	com	r30
     b9c:	8e 23       	and	r24, r30
     b9e:	8c 93       	st	X, r24
		*out &= ~bit;
     ba0:	28 81       	ld	r18, Y
     ba2:	e2 23       	and	r30, r18
     ba4:	e8 83       	st	Y, r30
		SREG = oldSREG;
     ba6:	9f bf       	out	0x3f, r25	; 63
     ba8:	14 c0       	rjmp	.+40     	; 0xbd2 <pinMode+0x78>
	} else if (mode == INPUT_PULLUP) {
     baa:	62 30       	cpi	r22, 0x02	; 2
     bac:	61 f4       	brne	.+24     	; 0xbc6 <pinMode+0x6c>
		uint8_t oldSREG = SREG;
     bae:	9f b7       	in	r25, 0x3f	; 63
                cli();
     bb0:	f8 94       	cli
		*reg &= ~bit;
     bb2:	3c 91       	ld	r19, X
     bb4:	82 2f       	mov	r24, r18
     bb6:	80 95       	com	r24
     bb8:	83 23       	and	r24, r19
     bba:	8c 93       	st	X, r24
		*out |= bit;
     bbc:	e8 81       	ld	r30, Y
     bbe:	e2 2b       	or	r30, r18
     bc0:	e8 83       	st	Y, r30
		SREG = oldSREG;
     bc2:	9f bf       	out	0x3f, r25	; 63
     bc4:	06 c0       	rjmp	.+12     	; 0xbd2 <pinMode+0x78>
	} else {
		uint8_t oldSREG = SREG;
     bc6:	8f b7       	in	r24, 0x3f	; 63
                cli();
     bc8:	f8 94       	cli
		*reg |= bit;
     bca:	ec 91       	ld	r30, X
     bcc:	e2 2b       	or	r30, r18
     bce:	ec 93       	st	X, r30
		SREG = oldSREG;
     bd0:	8f bf       	out	0x3f, r24	; 63
	}
}
     bd2:	df 91       	pop	r29
     bd4:	cf 91       	pop	r28
     bd6:	08 95       	ret

00000bd8 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
     bd8:	1f 93       	push	r17
     bda:	cf 93       	push	r28
     bdc:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
     bde:	28 2f       	mov	r18, r24
     be0:	30 e0       	ldi	r19, 0x00	; 0
     be2:	f9 01       	movw	r30, r18
     be4:	e6 50       	subi	r30, 0x06	; 6
     be6:	fe 4f       	sbci	r31, 0xFE	; 254
     be8:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
     bea:	f9 01       	movw	r30, r18
     bec:	e2 5f       	subi	r30, 0xF2	; 242
     bee:	fd 4f       	sbci	r31, 0xFD	; 253
     bf0:	14 91       	lpm	r17, Z
	uint8_t port = digitalPinToPort(pin);
     bf2:	f9 01       	movw	r30, r18
     bf4:	ee 5d       	subi	r30, 0xDE	; 222
     bf6:	fd 4f       	sbci	r31, 0xFD	; 253
     bf8:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
     bfa:	cc 23       	and	r28, r28
     bfc:	d1 f0       	breq	.+52     	; 0xc32 <digitalWrite+0x5a>
     bfe:	d6 2f       	mov	r29, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
     c00:	81 11       	cpse	r24, r1
     c02:	0e 94 7e 05 	call	0xafc	; 0xafc <turnOffPWM>

	out = portOutputRegister(port);
     c06:	ec 2f       	mov	r30, r28
     c08:	f0 e0       	ldi	r31, 0x00	; 0
     c0a:	ee 0f       	add	r30, r30
     c0c:	ff 1f       	adc	r31, r31
     c0e:	e0 5c       	subi	r30, 0xC0	; 192
     c10:	fd 4f       	sbci	r31, 0xFD	; 253
     c12:	a5 91       	lpm	r26, Z+
     c14:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
     c16:	8f b7       	in	r24, 0x3f	; 63
	cli();
     c18:	f8 94       	cli

	if (val == LOW) {
     c1a:	d1 11       	cpse	r29, r1
     c1c:	06 c0       	rjmp	.+12     	; 0xc2a <digitalWrite+0x52>
		*out &= ~bit;
     c1e:	9c 91       	ld	r25, X
     c20:	e1 2f       	mov	r30, r17
     c22:	e0 95       	com	r30
     c24:	e9 23       	and	r30, r25
     c26:	ec 93       	st	X, r30
     c28:	03 c0       	rjmp	.+6      	; 0xc30 <digitalWrite+0x58>
	} else {
		*out |= bit;
     c2a:	ec 91       	ld	r30, X
     c2c:	e1 2b       	or	r30, r17
     c2e:	ec 93       	st	X, r30
	}

	SREG = oldSREG;
     c30:	8f bf       	out	0x3f, r24	; 63
}
     c32:	df 91       	pop	r29
     c34:	cf 91       	pop	r28
     c36:	1f 91       	pop	r17
     c38:	08 95       	ret

00000c3a <digitalRead>:

int digitalRead(uint8_t pin)
{
     c3a:	cf 93       	push	r28
     c3c:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
     c3e:	28 2f       	mov	r18, r24
     c40:	30 e0       	ldi	r19, 0x00	; 0
     c42:	f9 01       	movw	r30, r18
     c44:	e6 50       	subi	r30, 0x06	; 6
     c46:	fe 4f       	sbci	r31, 0xFE	; 254
     c48:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
     c4a:	f9 01       	movw	r30, r18
     c4c:	e2 5f       	subi	r30, 0xF2	; 242
     c4e:	fd 4f       	sbci	r31, 0xFD	; 253
     c50:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
     c52:	f9 01       	movw	r30, r18
     c54:	ee 5d       	subi	r30, 0xDE	; 222
     c56:	fd 4f       	sbci	r31, 0xFD	; 253
     c58:	c4 91       	lpm	r28, Z

	if (port == NOT_A_PIN) return LOW;
     c5a:	cc 23       	and	r28, r28
     c5c:	91 f0       	breq	.+36     	; 0xc82 <digitalRead+0x48>

	// If the pin that support PWM output, we need to turn it off
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
     c5e:	81 11       	cpse	r24, r1
     c60:	0e 94 7e 05 	call	0xafc	; 0xafc <turnOffPWM>

	if (*portInputRegister(port) & bit) return HIGH;
     c64:	ec 2f       	mov	r30, r28
     c66:	f0 e0       	ldi	r31, 0x00	; 0
     c68:	ee 0f       	add	r30, r30
     c6a:	ff 1f       	adc	r31, r31
     c6c:	ea 5c       	subi	r30, 0xCA	; 202
     c6e:	fd 4f       	sbci	r31, 0xFD	; 253
     c70:	a5 91       	lpm	r26, Z+
     c72:	b4 91       	lpm	r27, Z
     c74:	ec 91       	ld	r30, X
     c76:	ed 23       	and	r30, r29
     c78:	81 e0       	ldi	r24, 0x01	; 1
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	21 f4       	brne	.+8      	; 0xc86 <digitalRead+0x4c>
     c7e:	80 e0       	ldi	r24, 0x00	; 0
     c80:	02 c0       	rjmp	.+4      	; 0xc86 <digitalRead+0x4c>
{
	uint8_t timer = digitalPinToTimer(pin);
	uint8_t bit = digitalPinToBitMask(pin);
	uint8_t port = digitalPinToPort(pin);

	if (port == NOT_A_PIN) return LOW;
     c82:	80 e0       	ldi	r24, 0x00	; 0
     c84:	90 e0       	ldi	r25, 0x00	; 0
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);

	if (*portInputRegister(port) & bit) return HIGH;
	return LOW;
}
     c86:	df 91       	pop	r29
     c88:	cf 91       	pop	r28
     c8a:	08 95       	ret

00000c8c <_GLOBAL__sub_I_adc>:
#include "adcClass_lib.h"

adcClass adc;

adcClass::adcClass(){
	this->analog_reference = DEFAULT;
     c8c:	81 e0       	ldi	r24, 0x01	; 1
     c8e:	80 93 f2 01 	sts	0x01F2, r24	; 0x8001f2 <adc>
     c92:	08 95       	ret

00000c94 <_ZN8pinClassC1Ehh>:
}

int pinClass::read(void){
	this->value = digitalRead(this->pin);
	return this->value;
}
     c94:	cf 93       	push	r28
     c96:	df 93       	push	r29
     c98:	ec 01       	movw	r28, r24
     c9a:	86 2f       	mov	r24, r22
     c9c:	68 83       	st	Y, r22
     c9e:	49 83       	std	Y+1, r20	; 0x01
     ca0:	64 2f       	mov	r22, r20
     ca2:	0e 94 ad 05 	call	0xb5a	; 0xb5a <pinMode>
     ca6:	88 81       	ld	r24, Y
     ca8:	0e 94 1d 06 	call	0xc3a	; 0xc3a <digitalRead>
     cac:	8a 83       	std	Y+2, r24	; 0x02
     cae:	df 91       	pop	r29
     cb0:	cf 91       	pop	r28
     cb2:	08 95       	ret

00000cb4 <_ZN8pinClass6toggleEv>:

void pinClass::toggle(void){
     cb4:	fc 01       	movw	r30, r24
	this->value = this->value ? LOW : HIGH;
     cb6:	61 e0       	ldi	r22, 0x01	; 1
     cb8:	82 81       	ldd	r24, Z+2	; 0x02
     cba:	81 11       	cpse	r24, r1
     cbc:	60 e0       	ldi	r22, 0x00	; 0
     cbe:	62 83       	std	Z+2, r22	; 0x02
	digitalWrite(this->pin, this->value);
     cc0:	80 81       	ld	r24, Z
     cc2:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <digitalWrite>
     cc6:	08 95       	ret

00000cc8 <twi_transmit>:
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     cc8:	61 32       	cpi	r22, 0x21	; 33
     cca:	c8 f4       	brcc	.+50     	; 0xcfe <twi_transmit+0x36>
     ccc:	20 91 60 02 	lds	r18, 0x0260	; 0x800260 <twi_state>
     cd0:	24 30       	cpi	r18, 0x04	; 4
     cd2:	b9 f4       	brne	.+46     	; 0xd02 <twi_transmit+0x3a>
     cd4:	60 93 15 02 	sts	0x0215, r22	; 0x800215 <twi_txBufferLength>
     cd8:	66 23       	and	r22, r22
     cda:	a9 f0       	breq	.+42     	; 0xd06 <twi_transmit+0x3e>
     cdc:	fc 01       	movw	r30, r24
     cde:	a7 e1       	ldi	r26, 0x17	; 23
     ce0:	b2 e0       	ldi	r27, 0x02	; 2
     ce2:	61 50       	subi	r22, 0x01	; 1
     ce4:	26 2f       	mov	r18, r22
     ce6:	30 e0       	ldi	r19, 0x00	; 0
     ce8:	2f 5f       	subi	r18, 0xFF	; 255
     cea:	3f 4f       	sbci	r19, 0xFF	; 255
     cec:	28 0f       	add	r18, r24
     cee:	39 1f       	adc	r19, r25
     cf0:	91 91       	ld	r25, Z+
     cf2:	9d 93       	st	X+, r25
     cf4:	e2 17       	cp	r30, r18
     cf6:	f3 07       	cpc	r31, r19
     cf8:	d9 f7       	brne	.-10     	; 0xcf0 <twi_transmit+0x28>
     cfa:	80 e0       	ldi	r24, 0x00	; 0
     cfc:	08 95       	ret
     cfe:	81 e0       	ldi	r24, 0x01	; 1
     d00:	08 95       	ret
     d02:	82 e0       	ldi	r24, 0x02	; 2
     d04:	08 95       	ret
     d06:	80 e0       	ldi	r24, 0x00	; 0
     d08:	08 95       	ret

00000d0a <twi_stop>:
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     d0a:	85 ed       	ldi	r24, 0xD5	; 213
     d0c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     d10:	ec eb       	ldi	r30, 0xBC	; 188
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	80 81       	ld	r24, Z
     d16:	84 fd       	sbrc	r24, 4
     d18:	fd cf       	rjmp	.-6      	; 0xd14 <twi_stop+0xa>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
     d1a:	10 92 60 02 	sts	0x0260, r1	; 0x800260 <twi_state>
     d1e:	08 95       	ret

00000d20 <twi_releaseBus>:
 * Output   none
 */
void twi_releaseBus(void)
{
  // release bus
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT);
     d20:	85 ec       	ldi	r24, 0xC5	; 197
     d22:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

  // update twi state
  twi_state = TWI_READY;
     d26:	10 92 60 02 	sts	0x0260, r1	; 0x800260 <twi_state>
     d2a:	08 95       	ret

00000d2c <__vector_24>:
}

ISR(TWI_vect)
{
     d2c:	1f 92       	push	r1
     d2e:	0f 92       	push	r0
     d30:	0f b6       	in	r0, 0x3f	; 63
     d32:	0f 92       	push	r0
     d34:	11 24       	eor	r1, r1
     d36:	2f 93       	push	r18
     d38:	3f 93       	push	r19
     d3a:	4f 93       	push	r20
     d3c:	5f 93       	push	r21
     d3e:	6f 93       	push	r22
     d40:	7f 93       	push	r23
     d42:	8f 93       	push	r24
     d44:	9f 93       	push	r25
     d46:	af 93       	push	r26
     d48:	bf 93       	push	r27
     d4a:	ef 93       	push	r30
     d4c:	ff 93       	push	r31
  switch(TW_STATUS){
     d4e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     d52:	e8 2f       	mov	r30, r24
     d54:	e8 7f       	andi	r30, 0xF8	; 248
     d56:	8e 2f       	mov	r24, r30
     d58:	90 e0       	ldi	r25, 0x00	; 0
     d5a:	89 3c       	cpi	r24, 0xC9	; 201
     d5c:	91 05       	cpc	r25, r1
     d5e:	08 f0       	brcs	.+2      	; 0xd62 <__vector_24+0x36>
     d60:	f5 c0       	rjmp	.+490    	; 0xf4c <__vector_24+0x220>
     d62:	fc 01       	movw	r30, r24
     d64:	ec 5c       	subi	r30, 0xCC	; 204
     d66:	ff 4f       	sbci	r31, 0xFF	; 255
     d68:	0c 94 a3 08 	jmp	0x1146	; 0x1146 <__tablejump2__>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
     d6c:	80 91 5f 02 	lds	r24, 0x025F	; 0x80025f <twi_slarw>
     d70:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     d74:	85 ec       	ldi	r24, 0xC5	; 197
     d76:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     d7a:	e8 c0       	rjmp	.+464    	; 0xf4c <__vector_24+0x220>

    // Master Transmitter
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop 
      if(twi_masterBufferIndex < twi_masterBufferLength){
     d7c:	90 91 38 02 	lds	r25, 0x0238	; 0x800238 <twi_masterBufferIndex>
     d80:	80 91 37 02 	lds	r24, 0x0237	; 0x800237 <twi_masterBufferLength>
     d84:	98 17       	cp	r25, r24
     d86:	80 f4       	brcc	.+32     	; 0xda8 <__vector_24+0x7c>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
     d88:	e0 91 38 02 	lds	r30, 0x0238	; 0x800238 <twi_masterBufferIndex>
     d8c:	81 e0       	ldi	r24, 0x01	; 1
     d8e:	8e 0f       	add	r24, r30
     d90:	80 93 38 02 	sts	0x0238, r24	; 0x800238 <twi_masterBufferIndex>
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	e7 5c       	subi	r30, 0xC7	; 199
     d98:	fd 4f       	sbci	r31, 0xFD	; 253
     d9a:	80 81       	ld	r24, Z
     d9c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     da0:	85 ec       	ldi	r24, 0xC5	; 197
     da2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     da6:	d2 c0       	rjmp	.+420    	; 0xf4c <__vector_24+0x220>
      if(twi_masterBufferIndex < twi_masterBufferLength){
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
        twi_reply(1);
      }else{
	if (twi_sendStop)
     da8:	80 91 5e 02 	lds	r24, 0x025E	; 0x80025e <twi_sendStop>
     dac:	88 23       	and	r24, r24
     dae:	19 f0       	breq	.+6      	; 0xdb6 <__vector_24+0x8a>
          twi_stop();
     db0:	0e 94 85 06 	call	0xd0a	; 0xd0a <twi_stop>
     db4:	cb c0       	rjmp	.+406    	; 0xf4c <__vector_24+0x220>
	else {
	  twi_inRepStart = true;	// we're gonna send the START
     db6:	81 e0       	ldi	r24, 0x01	; 1
     db8:	80 93 5d 02 	sts	0x025D, r24	; 0x80025d <twi_inRepStart>
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
     dbc:	84 ea       	ldi	r24, 0xA4	; 164
     dbe:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	  twi_state = TWI_READY;
     dc2:	10 92 60 02 	sts	0x0260, r1	; 0x800260 <twi_state>
     dc6:	c2 c0       	rjmp	.+388    	; 0xf4c <__vector_24+0x220>
	}
      }
      break;
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
     dc8:	80 e2       	ldi	r24, 0x20	; 32
     dca:	80 93 f3 01 	sts	0x01F3, r24	; 0x8001f3 <twi_error>
      twi_stop();
     dce:	0e 94 85 06 	call	0xd0a	; 0xd0a <twi_stop>
      break;
     dd2:	bc c0       	rjmp	.+376    	; 0xf4c <__vector_24+0x220>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
     dd4:	80 e3       	ldi	r24, 0x30	; 48
     dd6:	80 93 f3 01 	sts	0x01F3, r24	; 0x8001f3 <twi_error>
      twi_stop();
     dda:	0e 94 85 06 	call	0xd0a	; 0xd0a <twi_stop>
      break;
     dde:	b6 c0       	rjmp	.+364    	; 0xf4c <__vector_24+0x220>
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
     de0:	88 e3       	ldi	r24, 0x38	; 56
     de2:	80 93 f3 01 	sts	0x01F3, r24	; 0x8001f3 <twi_error>
      twi_releaseBus();
     de6:	0e 94 90 06 	call	0xd20	; 0xd20 <twi_releaseBus>
      break;
     dea:	b0 c0       	rjmp	.+352    	; 0xf4c <__vector_24+0x220>

    // Master Receiver
    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     dec:	e0 91 38 02 	lds	r30, 0x0238	; 0x800238 <twi_masterBufferIndex>
     df0:	81 e0       	ldi	r24, 0x01	; 1
     df2:	8e 0f       	add	r24, r30
     df4:	80 93 38 02 	sts	0x0238, r24	; 0x800238 <twi_masterBufferIndex>
     df8:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	e7 5c       	subi	r30, 0xC7	; 199
     e00:	fd 4f       	sbci	r31, 0xFD	; 253
     e02:	80 83       	st	Z, r24
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
     e04:	90 91 38 02 	lds	r25, 0x0238	; 0x800238 <twi_masterBufferIndex>
     e08:	80 91 37 02 	lds	r24, 0x0237	; 0x800237 <twi_masterBufferLength>
     e0c:	98 17       	cp	r25, r24
     e0e:	20 f4       	brcc	.+8      	; 0xe18 <__vector_24+0xec>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     e10:	85 ec       	ldi	r24, 0xC5	; 197
     e12:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     e16:	9a c0       	rjmp	.+308    	; 0xf4c <__vector_24+0x220>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     e18:	85 e8       	ldi	r24, 0x85	; 133
     e1a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     e1e:	96 c0       	rjmp	.+300    	; 0xf4c <__vector_24+0x220>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     e20:	e0 91 38 02 	lds	r30, 0x0238	; 0x800238 <twi_masterBufferIndex>
     e24:	81 e0       	ldi	r24, 0x01	; 1
     e26:	8e 0f       	add	r24, r30
     e28:	80 93 38 02 	sts	0x0238, r24	; 0x800238 <twi_masterBufferIndex>
     e2c:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     e30:	f0 e0       	ldi	r31, 0x00	; 0
     e32:	e7 5c       	subi	r30, 0xC7	; 199
     e34:	fd 4f       	sbci	r31, 0xFD	; 253
     e36:	80 83       	st	Z, r24
	if (twi_sendStop)
     e38:	80 91 5e 02 	lds	r24, 0x025E	; 0x80025e <twi_sendStop>
     e3c:	88 23       	and	r24, r24
     e3e:	19 f0       	breq	.+6      	; 0xe46 <__vector_24+0x11a>
          twi_stop();
     e40:	0e 94 85 06 	call	0xd0a	; 0xd0a <twi_stop>
     e44:	83 c0       	rjmp	.+262    	; 0xf4c <__vector_24+0x220>
	else {
	  twi_inRepStart = true;	// we're gonna send the START
     e46:	81 e0       	ldi	r24, 0x01	; 1
     e48:	80 93 5d 02 	sts	0x025D, r24	; 0x80025d <twi_inRepStart>
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
     e4c:	84 ea       	ldi	r24, 0xA4	; 164
     e4e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	  twi_state = TWI_READY;
     e52:	10 92 60 02 	sts	0x0260, r1	; 0x800260 <twi_state>
     e56:	7a c0       	rjmp	.+244    	; 0xf4c <__vector_24+0x220>
	}    
	break;
    case TW_MR_SLA_NACK: // address sent, nack received
      twi_stop();
     e58:	0e 94 85 06 	call	0xd0a	; 0xd0a <twi_stop>
      break;
     e5c:	77 c0       	rjmp	.+238    	; 0xf4c <__vector_24+0x220>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
     e5e:	83 e0       	ldi	r24, 0x03	; 3
     e60:	80 93 60 02 	sts	0x0260, r24	; 0x800260 <twi_state>
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
     e64:	10 92 f4 01 	sts	0x01F4, r1	; 0x8001f4 <twi_rxBufferIndex>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     e68:	85 ec       	ldi	r24, 0xC5	; 197
     e6a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     e6e:	6e c0       	rjmp	.+220    	; 0xf4c <__vector_24+0x220>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
     e70:	80 91 f4 01 	lds	r24, 0x01F4	; 0x8001f4 <twi_rxBufferIndex>
     e74:	80 32       	cpi	r24, 0x20	; 32
     e76:	80 f4       	brcc	.+32     	; 0xe98 <__vector_24+0x16c>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
     e78:	e0 91 f4 01 	lds	r30, 0x01F4	; 0x8001f4 <twi_rxBufferIndex>
     e7c:	81 e0       	ldi	r24, 0x01	; 1
     e7e:	8e 0f       	add	r24, r30
     e80:	80 93 f4 01 	sts	0x01F4, r24	; 0x8001f4 <twi_rxBufferIndex>
     e84:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	eb 50       	subi	r30, 0x0B	; 11
     e8c:	fe 4f       	sbci	r31, 0xFE	; 254
     e8e:	80 83       	st	Z, r24
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     e90:	85 ec       	ldi	r24, 0xC5	; 197
     e92:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     e96:	5a c0       	rjmp	.+180    	; 0xf4c <__vector_24+0x220>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     e98:	85 e8       	ldi	r24, 0x85	; 133
     e9a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     e9e:	56 c0       	rjmp	.+172    	; 0xf4c <__vector_24+0x220>
        twi_reply(0);
      }
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // ack future responses and leave slave receiver state
      twi_releaseBus();
     ea0:	0e 94 90 06 	call	0xd20	; 0xd20 <twi_releaseBus>
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
     ea4:	80 91 f4 01 	lds	r24, 0x01F4	; 0x8001f4 <twi_rxBufferIndex>
     ea8:	80 32       	cpi	r24, 0x20	; 32
     eaa:	30 f4       	brcc	.+12     	; 0xeb8 <__vector_24+0x18c>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
     eac:	e0 91 f4 01 	lds	r30, 0x01F4	; 0x8001f4 <twi_rxBufferIndex>
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	eb 50       	subi	r30, 0x0B	; 11
     eb4:	fe 4f       	sbci	r31, 0xFE	; 254
     eb6:	10 82       	st	Z, r1
      }
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
     eb8:	60 91 f4 01 	lds	r22, 0x01F4	; 0x8001f4 <twi_rxBufferIndex>
     ebc:	70 e0       	ldi	r23, 0x00	; 0
     ebe:	e0 91 59 02 	lds	r30, 0x0259	; 0x800259 <twi_onSlaveReceive>
     ec2:	f0 91 5a 02 	lds	r31, 0x025A	; 0x80025a <twi_onSlaveReceive+0x1>
     ec6:	85 ef       	ldi	r24, 0xF5	; 245
     ec8:	91 e0       	ldi	r25, 0x01	; 1
     eca:	09 95       	icall
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
     ecc:	10 92 f4 01 	sts	0x01F4, r1	; 0x8001f4 <twi_rxBufferIndex>
      break;
     ed0:	3d c0       	rjmp	.+122    	; 0xf4c <__vector_24+0x220>
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     ed2:	85 e8       	ldi	r24, 0x85	; 133
     ed4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     ed8:	39 c0       	rjmp	.+114    	; 0xf4c <__vector_24+0x220>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
     eda:	84 e0       	ldi	r24, 0x04	; 4
     edc:	80 93 60 02 	sts	0x0260, r24	; 0x800260 <twi_state>
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
     ee0:	10 92 16 02 	sts	0x0216, r1	; 0x800216 <twi_txBufferIndex>
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
     ee4:	10 92 15 02 	sts	0x0215, r1	; 0x800215 <twi_txBufferLength>
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
     ee8:	e0 91 5b 02 	lds	r30, 0x025B	; 0x80025b <twi_onSlaveTransmit>
     eec:	f0 91 5c 02 	lds	r31, 0x025C	; 0x80025c <twi_onSlaveTransmit+0x1>
     ef0:	09 95       	icall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
     ef2:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <twi_txBufferLength>
     ef6:	81 11       	cpse	r24, r1
     ef8:	05 c0       	rjmp	.+10     	; 0xf04 <__vector_24+0x1d8>
        twi_txBufferLength = 1;
     efa:	81 e0       	ldi	r24, 0x01	; 1
     efc:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <twi_txBufferLength>
        twi_txBuffer[0] = 0x00;
     f00:	10 92 17 02 	sts	0x0217, r1	; 0x800217 <twi_txBuffer>
      }
      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
     f04:	e0 91 16 02 	lds	r30, 0x0216	; 0x800216 <twi_txBufferIndex>
     f08:	81 e0       	ldi	r24, 0x01	; 1
     f0a:	8e 0f       	add	r24, r30
     f0c:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <twi_txBufferIndex>
     f10:	f0 e0       	ldi	r31, 0x00	; 0
     f12:	e9 5e       	subi	r30, 0xE9	; 233
     f14:	fd 4f       	sbci	r31, 0xFD	; 253
     f16:	80 81       	ld	r24, Z
     f18:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
     f1c:	90 91 16 02 	lds	r25, 0x0216	; 0x800216 <twi_txBufferIndex>
     f20:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <twi_txBufferLength>
     f24:	98 17       	cp	r25, r24
     f26:	20 f4       	brcc	.+8      	; 0xf30 <__vector_24+0x204>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     f28:	85 ec       	ldi	r24, 0xC5	; 197
     f2a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     f2e:	0e c0       	rjmp	.+28     	; 0xf4c <__vector_24+0x220>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     f30:	85 e8       	ldi	r24, 0x85	; 133
     f32:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     f36:	0a c0       	rjmp	.+20     	; 0xf4c <__vector_24+0x220>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     f38:	85 ec       	ldi	r24, 0xC5	; 197
     f3a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    case TW_ST_DATA_NACK: // received nack, we are done 
    case TW_ST_LAST_DATA: // received ack, but we are done already!
      // ack future responses
      twi_reply(1);
      // leave slave receiver state
      twi_state = TWI_READY;
     f3e:	10 92 60 02 	sts	0x0260, r1	; 0x800260 <twi_state>
      break;
     f42:	04 c0       	rjmp	.+8      	; 0xf4c <__vector_24+0x220>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
     f44:	10 92 f3 01 	sts	0x01F3, r1	; 0x8001f3 <twi_error>
      twi_stop();
     f48:	0e 94 85 06 	call	0xd0a	; 0xd0a <twi_stop>
      break;
  }
}
     f4c:	ff 91       	pop	r31
     f4e:	ef 91       	pop	r30
     f50:	bf 91       	pop	r27
     f52:	af 91       	pop	r26
     f54:	9f 91       	pop	r25
     f56:	8f 91       	pop	r24
     f58:	7f 91       	pop	r23
     f5a:	6f 91       	pop	r22
     f5c:	5f 91       	pop	r21
     f5e:	4f 91       	pop	r20
     f60:	3f 91       	pop	r19
     f62:	2f 91       	pop	r18
     f64:	0f 90       	pop	r0
     f66:	0f be       	out	0x3f, r0	; 63
     f68:	0f 90       	pop	r0
     f6a:	1f 90       	pop	r1
     f6c:	18 95       	reti

00000f6e <_ZN7TwoWire9availableEv>:
}

// sets function called on slave read
void TwoWire::onRequest( void (*function)(void) )
{
  user_onRequest = function;
     f6e:	80 91 90 02 	lds	r24, 0x0290	; 0x800290 <_ZN7TwoWire14rxBufferLengthE>
     f72:	90 e0       	ldi	r25, 0x00	; 0
     f74:	20 91 91 02 	lds	r18, 0x0291	; 0x800291 <_ZN7TwoWire13rxBufferIndexE>
     f78:	82 1b       	sub	r24, r18
     f7a:	91 09       	sbc	r25, r1
     f7c:	08 95       	ret

00000f7e <_ZN7TwoWire4readEv>:
     f7e:	90 91 91 02 	lds	r25, 0x0291	; 0x800291 <_ZN7TwoWire13rxBufferIndexE>
     f82:	80 91 90 02 	lds	r24, 0x0290	; 0x800290 <_ZN7TwoWire14rxBufferLengthE>
     f86:	98 17       	cp	r25, r24
     f88:	50 f4       	brcc	.+20     	; 0xf9e <_ZN7TwoWire4readEv+0x20>
     f8a:	e9 2f       	mov	r30, r25
     f8c:	f0 e0       	ldi	r31, 0x00	; 0
     f8e:	ee 56       	subi	r30, 0x6E	; 110
     f90:	fd 4f       	sbci	r31, 0xFD	; 253
     f92:	20 81       	ld	r18, Z
     f94:	30 e0       	ldi	r19, 0x00	; 0
     f96:	9f 5f       	subi	r25, 0xFF	; 255
     f98:	90 93 91 02 	sts	0x0291, r25	; 0x800291 <_ZN7TwoWire13rxBufferIndexE>
     f9c:	02 c0       	rjmp	.+4      	; 0xfa2 <_ZN7TwoWire4readEv+0x24>
     f9e:	2f ef       	ldi	r18, 0xFF	; 255
     fa0:	3f ef       	ldi	r19, 0xFF	; 255
     fa2:	c9 01       	movw	r24, r18
     fa4:	08 95       	ret

00000fa6 <_ZN7TwoWire4peekEv>:
     fa6:	e0 91 91 02 	lds	r30, 0x0291	; 0x800291 <_ZN7TwoWire13rxBufferIndexE>
     faa:	80 91 90 02 	lds	r24, 0x0290	; 0x800290 <_ZN7TwoWire14rxBufferLengthE>
     fae:	e8 17       	cp	r30, r24
     fb0:	30 f4       	brcc	.+12     	; 0xfbe <_ZN7TwoWire4peekEv+0x18>
     fb2:	f0 e0       	ldi	r31, 0x00	; 0
     fb4:	ee 56       	subi	r30, 0x6E	; 110
     fb6:	fd 4f       	sbci	r31, 0xFD	; 253
     fb8:	80 81       	ld	r24, Z
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	08 95       	ret
     fbe:	8f ef       	ldi	r24, 0xFF	; 255
     fc0:	9f ef       	ldi	r25, 0xFF	; 255
     fc2:	08 95       	ret

00000fc4 <_ZN7TwoWire5flushEv>:
     fc4:	08 95       	ret

00000fc6 <_ZN7TwoWire5writeEPKhj>:
     fc6:	cf 92       	push	r12
     fc8:	df 92       	push	r13
     fca:	ef 92       	push	r14
     fcc:	ff 92       	push	r15
     fce:	0f 93       	push	r16
     fd0:	1f 93       	push	r17
     fd2:	cf 93       	push	r28
     fd4:	df 93       	push	r29
     fd6:	8c 01       	movw	r16, r24
     fd8:	cb 01       	movw	r24, r22
     fda:	6a 01       	movw	r12, r20
     fdc:	20 91 6d 02 	lds	r18, 0x026D	; 0x80026d <_ZN7TwoWire12transmittingE>
     fe0:	22 23       	and	r18, r18
     fe2:	a1 f0       	breq	.+40     	; 0x100c <_ZN7TwoWire5writeEPKhj+0x46>
     fe4:	41 15       	cp	r20, r1
     fe6:	51 05       	cpc	r21, r1
     fe8:	a1 f0       	breq	.+40     	; 0x1012 <_ZN7TwoWire5writeEPKhj+0x4c>
     fea:	eb 01       	movw	r28, r22
     fec:	7b 01       	movw	r14, r22
     fee:	e4 0e       	add	r14, r20
     ff0:	f5 1e       	adc	r15, r21
     ff2:	69 91       	ld	r22, Y+
     ff4:	d8 01       	movw	r26, r16
     ff6:	ed 91       	ld	r30, X+
     ff8:	fc 91       	ld	r31, X
     ffa:	01 90       	ld	r0, Z+
     ffc:	f0 81       	ld	r31, Z
     ffe:	e0 2d       	mov	r30, r0
    1000:	c8 01       	movw	r24, r16
    1002:	09 95       	icall
    1004:	ce 15       	cp	r28, r14
    1006:	df 05       	cpc	r29, r15
    1008:	a1 f7       	brne	.-24     	; 0xff2 <_ZN7TwoWire5writeEPKhj+0x2c>
    100a:	03 c0       	rjmp	.+6      	; 0x1012 <_ZN7TwoWire5writeEPKhj+0x4c>
    100c:	64 2f       	mov	r22, r20
    100e:	0e 94 64 06 	call	0xcc8	; 0xcc8 <twi_transmit>
    1012:	c6 01       	movw	r24, r12
    1014:	df 91       	pop	r29
    1016:	cf 91       	pop	r28
    1018:	1f 91       	pop	r17
    101a:	0f 91       	pop	r16
    101c:	ff 90       	pop	r15
    101e:	ef 90       	pop	r14
    1020:	df 90       	pop	r13
    1022:	cf 90       	pop	r12
    1024:	08 95       	ret

00001026 <_ZN7TwoWire5writeEh>:
    1026:	cf 93       	push	r28
    1028:	df 93       	push	r29
    102a:	1f 92       	push	r1
    102c:	cd b7       	in	r28, 0x3d	; 61
    102e:	de b7       	in	r29, 0x3e	; 62
    1030:	fc 01       	movw	r30, r24
    1032:	69 83       	std	Y+1, r22	; 0x01
    1034:	90 91 6d 02 	lds	r25, 0x026D	; 0x80026d <_ZN7TwoWire12transmittingE>
    1038:	99 23       	and	r25, r25
    103a:	d9 f0       	breq	.+54     	; 0x1072 <_ZN7TwoWire5writeEh+0x4c>
    103c:	90 91 6e 02 	lds	r25, 0x026E	; 0x80026e <_ZN7TwoWire14txBufferLengthE>
    1040:	90 32       	cpi	r25, 0x20	; 32
    1042:	38 f0       	brcs	.+14     	; 0x1052 <_ZN7TwoWire5writeEh+0x2c>
    1044:	81 e0       	ldi	r24, 0x01	; 1
    1046:	90 e0       	ldi	r25, 0x00	; 0
    1048:	93 83       	std	Z+3, r25	; 0x03
    104a:	82 83       	std	Z+2, r24	; 0x02
    104c:	80 e0       	ldi	r24, 0x00	; 0
    104e:	90 e0       	ldi	r25, 0x00	; 0
    1050:	17 c0       	rjmp	.+46     	; 0x1080 <_ZN7TwoWire5writeEh+0x5a>
    1052:	80 91 6f 02 	lds	r24, 0x026F	; 0x80026f <_ZN7TwoWire13txBufferIndexE>
    1056:	e8 2f       	mov	r30, r24
    1058:	f0 e0       	ldi	r31, 0x00	; 0
    105a:	e0 59       	subi	r30, 0x90	; 144
    105c:	fd 4f       	sbci	r31, 0xFD	; 253
    105e:	99 81       	ldd	r25, Y+1	; 0x01
    1060:	90 83       	st	Z, r25
    1062:	8f 5f       	subi	r24, 0xFF	; 255
    1064:	80 93 6f 02 	sts	0x026F, r24	; 0x80026f <_ZN7TwoWire13txBufferIndexE>
    1068:	80 93 6e 02 	sts	0x026E, r24	; 0x80026e <_ZN7TwoWire14txBufferLengthE>
    106c:	81 e0       	ldi	r24, 0x01	; 1
    106e:	90 e0       	ldi	r25, 0x00	; 0
    1070:	07 c0       	rjmp	.+14     	; 0x1080 <_ZN7TwoWire5writeEh+0x5a>
    1072:	61 e0       	ldi	r22, 0x01	; 1
    1074:	ce 01       	movw	r24, r28
    1076:	01 96       	adiw	r24, 0x01	; 1
    1078:	0e 94 64 06 	call	0xcc8	; 0xcc8 <twi_transmit>
    107c:	81 e0       	ldi	r24, 0x01	; 1
    107e:	90 e0       	ldi	r25, 0x00	; 0
    1080:	0f 90       	pop	r0
    1082:	df 91       	pop	r29
    1084:	cf 91       	pop	r28
    1086:	08 95       	ret

00001088 <_ZN7TwoWireC1Ev>:
    1088:	fc 01       	movw	r30, r24
    108a:	13 82       	std	Z+3, r1	; 0x03
    108c:	12 82       	std	Z+2, r1	; 0x02
    108e:	88 ee       	ldi	r24, 0xE8	; 232
    1090:	93 e0       	ldi	r25, 0x03	; 3
    1092:	a0 e0       	ldi	r26, 0x00	; 0
    1094:	b0 e0       	ldi	r27, 0x00	; 0
    1096:	84 83       	std	Z+4, r24	; 0x04
    1098:	95 83       	std	Z+5, r25	; 0x05
    109a:	a6 83       	std	Z+6, r26	; 0x06
    109c:	b7 83       	std	Z+7, r27	; 0x07
    109e:	8d e2       	ldi	r24, 0x2D	; 45
    10a0:	91 e0       	ldi	r25, 0x01	; 1
    10a2:	91 83       	std	Z+1, r25	; 0x01
    10a4:	80 83       	st	Z, r24
    10a6:	08 95       	ret

000010a8 <_GLOBAL__sub_I__ZN7TwoWire8rxBufferE>:
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
    10a8:	81 e6       	ldi	r24, 0x61	; 97
    10aa:	92 e0       	ldi	r25, 0x02	; 2
    10ac:	0e 94 44 08 	call	0x1088	; 0x1088 <_ZN7TwoWireC1Ev>
    10b0:	08 95       	ret

000010b2 <main>:
#include <Arduino.h>
#include "pinClass_lib.h"

int main(void)
{
    10b2:	cf 93       	push	r28
    10b4:	df 93       	push	r29
    10b6:	00 d0       	rcall	.+0      	; 0x10b8 <main+0x6>
    10b8:	1f 92       	push	r1
    10ba:	cd b7       	in	r28, 0x3d	; 61
    10bc:	de b7       	in	r29, 0x3e	; 62
	
	pinClass L_pin = pinClass(LED_BUILTIN, OUTPUT);
    10be:	41 e0       	ldi	r20, 0x01	; 1
    10c0:	6d e0       	ldi	r22, 0x0D	; 13
    10c2:	ce 01       	movw	r24, r28
    10c4:	01 96       	adiw	r24, 0x01	; 1
    10c6:	0e 94 4a 06 	call	0xc94	; 0xc94 <_ZN8pinClassC1Ehh>
	init();
    10ca:	0e 94 43 05 	call	0xa86	; 0xa86 <init>
  public:
    inline HardwareSerial(
      volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
      volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
      volatile uint8_t *ucsrc, volatile uint8_t *udr);
    void begin(unsigned long baud) { begin(baud, SERIAL_8N1); }
    10ce:	26 e0       	ldi	r18, 0x06	; 6
    10d0:	40 e8       	ldi	r20, 0x80	; 128
    10d2:	55 e2       	ldi	r21, 0x25	; 37
    10d4:	60 e0       	ldi	r22, 0x00	; 0
    10d6:	70 e0       	ldi	r23, 0x00	; 0
    10d8:	86 e4       	ldi	r24, 0x46	; 70
    10da:	91 e0       	ldi	r25, 0x01	; 1
    10dc:	0e 94 21 02 	call	0x442	; 0x442 <_ZN14HardwareSerial5beginEmh>
	Serial.begin(9600);
	Serial.println("Hello World.");
    10e0:	69 e3       	ldi	r22, 0x39	; 57
    10e2:	71 e0       	ldi	r23, 0x01	; 1
    10e4:	86 e4       	ldi	r24, 0x46	; 70
    10e6:	91 e0       	ldi	r25, 0x01	; 1
    10e8:	0e 94 bc 03 	call	0x778	; 0x778 <_ZN5Print7printlnEPKc>

	while(true) {
		L_pin.toggle();
    10ec:	ce 01       	movw	r24, r28
    10ee:	01 96       	adiw	r24, 0x01	; 1
    10f0:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <_ZN8pinClass6toggleEv>
		delay(500);		
    10f4:	64 ef       	ldi	r22, 0xF4	; 244
    10f6:	71 e0       	ldi	r23, 0x01	; 1
    10f8:	80 e0       	ldi	r24, 0x00	; 0
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	0e 94 17 05 	call	0xa2e	; 0xa2e <delay>
	}
	
	return 0;
    1100:	f5 cf       	rjmp	.-22     	; 0x10ec <main+0x3a>

00001102 <__udivmodsi4>:
    1102:	a1 e2       	ldi	r26, 0x21	; 33
    1104:	1a 2e       	mov	r1, r26
    1106:	aa 1b       	sub	r26, r26
    1108:	bb 1b       	sub	r27, r27
    110a:	fd 01       	movw	r30, r26
    110c:	0d c0       	rjmp	.+26     	; 0x1128 <__udivmodsi4_ep>

0000110e <__udivmodsi4_loop>:
    110e:	aa 1f       	adc	r26, r26
    1110:	bb 1f       	adc	r27, r27
    1112:	ee 1f       	adc	r30, r30
    1114:	ff 1f       	adc	r31, r31
    1116:	a2 17       	cp	r26, r18
    1118:	b3 07       	cpc	r27, r19
    111a:	e4 07       	cpc	r30, r20
    111c:	f5 07       	cpc	r31, r21
    111e:	20 f0       	brcs	.+8      	; 0x1128 <__udivmodsi4_ep>
    1120:	a2 1b       	sub	r26, r18
    1122:	b3 0b       	sbc	r27, r19
    1124:	e4 0b       	sbc	r30, r20
    1126:	f5 0b       	sbc	r31, r21

00001128 <__udivmodsi4_ep>:
    1128:	66 1f       	adc	r22, r22
    112a:	77 1f       	adc	r23, r23
    112c:	88 1f       	adc	r24, r24
    112e:	99 1f       	adc	r25, r25
    1130:	1a 94       	dec	r1
    1132:	69 f7       	brne	.-38     	; 0x110e <__udivmodsi4_loop>
    1134:	60 95       	com	r22
    1136:	70 95       	com	r23
    1138:	80 95       	com	r24
    113a:	90 95       	com	r25
    113c:	9b 01       	movw	r18, r22
    113e:	ac 01       	movw	r20, r24
    1140:	bd 01       	movw	r22, r26
    1142:	cf 01       	movw	r24, r30
    1144:	08 95       	ret

00001146 <__tablejump2__>:
    1146:	ee 0f       	add	r30, r30
    1148:	ff 1f       	adc	r31, r31
    114a:	05 90       	lpm	r0, Z+
    114c:	f4 91       	lpm	r31, Z
    114e:	e0 2d       	mov	r30, r0
    1150:	09 94       	ijmp

00001152 <_exit>:
    1152:	f8 94       	cli

00001154 <__stop_program>:
    1154:	ff cf       	rjmp	.-2      	; 0x1154 <__stop_program>
