# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/components/constants.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package constants
vlog -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/tb/tb_verilog/tb_fir.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_fir
# 
# Top level modules:
# 	tb_fir
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/tb/tb_verilog/tb_fir_all.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity tb_fir_all
# -- Compiling architecture behavioural of tb_fir_all
vlog -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/innovus/FIR_Filter.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module FIR_Filter
# 
# Top level modules:
# 	FIR_Filter
vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_fir/UUT=../innovus/FIR_Filter.sdf work.tb_fir
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_fir/UUT=../innovus/FIR_Filter.sdf work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading work.FIR_Filter(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.CLKBUF_X3(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading instances from ../innovus/FIR_Filter.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.tb_fir_all(behavioural)
# ** Warning: (vsim-3017) /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/innovus/FIR_Filter.v(3727): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/CU_STATE_reg_1_
# ** Warning: (vsim-3017) /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/innovus/FIR_Filter.v(3731): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/CU_STATE_reg_0_
# ** Warning: (vsim-3017) /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/innovus/FIR_Filter.v(10616): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/DP_add_5_root_add_0_root_add_81_G7_U1_11
# ** Warning: (vsim-3017) /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/innovus/FIR_Filter.v(12839): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/DP_add_4_root_add_0_root_add_81_G7_U1_11
# ** Warning: (vsim-3017) /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/innovus/FIR_Filter.v(12899): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/DP_add_3_root_add_0_root_add_81_G7_U1_11
# ** Warning: (vsim-3017) /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/innovus/FIR_Filter.v(15117): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/DP_add_6_root_add_0_root_add_81_G7_U1_11
# ** Warning: (vsim-3017) /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/innovus/FIR_Filter.v(15177): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/DP_add_7_root_add_0_root_add_81_G7_U1_11
# ** Warning: (vsim-3017) /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/innovus/FIR_Filter.v(15237): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/DP_add_2_root_add_0_root_add_81_G7_U1_11
# ** Warning: (vsim-3017) /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/innovus/FIR_Filter.v(15297): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/DP_add_1_root_add_0_root_add_81_G7_U1_11
# ** Warning: (vsim-3017) /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/innovus/FIR_Filter.v(15357): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/DP_add_0_root_add_0_root_add_81_G7_U1_11
# Loading timing data from ../innovus/FIR_Filter.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Region: /tb_fir  File: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.1/tb/tb_verilog/tb_fir.v
add wave sim:/tb_fir/*
vcd file ../vcd/FIR_Filter_design.vcd
vcd add /tb_fir/UUT/*
run 4 us
quit
