;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000042
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_intClock__DIV_ID EQU 0x00000042
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x10000
ADC_IRQ__INTC_NUMBER EQU 16
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* DMA */
DMA__CH_CTL EQU CYREG_DMAC_CH_CTL2
DMA__CHANNEL_NUMBER EQU 2
DMA__DESCR_PING_CTL EQU CYREG_DMAC_DESCR2_PING_CTL
DMA__DESCR_PING_DST EQU CYREG_DMAC_DESCR2_PING_DST
DMA__DESCR_PING_SRC EQU CYREG_DMAC_DESCR2_PING_SRC
DMA__DESCR_PING_STATUS EQU CYREG_DMAC_DESCR2_PING_STATUS
DMA__DESCR_PONG_CTL EQU CYREG_DMAC_DESCR2_PONG_CTL
DMA__DESCR_PONG_DST EQU CYREG_DMAC_DESCR2_PONG_DST
DMA__DESCR_PONG_SRC EQU CYREG_DMAC_DESCR2_PONG_SRC
DMA__DESCR_PONG_STATUS EQU CYREG_DMAC_DESCR2_PONG_STATUS
DMA__PRIORITY EQU 3
DMA__TR_GROUP EQU 0
DMA__TR_OUTPUT EQU 2
DMA_CHANNELS_USED__MASK EQU 4

/* I2C */
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x100
I2C_SCB_IRQ__INTC_NUMBER EQU 8
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_SCBCLK__DIV_ID EQU 0x00000041
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_scl__0__DR EQU CYREG_GPIO_PRT4_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PC EQU CYREG_GPIO_PRT4_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_scl__0__PORT EQU 4
I2C_scl__0__PS EQU CYREG_GPIO_PRT4_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_GPIO_PRT4_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_scl__MASK EQU 0x01
I2C_scl__PC EQU CYREG_GPIO_PRT4_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_scl__PORT EQU 4
I2C_scl__PS EQU CYREG_GPIO_PRT4_PS
I2C_scl__SHIFT EQU 0
I2C_sda__0__DR EQU CYREG_GPIO_PRT4_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PC EQU CYREG_GPIO_PRT4_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_sda__0__PORT EQU 4
I2C_sda__0__PS EQU CYREG_GPIO_PRT4_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_GPIO_PRT4_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_sda__MASK EQU 0x02
I2C_sda__PC EQU CYREG_GPIO_PRT4_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_sda__PORT EQU 4
I2C_sda__PS EQU CYREG_GPIO_PRT4_PS
I2C_sda__SHIFT EQU 1

/* SW2 */
SW2__0__DR EQU CYREG_GPIO_PRT0_DR
SW2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SW2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SW2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SW2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW2__0__HSIOM_MASK EQU 0xF0000000
SW2__0__HSIOM_SHIFT EQU 28
SW2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW2__0__INTR EQU CYREG_GPIO_PRT0_INTR
SW2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SW2__0__MASK EQU 0x80
SW2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW2__0__PC EQU CYREG_GPIO_PRT0_PC
SW2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SW2__0__PORT EQU 0
SW2__0__PS EQU CYREG_GPIO_PRT0_PS
SW2__0__SHIFT EQU 7
SW2__DR EQU CYREG_GPIO_PRT0_DR
SW2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SW2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SW2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SW2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW2__INTR EQU CYREG_GPIO_PRT0_INTR
SW2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SW2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SW2__MASK EQU 0x80
SW2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW2__PC EQU CYREG_GPIO_PRT0_PC
SW2__PC2 EQU CYREG_GPIO_PRT0_PC2
SW2__PORT EQU 0
SW2__PS EQU CYREG_GPIO_PRT0_PS
SW2__SHIFT EQU 7

/* Opamp */
Opamp_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM1_COMP_STAT
Opamp_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM1_CTB_CTRL
Opamp_cy_psoc4_abuf__INTR EQU CYREG_CTBM1_INTR
Opamp_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM1_INTR_MASK
Opamp_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM1_INTR_MASKED
Opamp_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM1_INTR_SET
Opamp_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM1_OA0_COMP_TRIM
Opamp_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM1_OA0_OFFSET_TRIM
Opamp_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM1_OA_RES0_CTRL
Opamp_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM
Opamp_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM1_OA0_SW
Opamp_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM1_OA0_SW_CLEAR

/* PWM_Red */
PWM_Red_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_Red_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_Red_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_Red_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_Red_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_Red_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_Red_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_Red_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_Red_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_Red_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_Red_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_Red_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_Red_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_Red_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_Red_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_Blue */
PWM_Blue_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT6_CC
PWM_Blue_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT6_CC_BUFF
PWM_Blue_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT6_COUNTER
PWM_Blue_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT6_CTRL
PWM_Blue_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT6_INTR
PWM_Blue_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT6_INTR_MASK
PWM_Blue_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT6_INTR_MASKED
PWM_Blue_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT6_INTR_SET
PWM_Blue_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT6_PERIOD
PWM_Blue_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT6_PERIOD_BUFF
PWM_Blue_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT6_STATUS
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x40
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 6
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x4000
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 14
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x40000000
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 30
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x400000
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 22
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x40
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 6
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x40
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 6
PWM_Blue_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 6
PWM_Blue_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT6_TR_CTRL0
PWM_Blue_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT6_TR_CTRL1
PWM_Blue_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT6_TR_CTRL2

/* temp_raw */
temp_raw__0__DR EQU CYREG_GPIO_PRT1_DR
temp_raw__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
temp_raw__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
temp_raw__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
temp_raw__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
temp_raw__0__HSIOM_MASK EQU 0x000F0000
temp_raw__0__HSIOM_SHIFT EQU 16
temp_raw__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
temp_raw__0__INTR EQU CYREG_GPIO_PRT1_INTR
temp_raw__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
temp_raw__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
temp_raw__0__MASK EQU 0x10
temp_raw__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
temp_raw__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
temp_raw__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
temp_raw__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
temp_raw__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
temp_raw__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
temp_raw__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
temp_raw__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
temp_raw__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
temp_raw__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
temp_raw__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
temp_raw__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
temp_raw__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
temp_raw__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
temp_raw__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
temp_raw__0__PC EQU CYREG_GPIO_PRT1_PC
temp_raw__0__PC2 EQU CYREG_GPIO_PRT1_PC2
temp_raw__0__PORT EQU 1
temp_raw__0__PS EQU CYREG_GPIO_PRT1_PS
temp_raw__0__SHIFT EQU 4
temp_raw__DR EQU CYREG_GPIO_PRT1_DR
temp_raw__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
temp_raw__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
temp_raw__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
temp_raw__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
temp_raw__INTR EQU CYREG_GPIO_PRT1_INTR
temp_raw__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
temp_raw__INTSTAT EQU CYREG_GPIO_PRT1_INTR
temp_raw__MASK EQU 0x10
temp_raw__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
temp_raw__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
temp_raw__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
temp_raw__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
temp_raw__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
temp_raw__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
temp_raw__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
temp_raw__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
temp_raw__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
temp_raw__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
temp_raw__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
temp_raw__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
temp_raw__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
temp_raw__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
temp_raw__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
temp_raw__PC EQU CYREG_GPIO_PRT1_PC
temp_raw__PC2 EQU CYREG_GPIO_PRT1_PC2
temp_raw__PORT EQU 1
temp_raw__PS EQU CYREG_GPIO_PRT1_PS
temp_raw__SHIFT EQU 4

/* Accel_ISR */
Accel_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Accel_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Accel_ISR__INTC_MASK EQU 0x02
Accel_ISR__INTC_NUMBER EQU 1
Accel_ISR__INTC_PRIOR_MASK EQU 0xC000
Accel_ISR__INTC_PRIOR_NUM EQU 3
Accel_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Accel_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Accel_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Accel_Pin */
Accel_Pin__0__DR EQU CYREG_GPIO_PRT1_DR
Accel_Pin__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Accel_Pin__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Accel_Pin__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Accel_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Accel_Pin__0__HSIOM_MASK EQU 0x0F000000
Accel_Pin__0__HSIOM_SHIFT EQU 24
Accel_Pin__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Accel_Pin__0__INTR EQU CYREG_GPIO_PRT1_INTR
Accel_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Accel_Pin__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Accel_Pin__0__MASK EQU 0x40
Accel_Pin__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Accel_Pin__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Accel_Pin__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Accel_Pin__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Accel_Pin__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Accel_Pin__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Accel_Pin__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Accel_Pin__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Accel_Pin__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Accel_Pin__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Accel_Pin__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Accel_Pin__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Accel_Pin__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Accel_Pin__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Accel_Pin__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Accel_Pin__0__PC EQU CYREG_GPIO_PRT1_PC
Accel_Pin__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Accel_Pin__0__PORT EQU 1
Accel_Pin__0__PS EQU CYREG_GPIO_PRT1_PS
Accel_Pin__0__SHIFT EQU 6
Accel_Pin__DR EQU CYREG_GPIO_PRT1_DR
Accel_Pin__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Accel_Pin__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Accel_Pin__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Accel_Pin__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Accel_Pin__INTR EQU CYREG_GPIO_PRT1_INTR
Accel_Pin__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Accel_Pin__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Accel_Pin__MASK EQU 0x40
Accel_Pin__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Accel_Pin__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Accel_Pin__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Accel_Pin__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Accel_Pin__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Accel_Pin__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Accel_Pin__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Accel_Pin__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Accel_Pin__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Accel_Pin__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Accel_Pin__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Accel_Pin__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Accel_Pin__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Accel_Pin__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Accel_Pin__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Accel_Pin__PC EQU CYREG_GPIO_PRT1_PC
Accel_Pin__PC2 EQU CYREG_GPIO_PRT1_PC2
Accel_Pin__PORT EQU 1
Accel_Pin__PS EQU CYREG_GPIO_PRT1_PS
Accel_Pin__SHIFT EQU 6
Accel_Pin__SNAP EQU CYREG_GPIO_PRT1_INTR

/* Clock_PWM */
Clock_PWM__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL17
Clock_PWM__DIV_ID EQU 0x00000040
Clock_PWM__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_PWM__PA_DIV_ID EQU 0x000000FF

/* PWM_Green */
PWM_Green_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_Green_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_Green_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_Green_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_Green_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_Green_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_Green_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_Green_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_Green_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_Green_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_Green_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_Green_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_Green_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_Green_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_Green_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* temp_conv */
temp_conv__0__DR EQU CYREG_GPIO_PRT1_DR
temp_conv__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
temp_conv__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
temp_conv__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
temp_conv__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
temp_conv__0__HSIOM_MASK EQU 0x00F00000
temp_conv__0__HSIOM_SHIFT EQU 20
temp_conv__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
temp_conv__0__INTR EQU CYREG_GPIO_PRT1_INTR
temp_conv__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
temp_conv__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
temp_conv__0__MASK EQU 0x20
temp_conv__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
temp_conv__0__OUT_SEL_SHIFT EQU 10
temp_conv__0__OUT_SEL_VAL EQU 3
temp_conv__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
temp_conv__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
temp_conv__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
temp_conv__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
temp_conv__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
temp_conv__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
temp_conv__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
temp_conv__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
temp_conv__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
temp_conv__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
temp_conv__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
temp_conv__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
temp_conv__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
temp_conv__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
temp_conv__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
temp_conv__0__PC EQU CYREG_GPIO_PRT1_PC
temp_conv__0__PC2 EQU CYREG_GPIO_PRT1_PC2
temp_conv__0__PORT EQU 1
temp_conv__0__PS EQU CYREG_GPIO_PRT1_PS
temp_conv__0__SHIFT EQU 5
temp_conv__DR EQU CYREG_GPIO_PRT1_DR
temp_conv__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
temp_conv__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
temp_conv__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
temp_conv__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
temp_conv__INTR EQU CYREG_GPIO_PRT1_INTR
temp_conv__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
temp_conv__INTSTAT EQU CYREG_GPIO_PRT1_INTR
temp_conv__MASK EQU 0x20
temp_conv__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
temp_conv__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
temp_conv__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
temp_conv__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
temp_conv__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
temp_conv__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
temp_conv__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
temp_conv__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
temp_conv__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
temp_conv__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
temp_conv__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
temp_conv__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
temp_conv__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
temp_conv__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
temp_conv__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
temp_conv__PC EQU CYREG_GPIO_PRT1_PC
temp_conv__PC2 EQU CYREG_GPIO_PRT1_PC2
temp_conv__PORT EQU 1
temp_conv__PS EQU CYREG_GPIO_PRT1_PS
temp_conv__SHIFT EQU 5

/* Clock_Temp */
Clock_Temp__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Clock_Temp__DIV_ID EQU 0x00000043
Clock_Temp__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_Temp__PA_DIV_ID EQU 0x000000FF

/* Pin_RedLED */
Pin_RedLED__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_RedLED__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_RedLED__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_RedLED__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_RedLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_RedLED__0__HSIOM_MASK EQU 0x0F000000
Pin_RedLED__0__HSIOM_SHIFT EQU 24
Pin_RedLED__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_RedLED__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_RedLED__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_RedLED__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_RedLED__0__MASK EQU 0x40
Pin_RedLED__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_RedLED__0__OUT_SEL_SHIFT EQU 12
Pin_RedLED__0__OUT_SEL_VAL EQU 0
Pin_RedLED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_RedLED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_RedLED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_RedLED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_RedLED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_RedLED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_RedLED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_RedLED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_RedLED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_RedLED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_RedLED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_RedLED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_RedLED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_RedLED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_RedLED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_RedLED__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_RedLED__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_RedLED__0__PORT EQU 0
Pin_RedLED__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_RedLED__0__SHIFT EQU 6
Pin_RedLED__DR EQU CYREG_GPIO_PRT0_DR
Pin_RedLED__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_RedLED__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_RedLED__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_RedLED__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_RedLED__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_RedLED__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_RedLED__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_RedLED__MASK EQU 0x40
Pin_RedLED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_RedLED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_RedLED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_RedLED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_RedLED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_RedLED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_RedLED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_RedLED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_RedLED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_RedLED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_RedLED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_RedLED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_RedLED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_RedLED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_RedLED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_RedLED__PC EQU CYREG_GPIO_PRT0_PC
Pin_RedLED__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_RedLED__PORT EQU 0
Pin_RedLED__PS EQU CYREG_GPIO_PRT0_PS
Pin_RedLED__SHIFT EQU 6

/* Pin_BlueLED */
Pin_BlueLED__0__DR EQU CYREG_GPIO_PRT6_DR
Pin_BlueLED__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Pin_BlueLED__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Pin_BlueLED__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Pin_BlueLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Pin_BlueLED__0__HSIOM_MASK EQU 0x00F00000
Pin_BlueLED__0__HSIOM_SHIFT EQU 20
Pin_BlueLED__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_BlueLED__0__INTR EQU CYREG_GPIO_PRT6_INTR
Pin_BlueLED__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_BlueLED__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Pin_BlueLED__0__MASK EQU 0x20
Pin_BlueLED__0__PC EQU CYREG_GPIO_PRT6_PC
Pin_BlueLED__0__PC2 EQU CYREG_GPIO_PRT6_PC2
Pin_BlueLED__0__PORT EQU 6
Pin_BlueLED__0__PS EQU CYREG_GPIO_PRT6_PS
Pin_BlueLED__0__SHIFT EQU 5
Pin_BlueLED__DR EQU CYREG_GPIO_PRT6_DR
Pin_BlueLED__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Pin_BlueLED__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Pin_BlueLED__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Pin_BlueLED__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_BlueLED__INTR EQU CYREG_GPIO_PRT6_INTR
Pin_BlueLED__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_BlueLED__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Pin_BlueLED__MASK EQU 0x20
Pin_BlueLED__PC EQU CYREG_GPIO_PRT6_PC
Pin_BlueLED__PC2 EQU CYREG_GPIO_PRT6_PC2
Pin_BlueLED__PORT EQU 6
Pin_BlueLED__PS EQU CYREG_GPIO_PRT6_PS
Pin_BlueLED__SHIFT EQU 5

/* Temp_Sensor */
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__0__MASK EQU 0x01
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__0__POS EQU 0
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__1__MASK EQU 0x02
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__1__POS EQU 1
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__2__MASK EQU 0x04
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__2__POS EQU 2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__7__MASK EQU 0x80
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__7__POS EQU 7
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__COUNT_REG EQU CYREG_UDB_W8_CTL2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__MASK EQU 0x87
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Temp_Sensor_bTMP05Intf_1_SyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK2
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__A0_REG EQU CYREG_UDB_W8_A02
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__A1_REG EQU CYREG_UDB_W8_A12
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__D0_REG EQU CYREG_UDB_W8_D02
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__D1_REG EQU CYREG_UDB_W8_D12
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__F0_REG EQU CYREG_UDB_W8_F02
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__F1_REG EQU CYREG_UDB_W8_F12
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A3
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u1__A0_REG EQU CYREG_UDB_W8_A03
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u1__A1_REG EQU CYREG_UDB_W8_A13
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D3
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u1__D0_REG EQU CYREG_UDB_W8_D03
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u1__D1_REG EQU CYREG_UDB_W8_D13
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F3
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u1__F0_REG EQU CYREG_UDB_W8_F03
Temp_Sensor_bTMP05Intf_1_Tmp05Timer_u1__F1_REG EQU CYREG_UDB_W8_F13
Temp_Sensor_EOC_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Temp_Sensor_EOC_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Temp_Sensor_EOC_ISR__INTC_MASK EQU 0x01
Temp_Sensor_EOC_ISR__INTC_NUMBER EQU 0
Temp_Sensor_EOC_ISR__INTC_PRIOR_MASK EQU 0xC0
Temp_Sensor_EOC_ISR__INTC_PRIOR_NUM EQU 3
Temp_Sensor_EOC_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Temp_Sensor_EOC_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Temp_Sensor_EOC_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
Temp_Sensor_TMP05_STS_sts_sts_reg__0__MASK EQU 0x01
Temp_Sensor_TMP05_STS_sts_sts_reg__0__POS EQU 0
Temp_Sensor_TMP05_STS_sts_sts_reg__1__MASK EQU 0x02
Temp_Sensor_TMP05_STS_sts_sts_reg__1__POS EQU 1
Temp_Sensor_TMP05_STS_sts_sts_reg__MASK EQU 0x03
Temp_Sensor_TMP05_STS_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK3
Temp_Sensor_TMP05_STS_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Temp_Sensor_TMP05_STS_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST3

/* Pin_GreenLED */
Pin_GreenLED__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_GreenLED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_GreenLED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_GreenLED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_GreenLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_GreenLED__0__HSIOM_MASK EQU 0x0F000000
Pin_GreenLED__0__HSIOM_SHIFT EQU 24
Pin_GreenLED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_GreenLED__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_GreenLED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_GreenLED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_GreenLED__0__MASK EQU 0x40
Pin_GreenLED__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_GreenLED__0__OUT_SEL_SHIFT EQU 12
Pin_GreenLED__0__OUT_SEL_VAL EQU 0
Pin_GreenLED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_GreenLED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_GreenLED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_GreenLED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_GreenLED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_GreenLED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_GreenLED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_GreenLED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_GreenLED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_GreenLED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_GreenLED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_GreenLED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_GreenLED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_GreenLED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_GreenLED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_GreenLED__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_GreenLED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_GreenLED__0__PORT EQU 2
Pin_GreenLED__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_GreenLED__0__SHIFT EQU 6
Pin_GreenLED__DR EQU CYREG_GPIO_PRT2_DR
Pin_GreenLED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_GreenLED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_GreenLED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_GreenLED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_GreenLED__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_GreenLED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_GreenLED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_GreenLED__MASK EQU 0x40
Pin_GreenLED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_GreenLED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_GreenLED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_GreenLED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_GreenLED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_GreenLED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_GreenLED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_GreenLED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_GreenLED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_GreenLED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_GreenLED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_GreenLED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_GreenLED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_GreenLED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_GreenLED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_GreenLED__PC EQU CYREG_GPIO_PRT2_PC
Pin_GreenLED__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_GreenLED__PORT EQU 2
Pin_GreenLED__PS EQU CYREG_GPIO_PRT2_PS
Pin_GreenLED__SHIFT EQU 6

/* Pin_OA_Output */
Pin_OA_Output__0__DR EQU CYREG_GPIO_PRT5_DR
Pin_OA_Output__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_OA_Output__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_OA_Output__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_OA_Output__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Pin_OA_Output__0__HSIOM_MASK EQU 0x00000F00
Pin_OA_Output__0__HSIOM_SHIFT EQU 8
Pin_OA_Output__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_OA_Output__0__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_OA_Output__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_OA_Output__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_OA_Output__0__MASK EQU 0x04
Pin_OA_Output__0__PC EQU CYREG_GPIO_PRT5_PC
Pin_OA_Output__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_OA_Output__0__PORT EQU 5
Pin_OA_Output__0__PS EQU CYREG_GPIO_PRT5_PS
Pin_OA_Output__0__SHIFT EQU 2
Pin_OA_Output__DR EQU CYREG_GPIO_PRT5_DR
Pin_OA_Output__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_OA_Output__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_OA_Output__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_OA_Output__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_OA_Output__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_OA_Output__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_OA_Output__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_OA_Output__MASK EQU 0x04
Pin_OA_Output__PC EQU CYREG_GPIO_PRT5_PC
Pin_OA_Output__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_OA_Output__PORT EQU 5
Pin_OA_Output__PS EQU CYREG_GPIO_PRT5_PS
Pin_OA_Output__SHIFT EQU 2

/* Pin_OA_Inverting */
Pin_OA_Inverting__0__DR EQU CYREG_GPIO_PRT5_DR
Pin_OA_Inverting__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_OA_Inverting__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_OA_Inverting__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_OA_Inverting__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Pin_OA_Inverting__0__HSIOM_MASK EQU 0x000000F0
Pin_OA_Inverting__0__HSIOM_SHIFT EQU 4
Pin_OA_Inverting__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_OA_Inverting__0__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_OA_Inverting__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_OA_Inverting__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_OA_Inverting__0__MASK EQU 0x02
Pin_OA_Inverting__0__PC EQU CYREG_GPIO_PRT5_PC
Pin_OA_Inverting__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_OA_Inverting__0__PORT EQU 5
Pin_OA_Inverting__0__PS EQU CYREG_GPIO_PRT5_PS
Pin_OA_Inverting__0__SHIFT EQU 1
Pin_OA_Inverting__DR EQU CYREG_GPIO_PRT5_DR
Pin_OA_Inverting__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_OA_Inverting__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_OA_Inverting__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_OA_Inverting__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_OA_Inverting__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_OA_Inverting__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_OA_Inverting__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_OA_Inverting__MASK EQU 0x02
Pin_OA_Inverting__PC EQU CYREG_GPIO_PRT5_PC
Pin_OA_Inverting__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_OA_Inverting__PORT EQU 5
Pin_OA_Inverting__PS EQU CYREG_GPIO_PRT5_PS
Pin_OA_Inverting__SHIFT EQU 1

/* Pin_OA_NonInverting */
Pin_OA_NonInverting__0__DR EQU CYREG_GPIO_PRT5_DR
Pin_OA_NonInverting__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_OA_NonInverting__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_OA_NonInverting__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_OA_NonInverting__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Pin_OA_NonInverting__0__HSIOM_MASK EQU 0x0000000F
Pin_OA_NonInverting__0__HSIOM_SHIFT EQU 0
Pin_OA_NonInverting__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_OA_NonInverting__0__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_OA_NonInverting__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_OA_NonInverting__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_OA_NonInverting__0__MASK EQU 0x01
Pin_OA_NonInverting__0__PC EQU CYREG_GPIO_PRT5_PC
Pin_OA_NonInverting__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_OA_NonInverting__0__PORT EQU 5
Pin_OA_NonInverting__0__PS EQU CYREG_GPIO_PRT5_PS
Pin_OA_NonInverting__0__SHIFT EQU 0
Pin_OA_NonInverting__DR EQU CYREG_GPIO_PRT5_DR
Pin_OA_NonInverting__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_OA_NonInverting__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_OA_NonInverting__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_OA_NonInverting__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_OA_NonInverting__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_OA_NonInverting__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_OA_NonInverting__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_OA_NonInverting__MASK EQU 0x01
Pin_OA_NonInverting__PC EQU CYREG_GPIO_PRT5_PC
Pin_OA_NonInverting__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_OA_NonInverting__PORT EQU 5
Pin_OA_NonInverting__PS EQU CYREG_GPIO_PRT5_PS
Pin_OA_NonInverting__SHIFT EQU 0

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x11E611A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
