 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : sec_decoder_136_128
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:27:50 2025
****************************************

Operating Conditions: tt0p8v25c   Library: saed14rvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: code_in[0] (input port)
  Endpoint: data_out[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sec_decoder_136_128
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  code_in[0] (in)                          0.00       0.00 r
  data_out[0] (out)                        0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: code_in[132]
              (input port)
  Endpoint: data_out[124]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sec_decoder_136_128
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  code_in[132] (in)                        0.00       0.00 r
  U721/X (SAEDRVT14_EN2_1)                 0.02       0.02 r
  data_out[124] (out)                      0.00       0.02 r
  data arrival time                                   0.02
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: code_in[129]
              (input port)
  Endpoint: data_out[121]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sec_decoder_136_128
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  code_in[129] (in)                        0.00       0.00 r
  U730/X (SAEDRVT14_EN2_1)                 0.02       0.02 r
  data_out[121] (out)                      0.00       0.02 r
  data arrival time                                   0.02
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: code_in[124]
              (input port)
  Endpoint: data_out[117]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sec_decoder_136_128
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  code_in[124] (in)                        0.00       0.00 r
  U741/X (SAEDRVT14_EN2_1)                 0.02       0.02 r
  data_out[117] (out)                      0.00       0.02 r
  data arrival time                                   0.02
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: code_in[120]
              (input port)
  Endpoint: data_out[113]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sec_decoder_136_128
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  code_in[120] (in)                        0.00       0.00 r
  U749/X (SAEDRVT14_EN2_1)                 0.02       0.02 r
  data_out[113] (out)                      0.00       0.02 r
  data arrival time                                   0.02
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: code_in[103]
              (input port)
  Endpoint: data_out[96]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sec_decoder_136_128
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  code_in[103] (in)                        0.00       0.00 r
  U534/X (SAEDRVT14_EN2_1)                 0.02       0.02 r
  data_out[96] (out)                       0.00       0.02 r
  data arrival time                                   0.02
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: code_in[102]
              (input port)
  Endpoint: data_out[95]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sec_decoder_136_128
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  code_in[102] (in)                        0.00       0.00 r
  U536/X (SAEDRVT14_EN2_1)                 0.02       0.02 r
  data_out[95] (out)                       0.00       0.02 r
  data arrival time                                   0.02
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: code_in[101]
              (input port)
  Endpoint: data_out[94]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sec_decoder_136_128
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  code_in[101] (in)                        0.00       0.00 r
  U538/X (SAEDRVT14_EN2_1)                 0.02       0.02 r
  data_out[94] (out)                       0.00       0.02 r
  data arrival time                                   0.02
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: code_in[100]
              (input port)
  Endpoint: data_out[93]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sec_decoder_136_128
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  code_in[100] (in)                        0.00       0.00 r
  U540/X (SAEDRVT14_EN2_1)                 0.02       0.02 r
  data_out[93] (out)                       0.00       0.02 r
  data arrival time                                   0.02
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: code_in[98]
              (input port)
  Endpoint: data_out[91]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sec_decoder_136_128
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  code_in[98] (in)                         0.00       0.00 r
  U544/X (SAEDRVT14_EN2_1)                 0.02       0.02 r
  data_out[91] (out)                       0.00       0.02 r
  data arrival time                                   0.02
  -----------------------------------------------------------
  (Path is unconstrained)


1
