<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CAREER: Asynchronous Analog-to-Digital Converters with Non-Uniform Discrete-Time Signal Processing</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>02/15/2014</AwardEffectiveDate>
<AwardExpirationDate>01/31/2020</AwardExpirationDate>
<AwardTotalIntnAmount>400000.00</AwardTotalIntnAmount>
<AwardAmount>400000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>07010000</Code>
<Directorate>
<Abbreviation>ENG</Abbreviation>
<LongName>Directorate For Engineering</LongName>
</Directorate>
<Division>
<Abbreviation>ECCS</Abbreviation>
<LongName>Div Of Electrical, Commun &amp; Cyber Sys</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Jenshan Lin</SignBlockName>
<PO_EMAI/>
<PO_PHON/>
</ProgramOfficer>
<AbstractNarration>Objective:     &lt;br/&gt;               &lt;br/&gt;The objective of this project is to enable a new way of performing analog-to-digital conversion and anti-aliasing filtering in a completely asynchronous fashion, which leads to substantially improved dynamic range, power efficiency and relaxed analog filter requirement. The proposed approach should benefit from the faster device speed and digital computation due to technology scaling but avoid the emerging challenges of analog circuit design in general.&lt;br/&gt;&lt;br/&gt;Intellectual merit:    &lt;br/&gt;    &lt;br/&gt;The intellectual merit is a new class of asynchronous analog-to-digital converter topologies that asynchronously sample the analog signal with the proposed non-uniform digital signal processing algorithms to reconstruct and filter the resultant irregular samples.  The proposed architectures lead to a new design paradigm shift by performing both voltage and time quantization, and create a new path towards the analog-equivalent digital computation that is significantly more flexible.&lt;br/&gt;&lt;br/&gt;Broader impacts:   &lt;br/&gt;      &lt;br/&gt;The broader impact of this research is that it will transform any electronic system involving analog-to-digital conversion from performance demanding to power constrained applications, such as communications and biomedical devices. The multidisciplinary nature of the project provides an excellent platform to cultivate the involved graduate and undergraduate students towards the next generation leaders in science and engineering field. The planned K-12 outreach activities and cross-disciplinary courses will further enhance the broader impacts.</AbstractNarration>
<MinAmdLetterDate>01/27/2014</MinAmdLetterDate>
<MaxAmdLetterDate>01/27/2014</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.041</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>1351956</AwardID>
<Investigator>
<FirstName>Mike Shuo-Wei</FirstName>
<LastName>Chen</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Mike Shuo-Wei Chen</PI_FULL_NAME>
<EmailAddress>swchen@usc.edu</EmailAddress>
<PI_PHON>2137407762</PI_PHON>
<NSF_ID>000587874</NSF_ID>
<StartDate>01/27/2014</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Southern California</Name>
<CityName>Los Angeles</CityName>
<ZipCode>900890001</ZipCode>
<PhoneNumber>2137407762</PhoneNumber>
<StreetAddress>University Park</StreetAddress>
<StreetAddress2><![CDATA[3720 S. Flower St.]]></StreetAddress2>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
<CONGRESSDISTRICT>37</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>CA37</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>072933393</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>UNIVERSITY OF SOUTHERN CALIFORNIA</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM>072933393</ORG_PRNT_DUNS_NUM>
</Institution>
<Performance_Institution>
<Name><![CDATA[University of Southern Califormia]]></Name>
<CityName>Los Angeles</CityName>
<StateCode>CA</StateCode>
<ZipCode>900890001</ZipCode>
<StreetAddress><![CDATA[3720 S. Flower Street]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>37</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>CA37</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<ProgramElement>
<Code>7564</Code>
<Text>CCSS-Comms Circuits &amp; Sens Sys</Text>
</ProgramElement>
<ProgramReference>
<Code>1045</Code>
<Text>CAREER-Faculty Erly Career Dev</Text>
</ProgramReference>
<ProgramReference>
<Code>106E</Code>
<Text>Mixed signal technologies</Text>
</ProgramReference>
<ProgramReference>
<Code>153E</Code>
<Text>Wireless comm &amp; sig processing</Text>
</ProgramReference>
<Appropriation>
<Code>0114</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2014~400000</FUND_OBLG>
<POR>
<DRECONTENT><![CDATA[<div class="porColContainerWBG"> <div class="porContentCol"><p>Throughout this NSF program, we have developed new analog-to-digital converter architectures that utilized nonuniform samples. We further developed the associated non-uniform digital signal processing technqiues to reconstruct the ADC output. It creates new direction for designing future analog-to-digital converter and the pre-conditioning circuitry, such as filters. We have achieved the objectives laid out in the original proposal, and discovered new dimensions along the course of the project. We will continue to extend NUS technique for more electronic systems beyond an ADC technology.</p> <p>Intellectual merits:</p> <p>1. Based on the proposed non-uniform sampling, we created new ADC architectures for both Nyquist and noise-shaping operation, including Flash-based NUS ADC, Subranging-based NUS ADC, and VCO-based NUS ADC with fully integrated non-uniform DSP.</p> <p>2. We have sucessfully demonstrated four silicon prototypes in 65nm and 28nm CMOS technologies.&nbsp;</p> <p>3. We have analyzed circuit implementatin non-idealities associated with each proposed ADC architecture.&nbsp;</p> <p>4. We have developed non-uniform sampling DSP theories and implementation architecture. This is crucial for the success of futhre NUS ADC, because the digital samples are created asynchronously. Without a proper DSP technique that converts asynchronsou digital samples to synchronous ones, it would limit the deployment of such ADC, since nearly all of the digital processor in the world are using synchronous operation.</p> <p>Broader impacts:</p> <ol> <li>We have disseminated the research outcomes to IEEE conferences and journals. </li> <li>We have performed lab open house for K-12 students in LA area.</li> </ol> <p>&nbsp;</p><br> <p>            Last Modified: 05/27/2020<br>      Modified by: Mike Shuo-Wei&nbsp;Chen</p> </div> <div class="porSideCol"> <div class="each-gallery"> <div class="galContent" id="gallery0"> <div class="photoCount" id="photoCount0">          Images (<span id="selectedPhoto0">1</span> of <span class="totalNumber"></span>)           </div> <div class="galControls" id="controls0"></div> <div class="galSlideshow" id="slideshow0"></div> <div class="galEmbox" id="embox"> <div class="image-title"></div> </div> </div> <div class="galNavigation" id="navigation0"> <ul class="thumbs" id="thumbs0"> <li> <a href="/por/images/Reports/POR/2020/1351956/1351956_10289941_1590609952103_NUSADCchip1--rgov-214x142.jpg" original="/por/images/Reports/POR/2020/1351956/1351956_10289941_1590609952103_NUSADCchip1--rgov-800width.jpg" title="Flash-based NUS ADC"><img src="/por/images/Reports/POR/2020/1351956/1351956_10289941_1590609952103_NUSADCchip1--rgov-66x44.jpg" alt="Flash-based NUS ADC"></a> <div class="imageCaptionContainer"> <div class="imageCaption">First prototype of Flashed based non-uniform sampling ADC</div> <div class="imageCredit">Mike Waytt</div> <div class="imageSubmitted">Mike Shuo-Wei&nbsp;Chen</div> <div class="imageTitle">Flash-based NUS ADC</div> </div> </li> <li> <a href="/por/images/Reports/POR/2020/1351956/1351956_10289941_1590610525234_NUSADCchip2--rgov-214x142.jpg" original="/por/images/Reports/POR/2020/1351956/1351956_10289941_1590610525234_NUSADCchip2--rgov-800width.jpg" title="Subranging NUS ADC"><img src="/por/images/Reports/POR/2020/1351956/1351956_10289941_1590610525234_NUSADCchip2--rgov-66x44.jpg" alt="Subranging NUS ADC"></a> <div class="imageCaptionContainer"> <div class="imageCaption">Subranging NUS ADC chip photo</div> <div class="imageCredit">Tzu-Fan Wu</div> <div class="imagePermisssions">Copyrighted</div> <div class="imageSubmitted">Mike Shuo-Wei&nbsp;Chen</div> <div class="imageTitle">Subranging NUS ADC</div> </div> </li> <li> <a href="/por/images/Reports/POR/2020/1351956/1351956_10289941_1590610565708_NUSADCchip3--rgov-214x142.jpg" original="/por/images/Reports/POR/2020/1351956/1351956_10289941_1590610565708_NUSADCchip3--rgov-800width.jpg" title="VCO-based NUS ADC"><img src="/por/images/Reports/POR/2020/1351956/1351956_10289941_1590610565708_NUSADCchip3--rgov-66x44.jpg" alt="VCO-based NUS ADC"></a> <div class="imageCaptionContainer"> <div class="imageCaption">VCO-based NUS ADC chip photo</div> <div class="imageCredit">Tzu-Fan Wu</div> <div class="imagePermisssions">Copyrighted</div> <div class="imageSubmitted">Mike Shuo-Wei&nbsp;Chen</div> <div class="imageTitle">VCO-based NUS ADC</div> </div> </li> <li> <a href="/por/images/Reports/POR/2020/1351956/1351956_10289941_1590610628788_NUSADCchip4--rgov-214x142.jpg" original="/por/images/Reports/POR/2020/1351956/1351956_10289941_1590610628788_NUSADCchip4--rgov-800width.jpg" title="First NUS ADC with integrated NU DSP"><img src="/por/images/Reports/POR/2020/1351956/1351956_10289941_1590610628788_NUSADCchip4--rgov-66x44.jpg" alt="First NUS ADC with integrated NU DSP"></a> <div class="imageCaptionContainer"> <div class="imageCaption">VCO-based NUS ADC with integrated NU DSP</div> <div class="imageCredit">Tzu-Fan Wu</div> <div class="imageSubmitted">Mike Shuo-Wei&nbsp;Chen</div> <div class="imageTitle">First NUS ADC with integrated NU DSP</div> </div> </li> </ul> </div> </div> </div> </div>]]></DRECONTENT>
<POR_COPY_TXT><![CDATA[ Throughout this NSF program, we have developed new analog-to-digital converter architectures that utilized nonuniform samples. We further developed the associated non-uniform digital signal processing technqiues to reconstruct the ADC output. It creates new direction for designing future analog-to-digital converter and the pre-conditioning circuitry, such as filters. We have achieved the objectives laid out in the original proposal, and discovered new dimensions along the course of the project. We will continue to extend NUS technique for more electronic systems beyond an ADC technology.  Intellectual merits:  1. Based on the proposed non-uniform sampling, we created new ADC architectures for both Nyquist and noise-shaping operation, including Flash-based NUS ADC, Subranging-based NUS ADC, and VCO-based NUS ADC with fully integrated non-uniform DSP.  2. We have sucessfully demonstrated four silicon prototypes in 65nm and 28nm CMOS technologies.   3. We have analyzed circuit implementatin non-idealities associated with each proposed ADC architecture.   4. We have developed non-uniform sampling DSP theories and implementation architecture. This is crucial for the success of futhre NUS ADC, because the digital samples are created asynchronously. Without a proper DSP technique that converts asynchronsou digital samples to synchronous ones, it would limit the deployment of such ADC, since nearly all of the digital processor in the world are using synchronous operation.  Broader impacts:  We have disseminated the research outcomes to IEEE conferences and journals.  We have performed lab open house for K-12 students in LA area.           Last Modified: 05/27/2020       Submitted by: Mike Shuo-Wei Chen]]></POR_COPY_TXT>
</POR>
</Award>
</rootTag>
