<stg><name>decode_decision</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="3" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %p_read37 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3

]]></Node>
<StgValue><ssdm name="p_read37"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %p_read26 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2

]]></Node>
<StgValue><ssdm name="p_read26"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read15"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %p_read_81 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_81"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %mode_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode_offset

]]></Node>
<StgValue><ssdm name="mode_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln98 = br i1 %mode_offset_read, void, void

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="81" op_0_bw="81" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="32" op_8_bw="8" op_9_bw="7" op_10_bw="7">
<![CDATA[
:0 %call_ret = call i81 @decode_regular, i32 %p_read_81, i32 %p_read15, i8 %p_read26, i8 %p_read37, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln13 = zext i8 %p_read26

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln13 = icmp_eq  i8 %p_read26, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="8">
<![CDATA[
:2 %zext_ln14 = zext i8 %p_read37

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln13 = br i1 %icmp_ln13, void, void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %add_ln14 = add i9 %zext_ln13, i9 511

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="9">
<![CDATA[
:1 %sext_ln14 = sext i9 %add_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %retVal_23 = lshr i32 %zext_ln14, i32 %sext_ln14

]]></Node>
<StgValue><ssdm name="retVal_23"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32">
<![CDATA[
:3 %retVal_24 = trunc i32 %retVal_23

]]></Node>
<StgValue><ssdm name="retVal_24"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge4:0 %zext_ln5 = zext i32 %p_read15

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1 %bStream_addr = getelementptr i8 %bStream, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="bStream_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge4:2 %retVal_25 = load i3 %bStream_addr

]]></Node>
<StgValue><ssdm name="retVal_25"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="81" op_0_bw="81" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="32" op_8_bw="8" op_9_bw="7" op_10_bw="7">
<![CDATA[
:0 %call_ret = call i81 @decode_regular, i32 %p_read_81, i32 %p_read15, i8 %p_read26, i8 %p_read37, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="81">
<![CDATA[
:1 %binVal_ret = extractvalue i81 %call_ret

]]></Node>
<StgValue><ssdm name="binVal_ret"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="81">
<![CDATA[
:2 %state_bstate_held_aligned_word_ret = extractvalue i81 %call_ret

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_ret"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="81">
<![CDATA[
:3 %state_bstate_n_bits_held_ret = extractvalue i81 %call_ret

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_ret"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="81">
<![CDATA[
:4 %state_bstate_currIdx_ret = extractvalue i81 %call_ret

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_ret"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="81">
<![CDATA[
:5 %state_ivlOffset_ret = extractvalue i81 %call_ret

]]></Node>
<StgValue><ssdm name="state_ivlOffset_ret"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln100 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="1">
<![CDATA[
:4 %zext_ln11 = zext i1 %retVal_24

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %add_ln16 = add i8 %p_read26, i8 255

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln17 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge4:2 %retVal_25 = load i3 %bStream_addr

]]></Node>
<StgValue><ssdm name="retVal_25"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:3 %add_ln6 = add i32 %p_read15, i32 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge4:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_25, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="1">
<![CDATA[
._crit_edge4:5 %zext_ln42 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
._crit_edge4:6 %retVal = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln42

]]></Node>
<StgValue><ssdm name="retVal"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4:7 %br_ln46 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:0 %state_bstate_currIdx_0 = phi i32 %add_ln6, void %._crit_edge4, i32 %p_read15, void

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_0"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:1 %state_bstate_n_bits_held_0 = phi i8 7, void %._crit_edge4, i8 %add_ln16, void

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_0"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:2 %state_bstate_held_aligned_word_0 = phi i8 %retVal_25, void %._crit_edge4, i8 %p_read37, void

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_0"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:3 %val = phi i9 %retVal, void %._crit_edge4, i9 %zext_ln11, void

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:4 %trunc_ln1543 = trunc i32 %p_read_81

]]></Node>
<StgValue><ssdm name="trunc_ln1543"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:5 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:6 %or_ln1543 = or i9 %shl_ln, i9 %val

]]></Node>
<StgValue><ssdm name="or_ln1543"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:7 %tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %p_read_81, i32 8, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:8 %ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_s, i9 %or_ln1543

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:9 %baeState_0_constprop_load = load i32 %baeState_0_constprop

]]></Node>
<StgValue><ssdm name="baeState_0_constprop_load"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:10 %icmp_ln1076 = icmp_ult  i32 %ret, i32 %baeState_0_constprop_load

]]></Node>
<StgValue><ssdm name="icmp_ln1076"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:11 %sub_ln229 = sub i32 %ret, i32 %baeState_0_constprop_load

]]></Node>
<StgValue><ssdm name="sub_ln229"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:12 %xor_ln76 = xor i1 %icmp_ln1076, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln76"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:13 %ret_9 = select i1 %icmp_ln1076, i32 %ret, i32 %sub_ln229

]]></Node>
<StgValue><ssdm name="ret_9"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i:14 %br_ln102 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0 %state_bstate_currIdx_1 = phi i32 %state_bstate_currIdx_0, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i, i32 %state_bstate_currIdx_ret, void

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge:1 %state_bstate_n_bits_held_1 = phi i8 %state_bstate_n_bits_held_0, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i, i8 %state_bstate_n_bits_held_ret, void

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge:2 %state_bstate_held_aligned_word_1 = phi i8 %state_bstate_held_aligned_word_0, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i, i8 %state_bstate_held_aligned_word_ret, void

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:3 %binVal_1 = phi i1 %xor_ln76, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i, i1 %binVal_ret, void

]]></Node>
<StgValue><ssdm name="binVal_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:4 %state_ivlOffset_1 = phi i32 %ret_9, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i, i32 %state_ivlOffset_ret, void

]]></Node>
<StgValue><ssdm name="state_ivlOffset_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="81" op_0_bw="81" op_1_bw="32">
<![CDATA[
._crit_edge:5 %mrv_s = insertvalue i81 <undef>, i32 %state_bstate_currIdx_1

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="81" op_0_bw="81" op_1_bw="8">
<![CDATA[
._crit_edge:6 %mrv_6 = insertvalue i81 %mrv_s, i8 %state_bstate_n_bits_held_1

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="81" op_0_bw="81" op_1_bw="8">
<![CDATA[
._crit_edge:7 %mrv_7 = insertvalue i81 %mrv_6, i8 %state_bstate_held_aligned_word_1

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="81" op_0_bw="81" op_1_bw="1">
<![CDATA[
._crit_edge:8 %mrv_8 = insertvalue i81 %mrv_7, i1 %binVal_1

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="81" op_0_bw="81" op_1_bw="32">
<![CDATA[
._crit_edge:9 %mrv_4 = insertvalue i81 %mrv_8, i32 %state_ivlOffset_1

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="81">
<![CDATA[
._crit_edge:10 %ret_ln107 = ret i81 %mrv_4

]]></Node>
<StgValue><ssdm name="ret_ln107"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
