<stg><name>myproject</name>


<trans_list>

<trans id="552" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:10  %layer2_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_0_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:13  %layer2_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_1_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:16  %layer2_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_2_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:19  %layer2_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_3_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:22  %layer2_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_4_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:25  %layer2_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_5_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:28  %layer2_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_6_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:31  %layer2_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_7_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:34  %layer4_out_V_data_0_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_0_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:37  %layer4_out_V_data_1_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_1_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:40  %layer4_out_V_data_2_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_2_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:43  %layer4_out_V_data_3_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_3_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:46  %layer4_out_V_data_4_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_4_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:49  %layer4_out_V_data_5_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_5_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:52  %layer4_out_V_data_6_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_6_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:55  %layer4_out_V_data_7_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_7_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:58  %layer5_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_0_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:61  %layer5_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_1_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:64  %layer5_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_2_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:67  %layer5_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_3_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:70  %layer5_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_4_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:73  %layer5_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_5_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:76  %layer5_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_6_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:79  %layer5_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_7_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:82  %layer7_out_V_data_0_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_0_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:85  %layer7_out_V_data_1_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_1_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:88  %layer7_out_V_data_2_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_2_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:91  %layer7_out_V_data_3_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_3_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:94  %layer7_out_V_data_4_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_4_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:97  %layer7_out_V_data_5_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_5_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:100  %layer7_out_V_data_6_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_6_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:103  %layer7_out_V_data_7_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_7_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:106  %layer8_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_0_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:109  %layer8_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_1_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:112  %layer8_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_2_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:115  %layer8_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_3_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:118  %layer8_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_4_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:121  %layer8_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_5_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:124  %layer8_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_6_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:127  %layer8_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_7_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:130  %layer8_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_8_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:133  %layer8_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_9_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:136  %layer8_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_10_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:139  %layer8_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_11_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:142  %layer8_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_12_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:145  %layer8_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_13_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:148  %layer8_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_14_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:151  %layer8_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_15_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:154  %layer8_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_16_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:157  %layer8_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_17_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:160  %layer8_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_18_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:163  %layer8_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_19_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:166  %layer8_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_20_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:169  %layer8_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_21_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:172  %layer8_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_22_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:175  %layer8_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_23_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:178  %layer8_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_24_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:181  %layer8_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_25_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:184  %layer8_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_26_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:187  %layer8_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_27_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:190  %layer8_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_28_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:193  %layer8_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_29_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:196  %layer8_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_30_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:199  %layer8_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_31_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:202  %layer10_out_V_data_0_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_0_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:205  %layer10_out_V_data_1_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_1_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:208  %layer10_out_V_data_2_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_2_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:211  %layer10_out_V_data_3_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_3_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:214  %layer10_out_V_data_4_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_4_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:217  %layer10_out_V_data_5_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_5_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:220  %layer10_out_V_data_6_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_6_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:223  %layer10_out_V_data_7_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_7_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:226  %layer10_out_V_data_8_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_8_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:229  %layer10_out_V_data_9_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_9_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:232  %layer10_out_V_data_10_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_10_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:235  %layer10_out_V_data_11_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_11_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:238  %layer10_out_V_data_12_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_12_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:241  %layer10_out_V_data_13_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_13_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:244  %layer10_out_V_data_14_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_14_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:247  %layer10_out_V_data_15_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_15_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:250  %layer10_out_V_data_16_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_16_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:253  %layer10_out_V_data_17_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_17_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:256  %layer10_out_V_data_18_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_18_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:259  %layer10_out_V_data_19_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_19_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:262  %layer10_out_V_data_20_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_20_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:265  %layer10_out_V_data_21_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_21_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:268  %layer10_out_V_data_22_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_22_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:271  %layer10_out_V_data_23_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_23_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:274  %layer10_out_V_data_24_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_24_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:277  %layer10_out_V_data_25_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_25_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:280  %layer10_out_V_data_26_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_26_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:283  %layer10_out_V_data_27_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_27_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:286  %layer10_out_V_data_28_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_28_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:289  %layer10_out_V_data_29_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_29_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:292  %layer10_out_V_data_30_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_30_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:295  %layer10_out_V_data_31_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_31_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:298  %layer11_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_0_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:301  %layer11_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_1_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:304  %layer11_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_2_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:307  %layer11_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_3_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:310  %layer11_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_4_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:313  %layer11_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_5_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:316  %layer11_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_6_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:319  %layer11_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_7_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:322  %layer11_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_8_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:325  %layer11_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_9_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:328  %layer11_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_10_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:331  %layer11_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_11_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:334  %layer11_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_12_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:337  %layer11_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_13_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:340  %layer11_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_14_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:343  %layer11_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_15_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:346  %layer11_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_16_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:349  %layer11_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_17_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:352  %layer11_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_18_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:355  %layer11_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_19_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:358  %layer11_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_20_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:361  %layer11_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_21_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:364  %layer11_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_22_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:367  %layer11_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_23_V"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:370  %layer11_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_24_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:373  %layer11_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_25_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:376  %layer11_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_26_V"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:379  %layer11_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_27_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:382  %layer11_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_28_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:385  %layer11_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_29_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:388  %layer11_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_30_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:391  %layer11_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_31_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:394  %layer13_out_V_data_0_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_0_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:397  %layer13_out_V_data_1_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_1_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:400  %layer13_out_V_data_2_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_2_V"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:403  %layer13_out_V_data_3_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_3_V"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:406  %layer13_out_V_data_4_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_4_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:409  %layer13_out_V_data_5_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_5_V"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:412  %layer13_out_V_data_6_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_6_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:415  %layer13_out_V_data_7_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_7_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:418  %layer13_out_V_data_8_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_8_V"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:421  %layer13_out_V_data_9_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_9_V"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:424  %layer13_out_V_data_10_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_10_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:427  %layer13_out_V_data_11_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_11_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:430  %layer13_out_V_data_12_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_12_V"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:433  %layer13_out_V_data_13_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_13_V"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:436  %layer13_out_V_data_14_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_14_V"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:439  %layer13_out_V_data_15_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_15_V"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:442  %layer13_out_V_data_16_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_16_V"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:445  %layer13_out_V_data_17_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_17_V"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:448  %layer13_out_V_data_18_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_18_V"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:451  %layer13_out_V_data_19_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_19_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:454  %layer13_out_V_data_20_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_20_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:457  %layer13_out_V_data_21_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_21_V"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:460  %layer13_out_V_data_22_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_22_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:463  %layer13_out_V_data_23_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_23_V"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:466  %layer13_out_V_data_24_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_24_V"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:469  %layer13_out_V_data_25_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_25_V"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:472  %layer13_out_V_data_26_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_26_V"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:475  %layer13_out_V_data_27_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_27_V"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:478  %layer13_out_V_data_28_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_28_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:481  %layer13_out_V_data_29_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_29_V"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:484  %layer13_out_V_data_30_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_30_V"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:487  %layer13_out_V_data_31_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_31_V"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:490  %layer14_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_0_V"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:493  %layer14_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_1_V"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:496  %layer14_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_2_V"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:499  %layer14_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_3_V"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:502  %layer14_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_V_data_4_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="186" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
codeRepl:512  call fastcc void @"conv_1d_cl<array,array<ap_fixed,8u>,config2>"(i16* %conv1_input_V_data_0_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="call_ln64"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="187" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
codeRepl:512  call fastcc void @"conv_1d_cl<array,array<ap_fixed,8u>,config2>"(i16* %conv1_input_V_data_0_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="call_ln64"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="188" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="0">
<![CDATA[
codeRepl:513  call fastcc void @"relu<array,array<ap_fixed,8u>,relu_config4>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i7* %layer4_out_V_data_0_V, i7* %layer4_out_V_data_1_V, i7* %layer4_out_V_data_2_V, i7* %layer4_out_V_data_3_V, i7* %layer4_out_V_data_4_V, i7* %layer4_out_V_data_5_V, i7* %layer4_out_V_data_6_V, i7* %layer4_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="189" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="0">
<![CDATA[
codeRepl:513  call fastcc void @"relu<array,array<ap_fixed,8u>,relu_config4>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i7* %layer4_out_V_data_0_V, i7* %layer4_out_V_data_1_V, i7* %layer4_out_V_data_2_V, i7* %layer4_out_V_data_3_V, i7* %layer4_out_V_data_4_V, i7* %layer4_out_V_data_5_V, i7* %layer4_out_V_data_6_V, i7* %layer4_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="190" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="0">
<![CDATA[
codeRepl:514  call fastcc void @"conv_1d_cl<array,array<ap_fixed,8u>,config5>"(i7* %layer4_out_V_data_0_V, i7* %layer4_out_V_data_1_V, i7* %layer4_out_V_data_2_V, i7* %layer4_out_V_data_3_V, i7* %layer4_out_V_data_4_V, i7* %layer4_out_V_data_5_V, i7* %layer4_out_V_data_6_V, i7* %layer4_out_V_data_7_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="191" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="0">
<![CDATA[
codeRepl:514  call fastcc void @"conv_1d_cl<array,array<ap_fixed,8u>,config5>"(i7* %layer4_out_V_data_0_V, i7* %layer4_out_V_data_1_V, i7* %layer4_out_V_data_2_V, i7* %layer4_out_V_data_3_V, i7* %layer4_out_V_data_4_V, i7* %layer4_out_V_data_5_V, i7* %layer4_out_V_data_6_V, i7* %layer4_out_V_data_7_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="192" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="0">
<![CDATA[
codeRepl:515  call fastcc void @"relu<array,array<ap_fixed,8u>,relu_config7>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i7* %layer7_out_V_data_0_V, i7* %layer7_out_V_data_1_V, i7* %layer7_out_V_data_2_V, i7* %layer7_out_V_data_3_V, i7* %layer7_out_V_data_4_V, i7* %layer7_out_V_data_5_V, i7* %layer7_out_V_data_6_V, i7* %layer7_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="call_ln76"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="193" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="0">
<![CDATA[
codeRepl:515  call fastcc void @"relu<array,array<ap_fixed,8u>,relu_config7>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i7* %layer7_out_V_data_0_V, i7* %layer7_out_V_data_1_V, i7* %layer7_out_V_data_2_V, i7* %layer7_out_V_data_3_V, i7* %layer7_out_V_data_4_V, i7* %layer7_out_V_data_5_V, i7* %layer7_out_V_data_6_V, i7* %layer7_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="call_ln76"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="194" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="0">
<![CDATA[
codeRepl:516  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>"(i7* %layer7_out_V_data_0_V, i7* %layer7_out_V_data_1_V, i7* %layer7_out_V_data_2_V, i7* %layer7_out_V_data_3_V, i7* %layer7_out_V_data_4_V, i7* %layer7_out_V_data_5_V, i7* %layer7_out_V_data_6_V, i7* %layer7_out_V_data_7_V, i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="195" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="0">
<![CDATA[
codeRepl:516  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>"(i7* %layer7_out_V_data_0_V, i7* %layer7_out_V_data_1_V, i7* %layer7_out_V_data_2_V, i7* %layer7_out_V_data_3_V, i7* %layer7_out_V_data_4_V, i7* %layer7_out_V_data_5_V, i7* %layer7_out_V_data_6_V, i7* %layer7_out_V_data_7_V, i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="196" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="7" op_34_bw="7" op_35_bw="7" op_36_bw="7" op_37_bw="7" op_38_bw="7" op_39_bw="7" op_40_bw="7" op_41_bw="7" op_42_bw="7" op_43_bw="7" op_44_bw="7" op_45_bw="7" op_46_bw="7" op_47_bw="7" op_48_bw="7" op_49_bw="7" op_50_bw="7" op_51_bw="7" op_52_bw="7" op_53_bw="7" op_54_bw="7" op_55_bw="7" op_56_bw="7" op_57_bw="7" op_58_bw="7" op_59_bw="7" op_60_bw="7" op_61_bw="7" op_62_bw="7" op_63_bw="7" op_64_bw="7" op_65_bw="0">
<![CDATA[
codeRepl:517  call fastcc void @"relu<array,array<ap_fixed,32u>,relu_config10>"(i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V, i7* %layer10_out_V_data_0_V, i7* %layer10_out_V_data_1_V, i7* %layer10_out_V_data_2_V, i7* %layer10_out_V_data_3_V, i7* %layer10_out_V_data_4_V, i7* %layer10_out_V_data_5_V, i7* %layer10_out_V_data_6_V, i7* %layer10_out_V_data_7_V, i7* %layer10_out_V_data_8_V, i7* %layer10_out_V_data_9_V, i7* %layer10_out_V_data_10_V, i7* %layer10_out_V_data_11_V, i7* %layer10_out_V_data_12_V, i7* %layer10_out_V_data_13_V, i7* %layer10_out_V_data_14_V, i7* %layer10_out_V_data_15_V, i7* %layer10_out_V_data_16_V, i7* %layer10_out_V_data_17_V, i7* %layer10_out_V_data_18_V, i7* %layer10_out_V_data_19_V, i7* %layer10_out_V_data_20_V, i7* %layer10_out_V_data_21_V, i7* %layer10_out_V_data_22_V, i7* %layer10_out_V_data_23_V, i7* %layer10_out_V_data_24_V, i7* %layer10_out_V_data_25_V, i7* %layer10_out_V_data_26_V, i7* %layer10_out_V_data_27_V, i7* %layer10_out_V_data_28_V, i7* %layer10_out_V_data_29_V, i7* %layer10_out_V_data_30_V, i7* %layer10_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln84"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="197" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0">
<![CDATA[
codeRepl:518  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11>"(i7* %layer10_out_V_data_0_V, i7* %layer10_out_V_data_1_V, i7* %layer10_out_V_data_2_V, i7* %layer10_out_V_data_3_V, i7* %layer10_out_V_data_4_V, i7* %layer10_out_V_data_5_V, i7* %layer10_out_V_data_6_V, i7* %layer10_out_V_data_7_V, i7* %layer10_out_V_data_8_V, i7* %layer10_out_V_data_9_V, i7* %layer10_out_V_data_10_V, i7* %layer10_out_V_data_11_V, i7* %layer10_out_V_data_12_V, i7* %layer10_out_V_data_13_V, i7* %layer10_out_V_data_14_V, i7* %layer10_out_V_data_15_V, i7* %layer10_out_V_data_16_V, i7* %layer10_out_V_data_17_V, i7* %layer10_out_V_data_18_V, i7* %layer10_out_V_data_19_V, i7* %layer10_out_V_data_20_V, i7* %layer10_out_V_data_21_V, i7* %layer10_out_V_data_22_V, i7* %layer10_out_V_data_23_V, i7* %layer10_out_V_data_24_V, i7* %layer10_out_V_data_25_V, i7* %layer10_out_V_data_26_V, i7* %layer10_out_V_data_27_V, i7* %layer10_out_V_data_28_V, i7* %layer10_out_V_data_29_V, i7* %layer10_out_V_data_30_V, i7* %layer10_out_V_data_31_V, i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_5_V, i16* %layer11_out_V_data_6_V, i16* %layer11_out_V_data_7_V, i16* %layer11_out_V_data_8_V, i16* %layer11_out_V_data_9_V, i16* %layer11_out_V_data_10_V, i16* %layer11_out_V_data_11_V, i16* %layer11_out_V_data_12_V, i16* %layer11_out_V_data_13_V, i16* %layer11_out_V_data_14_V, i16* %layer11_out_V_data_15_V, i16* %layer11_out_V_data_16_V, i16* %layer11_out_V_data_17_V, i16* %layer11_out_V_data_18_V, i16* %layer11_out_V_data_19_V, i16* %layer11_out_V_data_20_V, i16* %layer11_out_V_data_21_V, i16* %layer11_out_V_data_22_V, i16* %layer11_out_V_data_23_V, i16* %layer11_out_V_data_24_V, i16* %layer11_out_V_data_25_V, i16* %layer11_out_V_data_26_V, i16* %layer11_out_V_data_27_V, i16* %layer11_out_V_data_28_V, i16* %layer11_out_V_data_29_V, i16* %layer11_out_V_data_30_V, i16* %layer11_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln88"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="198" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0">
<![CDATA[
codeRepl:518  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config11>"(i7* %layer10_out_V_data_0_V, i7* %layer10_out_V_data_1_V, i7* %layer10_out_V_data_2_V, i7* %layer10_out_V_data_3_V, i7* %layer10_out_V_data_4_V, i7* %layer10_out_V_data_5_V, i7* %layer10_out_V_data_6_V, i7* %layer10_out_V_data_7_V, i7* %layer10_out_V_data_8_V, i7* %layer10_out_V_data_9_V, i7* %layer10_out_V_data_10_V, i7* %layer10_out_V_data_11_V, i7* %layer10_out_V_data_12_V, i7* %layer10_out_V_data_13_V, i7* %layer10_out_V_data_14_V, i7* %layer10_out_V_data_15_V, i7* %layer10_out_V_data_16_V, i7* %layer10_out_V_data_17_V, i7* %layer10_out_V_data_18_V, i7* %layer10_out_V_data_19_V, i7* %layer10_out_V_data_20_V, i7* %layer10_out_V_data_21_V, i7* %layer10_out_V_data_22_V, i7* %layer10_out_V_data_23_V, i7* %layer10_out_V_data_24_V, i7* %layer10_out_V_data_25_V, i7* %layer10_out_V_data_26_V, i7* %layer10_out_V_data_27_V, i7* %layer10_out_V_data_28_V, i7* %layer10_out_V_data_29_V, i7* %layer10_out_V_data_30_V, i7* %layer10_out_V_data_31_V, i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_5_V, i16* %layer11_out_V_data_6_V, i16* %layer11_out_V_data_7_V, i16* %layer11_out_V_data_8_V, i16* %layer11_out_V_data_9_V, i16* %layer11_out_V_data_10_V, i16* %layer11_out_V_data_11_V, i16* %layer11_out_V_data_12_V, i16* %layer11_out_V_data_13_V, i16* %layer11_out_V_data_14_V, i16* %layer11_out_V_data_15_V, i16* %layer11_out_V_data_16_V, i16* %layer11_out_V_data_17_V, i16* %layer11_out_V_data_18_V, i16* %layer11_out_V_data_19_V, i16* %layer11_out_V_data_20_V, i16* %layer11_out_V_data_21_V, i16* %layer11_out_V_data_22_V, i16* %layer11_out_V_data_23_V, i16* %layer11_out_V_data_24_V, i16* %layer11_out_V_data_25_V, i16* %layer11_out_V_data_26_V, i16* %layer11_out_V_data_27_V, i16* %layer11_out_V_data_28_V, i16* %layer11_out_V_data_29_V, i16* %layer11_out_V_data_30_V, i16* %layer11_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln88"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="199" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="7" op_34_bw="7" op_35_bw="7" op_36_bw="7" op_37_bw="7" op_38_bw="7" op_39_bw="7" op_40_bw="7" op_41_bw="7" op_42_bw="7" op_43_bw="7" op_44_bw="7" op_45_bw="7" op_46_bw="7" op_47_bw="7" op_48_bw="7" op_49_bw="7" op_50_bw="7" op_51_bw="7" op_52_bw="7" op_53_bw="7" op_54_bw="7" op_55_bw="7" op_56_bw="7" op_57_bw="7" op_58_bw="7" op_59_bw="7" op_60_bw="7" op_61_bw="7" op_62_bw="7" op_63_bw="7" op_64_bw="7" op_65_bw="0">
<![CDATA[
codeRepl:519  call fastcc void @"relu<array,array<ap_fixed,32u>,relu_config13>"(i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_5_V, i16* %layer11_out_V_data_6_V, i16* %layer11_out_V_data_7_V, i16* %layer11_out_V_data_8_V, i16* %layer11_out_V_data_9_V, i16* %layer11_out_V_data_10_V, i16* %layer11_out_V_data_11_V, i16* %layer11_out_V_data_12_V, i16* %layer11_out_V_data_13_V, i16* %layer11_out_V_data_14_V, i16* %layer11_out_V_data_15_V, i16* %layer11_out_V_data_16_V, i16* %layer11_out_V_data_17_V, i16* %layer11_out_V_data_18_V, i16* %layer11_out_V_data_19_V, i16* %layer11_out_V_data_20_V, i16* %layer11_out_V_data_21_V, i16* %layer11_out_V_data_22_V, i16* %layer11_out_V_data_23_V, i16* %layer11_out_V_data_24_V, i16* %layer11_out_V_data_25_V, i16* %layer11_out_V_data_26_V, i16* %layer11_out_V_data_27_V, i16* %layer11_out_V_data_28_V, i16* %layer11_out_V_data_29_V, i16* %layer11_out_V_data_30_V, i16* %layer11_out_V_data_31_V, i7* %layer13_out_V_data_0_V, i7* %layer13_out_V_data_1_V, i7* %layer13_out_V_data_2_V, i7* %layer13_out_V_data_3_V, i7* %layer13_out_V_data_4_V, i7* %layer13_out_V_data_5_V, i7* %layer13_out_V_data_6_V, i7* %layer13_out_V_data_7_V, i7* %layer13_out_V_data_8_V, i7* %layer13_out_V_data_9_V, i7* %layer13_out_V_data_10_V, i7* %layer13_out_V_data_11_V, i7* %layer13_out_V_data_12_V, i7* %layer13_out_V_data_13_V, i7* %layer13_out_V_data_14_V, i7* %layer13_out_V_data_15_V, i7* %layer13_out_V_data_16_V, i7* %layer13_out_V_data_17_V, i7* %layer13_out_V_data_18_V, i7* %layer13_out_V_data_19_V, i7* %layer13_out_V_data_20_V, i7* %layer13_out_V_data_21_V, i7* %layer13_out_V_data_22_V, i7* %layer13_out_V_data_23_V, i7* %layer13_out_V_data_24_V, i7* %layer13_out_V_data_25_V, i7* %layer13_out_V_data_26_V, i7* %layer13_out_V_data_27_V, i7* %layer13_out_V_data_28_V, i7* %layer13_out_V_data_29_V, i7* %layer13_out_V_data_30_V, i7* %layer13_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="200" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="0">
<![CDATA[
codeRepl:520  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14>"(i7* %layer13_out_V_data_0_V, i7* %layer13_out_V_data_1_V, i7* %layer13_out_V_data_2_V, i7* %layer13_out_V_data_3_V, i7* %layer13_out_V_data_4_V, i7* %layer13_out_V_data_5_V, i7* %layer13_out_V_data_6_V, i7* %layer13_out_V_data_7_V, i7* %layer13_out_V_data_8_V, i7* %layer13_out_V_data_9_V, i7* %layer13_out_V_data_10_V, i7* %layer13_out_V_data_11_V, i7* %layer13_out_V_data_12_V, i7* %layer13_out_V_data_13_V, i7* %layer13_out_V_data_14_V, i7* %layer13_out_V_data_15_V, i7* %layer13_out_V_data_16_V, i7* %layer13_out_V_data_17_V, i7* %layer13_out_V_data_18_V, i7* %layer13_out_V_data_19_V, i7* %layer13_out_V_data_20_V, i7* %layer13_out_V_data_21_V, i7* %layer13_out_V_data_22_V, i7* %layer13_out_V_data_23_V, i7* %layer13_out_V_data_24_V, i7* %layer13_out_V_data_25_V, i7* %layer13_out_V_data_26_V, i7* %layer13_out_V_data_27_V, i7* %layer13_out_V_data_28_V, i7* %layer13_out_V_data_29_V, i7* %layer13_out_V_data_30_V, i7* %layer13_out_V_data_31_V, i16* %layer14_out_V_data_0_V, i16* %layer14_out_V_data_1_V, i16* %layer14_out_V_data_2_V, i16* %layer14_out_V_data_3_V, i16* %layer14_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="call_ln96"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="201" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="0">
<![CDATA[
codeRepl:520  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config14>"(i7* %layer13_out_V_data_0_V, i7* %layer13_out_V_data_1_V, i7* %layer13_out_V_data_2_V, i7* %layer13_out_V_data_3_V, i7* %layer13_out_V_data_4_V, i7* %layer13_out_V_data_5_V, i7* %layer13_out_V_data_6_V, i7* %layer13_out_V_data_7_V, i7* %layer13_out_V_data_8_V, i7* %layer13_out_V_data_9_V, i7* %layer13_out_V_data_10_V, i7* %layer13_out_V_data_11_V, i7* %layer13_out_V_data_12_V, i7* %layer13_out_V_data_13_V, i7* %layer13_out_V_data_14_V, i7* %layer13_out_V_data_15_V, i7* %layer13_out_V_data_16_V, i7* %layer13_out_V_data_17_V, i7* %layer13_out_V_data_18_V, i7* %layer13_out_V_data_19_V, i7* %layer13_out_V_data_20_V, i7* %layer13_out_V_data_21_V, i7* %layer13_out_V_data_22_V, i7* %layer13_out_V_data_23_V, i7* %layer13_out_V_data_24_V, i7* %layer13_out_V_data_25_V, i7* %layer13_out_V_data_26_V, i7* %layer13_out_V_data_27_V, i7* %layer13_out_V_data_28_V, i7* %layer13_out_V_data_29_V, i7* %layer13_out_V_data_30_V, i7* %layer13_out_V_data_31_V, i16* %layer14_out_V_data_0_V, i16* %layer14_out_V_data_1_V, i16* %layer14_out_V_data_2_V, i16* %layer14_out_V_data_3_V, i16* %layer14_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="call_ln96"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="202" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="18" op_12_bw="18" op_13_bw="0">
<![CDATA[
codeRepl:521  call fastcc void @"softmax<array,array<ap_fixed,5u>,softmax_config16>"(i16* %layer14_out_V_data_0_V, i16* %layer14_out_V_data_1_V, i16* %layer14_out_V_data_2_V, i16* %layer14_out_V_data_3_V, i16* %layer14_out_V_data_4_V, i16* %layer16_out_V_data_0_V, i16* %layer16_out_V_data_1_V, i16* %layer16_out_V_data_2_V, i16* %layer16_out_V_data_3_V, i16* %layer16_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="call_ln98"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="203" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="18" op_12_bw="18" op_13_bw="0">
<![CDATA[
codeRepl:521  call fastcc void @"softmax<array,array<ap_fixed,5u>,softmax_config16>"(i16* %layer14_out_V_data_0_V, i16* %layer14_out_V_data_1_V, i16* %layer14_out_V_data_2_V, i16* %layer14_out_V_data_3_V, i16* %layer14_out_V_data_4_V, i16* %layer16_out_V_data_0_V, i16* %layer16_out_V_data_1_V, i16* %layer16_out_V_data_2_V, i16* %layer16_out_V_data_3_V, i16* %layer16_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="call_ln98"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln33"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %conv1_input_V_data_0_V), !map !267

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_4_V), !map !273

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_3_V), !map !279

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_2_V), !map !285

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_1_V), !map !291

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer16_out_V_data_0_V), !map !297

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !301

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !305

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:11  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str599, [1 x i8]* @p_str599, i32 13, i32 13, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str600, i32 0, i32 0, [1 x i8]* @p_str601, [1 x i8]* @p_str602, [1 x i8]* @p_str603, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str604, [1 x i8]* @p_str605)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:14  %empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str606, [1 x i8]* @p_str606, i32 13, i32 13, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str607, i32 0, i32 0, [1 x i8]* @p_str608, [1 x i8]* @p_str609, [1 x i8]* @p_str610, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str611, [1 x i8]* @p_str612)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:17  %empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str613, [1 x i8]* @p_str613, i32 13, i32 13, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str614, i32 0, i32 0, [1 x i8]* @p_str615, [1 x i8]* @p_str616, [1 x i8]* @p_str617, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str618, [1 x i8]* @p_str619)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:20  %empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str620, [1 x i8]* @p_str620, i32 13, i32 13, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str621, i32 0, i32 0, [1 x i8]* @p_str622, [1 x i8]* @p_str623, [1 x i8]* @p_str624, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str625, [1 x i8]* @p_str626)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:23  %empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str627, [1 x i8]* @p_str627, i32 13, i32 13, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str628, i32 0, i32 0, [1 x i8]* @p_str629, [1 x i8]* @p_str630, [1 x i8]* @p_str631, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str632, [1 x i8]* @p_str633)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:26  %empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str634, [1 x i8]* @p_str634, i32 13, i32 13, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str635, i32 0, i32 0, [1 x i8]* @p_str636, [1 x i8]* @p_str637, [1 x i8]* @p_str638, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str639, [1 x i8]* @p_str640)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:29  %empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str641, [1 x i8]* @p_str641, i32 13, i32 13, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:30  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str642, i32 0, i32 0, [1 x i8]* @p_str643, [1 x i8]* @p_str644, [1 x i8]* @p_str645, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str646, [1 x i8]* @p_str647)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:32  %empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str648, [1 x i8]* @p_str648, i32 13, i32 13, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str649, i32 0, i32 0, [1 x i8]* @p_str650, [1 x i8]* @p_str651, [1 x i8]* @p_str652, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str653, [1 x i8]* @p_str654)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:35  %empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str655, [1 x i8]* @p_str655, i32 13, i32 13, i7* %layer4_out_V_data_0_V, i7* %layer4_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:36  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str656, i32 0, i32 0, [1 x i8]* @p_str657, [1 x i8]* @p_str658, [1 x i8]* @p_str659, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str660, [1 x i8]* @p_str661)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:38  %empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str662, [1 x i8]* @p_str662, i32 13, i32 13, i7* %layer4_out_V_data_1_V, i7* %layer4_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:39  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str663, i32 0, i32 0, [1 x i8]* @p_str664, [1 x i8]* @p_str665, [1 x i8]* @p_str666, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str667, [1 x i8]* @p_str668)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:41  %empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str669, [1 x i8]* @p_str669, i32 13, i32 13, i7* %layer4_out_V_data_2_V, i7* %layer4_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:42  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str670, i32 0, i32 0, [1 x i8]* @p_str671, [1 x i8]* @p_str672, [1 x i8]* @p_str673, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str674, [1 x i8]* @p_str675)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:44  %empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str676, [1 x i8]* @p_str676, i32 13, i32 13, i7* %layer4_out_V_data_3_V, i7* %layer4_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:45  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str677, i32 0, i32 0, [1 x i8]* @p_str678, [1 x i8]* @p_str679, [1 x i8]* @p_str680, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str681, [1 x i8]* @p_str682)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:47  %empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str683, [1 x i8]* @p_str683, i32 13, i32 13, i7* %layer4_out_V_data_4_V, i7* %layer4_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:48  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str684, i32 0, i32 0, [1 x i8]* @p_str685, [1 x i8]* @p_str686, [1 x i8]* @p_str687, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str688, [1 x i8]* @p_str689)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:50  %empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str690, [1 x i8]* @p_str690, i32 13, i32 13, i7* %layer4_out_V_data_5_V, i7* %layer4_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:51  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str691, i32 0, i32 0, [1 x i8]* @p_str692, [1 x i8]* @p_str693, [1 x i8]* @p_str694, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str695, [1 x i8]* @p_str696)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:53  %empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str697, [1 x i8]* @p_str697, i32 13, i32 13, i7* %layer4_out_V_data_6_V, i7* %layer4_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:54  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str698, i32 0, i32 0, [1 x i8]* @p_str699, [1 x i8]* @p_str700, [1 x i8]* @p_str701, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str702, [1 x i8]* @p_str703)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:56  %empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str704, [1 x i8]* @p_str704, i32 13, i32 13, i7* %layer4_out_V_data_7_V, i7* %layer4_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:57  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str705, i32 0, i32 0, [1 x i8]* @p_str706, [1 x i8]* @p_str707, [1 x i8]* @p_str708, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str709, [1 x i8]* @p_str710)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:59  %empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str711, [1 x i8]* @p_str711, i32 10, i32 10, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:60  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str712, i32 0, i32 0, [1 x i8]* @p_str713, [1 x i8]* @p_str714, [1 x i8]* @p_str715, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str716, [1 x i8]* @p_str717)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:62  %empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str718, [1 x i8]* @p_str718, i32 10, i32 10, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:63  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str719, i32 0, i32 0, [1 x i8]* @p_str720, [1 x i8]* @p_str721, [1 x i8]* @p_str722, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str723, [1 x i8]* @p_str724)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:65  %empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str725, [1 x i8]* @p_str725, i32 10, i32 10, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:66  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str726, i32 0, i32 0, [1 x i8]* @p_str727, [1 x i8]* @p_str728, [1 x i8]* @p_str729, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str730, [1 x i8]* @p_str731)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:68  %empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str732, [1 x i8]* @p_str732, i32 10, i32 10, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:69  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str733, i32 0, i32 0, [1 x i8]* @p_str734, [1 x i8]* @p_str735, [1 x i8]* @p_str736, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str737, [1 x i8]* @p_str738)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:71  %empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str739, [1 x i8]* @p_str739, i32 10, i32 10, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:72  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str740, i32 0, i32 0, [1 x i8]* @p_str741, [1 x i8]* @p_str742, [1 x i8]* @p_str743, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str744, [1 x i8]* @p_str745)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:74  %empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str746, [1 x i8]* @p_str746, i32 10, i32 10, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:75  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str747, i32 0, i32 0, [1 x i8]* @p_str748, [1 x i8]* @p_str749, [1 x i8]* @p_str750, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str751, [1 x i8]* @p_str752)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:77  %empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str753, [1 x i8]* @p_str753, i32 10, i32 10, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:78  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str754, i32 0, i32 0, [1 x i8]* @p_str755, [1 x i8]* @p_str756, [1 x i8]* @p_str757, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str758, [1 x i8]* @p_str759)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:80  %empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str760, [1 x i8]* @p_str760, i32 10, i32 10, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:81  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str761, i32 0, i32 0, [1 x i8]* @p_str762, [1 x i8]* @p_str763, [1 x i8]* @p_str764, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str765, [1 x i8]* @p_str766)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:83  %empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str767, [1 x i8]* @p_str767, i32 10, i32 10, i7* %layer7_out_V_data_0_V, i7* %layer7_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:84  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str768, i32 0, i32 0, [1 x i8]* @p_str769, [1 x i8]* @p_str770, [1 x i8]* @p_str771, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str772, [1 x i8]* @p_str773)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:86  %empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str774, [1 x i8]* @p_str774, i32 10, i32 10, i7* %layer7_out_V_data_1_V, i7* %layer7_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:87  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str775, i32 0, i32 0, [1 x i8]* @p_str776, [1 x i8]* @p_str777, [1 x i8]* @p_str778, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str779, [1 x i8]* @p_str780)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:89  %empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str781, [1 x i8]* @p_str781, i32 10, i32 10, i7* %layer7_out_V_data_2_V, i7* %layer7_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:90  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str782, i32 0, i32 0, [1 x i8]* @p_str783, [1 x i8]* @p_str784, [1 x i8]* @p_str785, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str786, [1 x i8]* @p_str787)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:92  %empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str788, [1 x i8]* @p_str788, i32 10, i32 10, i7* %layer7_out_V_data_3_V, i7* %layer7_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:93  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str789, i32 0, i32 0, [1 x i8]* @p_str790, [1 x i8]* @p_str791, [1 x i8]* @p_str792, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str793, [1 x i8]* @p_str794)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:95  %empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str795, [1 x i8]* @p_str795, i32 10, i32 10, i7* %layer7_out_V_data_4_V, i7* %layer7_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:96  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str796, i32 0, i32 0, [1 x i8]* @p_str797, [1 x i8]* @p_str798, [1 x i8]* @p_str799, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str800, [1 x i8]* @p_str801)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:98  %empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str802, [1 x i8]* @p_str802, i32 10, i32 10, i7* %layer7_out_V_data_5_V, i7* %layer7_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:99  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str803, i32 0, i32 0, [1 x i8]* @p_str804, [1 x i8]* @p_str805, [1 x i8]* @p_str806, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str807, [1 x i8]* @p_str808)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:101  %empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str809, [1 x i8]* @p_str809, i32 10, i32 10, i7* %layer7_out_V_data_6_V, i7* %layer7_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:102  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str810, i32 0, i32 0, [1 x i8]* @p_str811, [1 x i8]* @p_str812, [1 x i8]* @p_str813, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str814, [1 x i8]* @p_str815)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:104  %empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str816, [1 x i8]* @p_str816, i32 10, i32 10, i7* %layer7_out_V_data_7_V, i7* %layer7_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:105  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str817, i32 0, i32 0, [1 x i8]* @p_str818, [1 x i8]* @p_str819, [1 x i8]* @p_str820, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str821, [1 x i8]* @p_str822)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:107  %empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str823, [1 x i8]* @p_str823, i32 1, i32 1, i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:108  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str824, i32 0, i32 0, [1 x i8]* @p_str825, [1 x i8]* @p_str826, [1 x i8]* @p_str827, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str828, [1 x i8]* @p_str829)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:110  %empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str830, [1 x i8]* @p_str830, i32 1, i32 1, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:111  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str831, i32 0, i32 0, [1 x i8]* @p_str832, [1 x i8]* @p_str833, [1 x i8]* @p_str834, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str835, [1 x i8]* @p_str836)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:113  %empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str837, [1 x i8]* @p_str837, i32 1, i32 1, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:114  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str838, i32 0, i32 0, [1 x i8]* @p_str839, [1 x i8]* @p_str840, [1 x i8]* @p_str841, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str842, [1 x i8]* @p_str843)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:116  %empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str844, [1 x i8]* @p_str844, i32 1, i32 1, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:117  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str845, i32 0, i32 0, [1 x i8]* @p_str846, [1 x i8]* @p_str847, [1 x i8]* @p_str848, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str849, [1 x i8]* @p_str850)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:119  %empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str851, [1 x i8]* @p_str851, i32 1, i32 1, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:120  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str852, i32 0, i32 0, [1 x i8]* @p_str853, [1 x i8]* @p_str854, [1 x i8]* @p_str855, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str856, [1 x i8]* @p_str857)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:122  %empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str858, [1 x i8]* @p_str858, i32 1, i32 1, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:123  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str859, i32 0, i32 0, [1 x i8]* @p_str860, [1 x i8]* @p_str861, [1 x i8]* @p_str862, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str863, [1 x i8]* @p_str864)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:125  %empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str865, [1 x i8]* @p_str865, i32 1, i32 1, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:126  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str866, i32 0, i32 0, [1 x i8]* @p_str867, [1 x i8]* @p_str868, [1 x i8]* @p_str869, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str870, [1 x i8]* @p_str871)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:128  %empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str872, [1 x i8]* @p_str872, i32 1, i32 1, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:129  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str873, i32 0, i32 0, [1 x i8]* @p_str874, [1 x i8]* @p_str875, [1 x i8]* @p_str876, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str877, [1 x i8]* @p_str878)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:131  %empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str879, [1 x i8]* @p_str879, i32 1, i32 1, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:132  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str880, i32 0, i32 0, [1 x i8]* @p_str881, [1 x i8]* @p_str882, [1 x i8]* @p_str883, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str884, [1 x i8]* @p_str885)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:134  %empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str886, [1 x i8]* @p_str886, i32 1, i32 1, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:135  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str887, i32 0, i32 0, [1 x i8]* @p_str888, [1 x i8]* @p_str889, [1 x i8]* @p_str890, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str891, [1 x i8]* @p_str892)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:137  %empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str893, [1 x i8]* @p_str893, i32 1, i32 1, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:138  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str894, i32 0, i32 0, [1 x i8]* @p_str895, [1 x i8]* @p_str896, [1 x i8]* @p_str897, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str898, [1 x i8]* @p_str899)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:140  %empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str900, [1 x i8]* @p_str900, i32 1, i32 1, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:141  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str901, i32 0, i32 0, [1 x i8]* @p_str902, [1 x i8]* @p_str903, [1 x i8]* @p_str904, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str905, [1 x i8]* @p_str906)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:143  %empty_86 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str907, [1 x i8]* @p_str907, i32 1, i32 1, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:144  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str908, i32 0, i32 0, [1 x i8]* @p_str909, [1 x i8]* @p_str910, [1 x i8]* @p_str911, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str912, [1 x i8]* @p_str913)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:146  %empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str914, [1 x i8]* @p_str914, i32 1, i32 1, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:147  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str915, i32 0, i32 0, [1 x i8]* @p_str916, [1 x i8]* @p_str917, [1 x i8]* @p_str918, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str919, [1 x i8]* @p_str920)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:149  %empty_88 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str921, [1 x i8]* @p_str921, i32 1, i32 1, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:150  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str922, i32 0, i32 0, [1 x i8]* @p_str923, [1 x i8]* @p_str924, [1 x i8]* @p_str925, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str926, [1 x i8]* @p_str927)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:152  %empty_89 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str928, [1 x i8]* @p_str928, i32 1, i32 1, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:153  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str929, i32 0, i32 0, [1 x i8]* @p_str930, [1 x i8]* @p_str931, [1 x i8]* @p_str932, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str933, [1 x i8]* @p_str934)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:155  %empty_90 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str935, [1 x i8]* @p_str935, i32 1, i32 1, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:156  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str936, i32 0, i32 0, [1 x i8]* @p_str937, [1 x i8]* @p_str938, [1 x i8]* @p_str939, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str940, [1 x i8]* @p_str941)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:158  %empty_91 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str942, [1 x i8]* @p_str942, i32 1, i32 1, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:159  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str943, i32 0, i32 0, [1 x i8]* @p_str944, [1 x i8]* @p_str945, [1 x i8]* @p_str946, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str947, [1 x i8]* @p_str948)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:161  %empty_92 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str949, [1 x i8]* @p_str949, i32 1, i32 1, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:162  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str950, i32 0, i32 0, [1 x i8]* @p_str951, [1 x i8]* @p_str952, [1 x i8]* @p_str953, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str954, [1 x i8]* @p_str955)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:164  %empty_93 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str956, [1 x i8]* @p_str956, i32 1, i32 1, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:165  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str957, i32 0, i32 0, [1 x i8]* @p_str958, [1 x i8]* @p_str959, [1 x i8]* @p_str960, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str961, [1 x i8]* @p_str962)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:167  %empty_94 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str963, [1 x i8]* @p_str963, i32 1, i32 1, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:168  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str964, i32 0, i32 0, [1 x i8]* @p_str965, [1 x i8]* @p_str966, [1 x i8]* @p_str967, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str968, [1 x i8]* @p_str969)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:170  %empty_95 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str970, [1 x i8]* @p_str970, i32 1, i32 1, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:171  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str971, i32 0, i32 0, [1 x i8]* @p_str972, [1 x i8]* @p_str973, [1 x i8]* @p_str974, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str975, [1 x i8]* @p_str976)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:173  %empty_96 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str977, [1 x i8]* @p_str977, i32 1, i32 1, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:174  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str978, i32 0, i32 0, [1 x i8]* @p_str979, [1 x i8]* @p_str980, [1 x i8]* @p_str981, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str982, [1 x i8]* @p_str983)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:176  %empty_97 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str984, [1 x i8]* @p_str984, i32 1, i32 1, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:177  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str985, i32 0, i32 0, [1 x i8]* @p_str986, [1 x i8]* @p_str987, [1 x i8]* @p_str988, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str989, [1 x i8]* @p_str990)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:179  %empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str991, [1 x i8]* @p_str991, i32 1, i32 1, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:180  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str992, i32 0, i32 0, [1 x i8]* @p_str993, [1 x i8]* @p_str994, [1 x i8]* @p_str995, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str996, [1 x i8]* @p_str997)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:182  %empty_99 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str998, [1 x i8]* @p_str998, i32 1, i32 1, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:183  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str999, i32 0, i32 0, [1 x i8]* @p_str1000, [1 x i8]* @p_str1001, [1 x i8]* @p_str1002, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1003, [1 x i8]* @p_str1004)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:185  %empty_100 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1005, [1 x i8]* @p_str1005, i32 1, i32 1, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:186  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1006, i32 0, i32 0, [1 x i8]* @p_str1007, [1 x i8]* @p_str1008, [1 x i8]* @p_str1009, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1010, [1 x i8]* @p_str1011)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:188  %empty_101 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1012, [1 x i8]* @p_str1012, i32 1, i32 1, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:189  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1013, i32 0, i32 0, [1 x i8]* @p_str1014, [1 x i8]* @p_str1015, [1 x i8]* @p_str1016, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1017, [1 x i8]* @p_str1018)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:191  %empty_102 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1019, [1 x i8]* @p_str1019, i32 1, i32 1, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:192  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1020, i32 0, i32 0, [1 x i8]* @p_str1021, [1 x i8]* @p_str1022, [1 x i8]* @p_str1023, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1024, [1 x i8]* @p_str1025)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:194  %empty_103 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1026, [1 x i8]* @p_str1026, i32 1, i32 1, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:195  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1027, i32 0, i32 0, [1 x i8]* @p_str1028, [1 x i8]* @p_str1029, [1 x i8]* @p_str1030, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1031, [1 x i8]* @p_str1032)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:197  %empty_104 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1033, [1 x i8]* @p_str1033, i32 1, i32 1, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:198  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1034, i32 0, i32 0, [1 x i8]* @p_str1035, [1 x i8]* @p_str1036, [1 x i8]* @p_str1037, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1038, [1 x i8]* @p_str1039)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:200  %empty_105 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1040, [1 x i8]* @p_str1040, i32 1, i32 1, i16* %layer8_out_V_data_31_V, i16* %layer8_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:201  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1041, i32 0, i32 0, [1 x i8]* @p_str1042, [1 x i8]* @p_str1043, [1 x i8]* @p_str1044, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1045, [1 x i8]* @p_str1046)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:203  %empty_106 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1047, [1 x i8]* @p_str1047, i32 1, i32 1, i7* %layer10_out_V_data_0_V, i7* %layer10_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:204  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1048, i32 0, i32 0, [1 x i8]* @p_str1049, [1 x i8]* @p_str1050, [1 x i8]* @p_str1051, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1052, [1 x i8]* @p_str1053)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:206  %empty_107 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1054, [1 x i8]* @p_str1054, i32 1, i32 1, i7* %layer10_out_V_data_1_V, i7* %layer10_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:207  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1055, i32 0, i32 0, [1 x i8]* @p_str1056, [1 x i8]* @p_str1057, [1 x i8]* @p_str1058, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1059, [1 x i8]* @p_str1060)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:209  %empty_108 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1061, [1 x i8]* @p_str1061, i32 1, i32 1, i7* %layer10_out_V_data_2_V, i7* %layer10_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:210  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1062, i32 0, i32 0, [1 x i8]* @p_str1063, [1 x i8]* @p_str1064, [1 x i8]* @p_str1065, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1066, [1 x i8]* @p_str1067)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:212  %empty_109 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1068, [1 x i8]* @p_str1068, i32 1, i32 1, i7* %layer10_out_V_data_3_V, i7* %layer10_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:213  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1069, i32 0, i32 0, [1 x i8]* @p_str1070, [1 x i8]* @p_str1071, [1 x i8]* @p_str1072, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1073, [1 x i8]* @p_str1074)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:215  %empty_110 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1075, [1 x i8]* @p_str1075, i32 1, i32 1, i7* %layer10_out_V_data_4_V, i7* %layer10_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:216  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1076, i32 0, i32 0, [1 x i8]* @p_str1077, [1 x i8]* @p_str1078, [1 x i8]* @p_str1079, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1080, [1 x i8]* @p_str1081)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:218  %empty_111 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1082, [1 x i8]* @p_str1082, i32 1, i32 1, i7* %layer10_out_V_data_5_V, i7* %layer10_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:219  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1083, i32 0, i32 0, [1 x i8]* @p_str1084, [1 x i8]* @p_str1085, [1 x i8]* @p_str1086, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1087, [1 x i8]* @p_str1088)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:221  %empty_112 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1089, [1 x i8]* @p_str1089, i32 1, i32 1, i7* %layer10_out_V_data_6_V, i7* %layer10_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:222  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1090, i32 0, i32 0, [1 x i8]* @p_str1091, [1 x i8]* @p_str1092, [1 x i8]* @p_str1093, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1094, [1 x i8]* @p_str1095)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:224  %empty_113 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1096, [1 x i8]* @p_str1096, i32 1, i32 1, i7* %layer10_out_V_data_7_V, i7* %layer10_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:225  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1097, i32 0, i32 0, [1 x i8]* @p_str1098, [1 x i8]* @p_str1099, [1 x i8]* @p_str1100, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1101, [1 x i8]* @p_str1102)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:227  %empty_114 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1103, [1 x i8]* @p_str1103, i32 1, i32 1, i7* %layer10_out_V_data_8_V, i7* %layer10_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:228  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1104, i32 0, i32 0, [1 x i8]* @p_str1105, [1 x i8]* @p_str1106, [1 x i8]* @p_str1107, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1108, [1 x i8]* @p_str1109)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:230  %empty_115 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1110, [1 x i8]* @p_str1110, i32 1, i32 1, i7* %layer10_out_V_data_9_V, i7* %layer10_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:231  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1111, i32 0, i32 0, [1 x i8]* @p_str1112, [1 x i8]* @p_str1113, [1 x i8]* @p_str1114, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1115, [1 x i8]* @p_str1116)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:233  %empty_116 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1117, [1 x i8]* @p_str1117, i32 1, i32 1, i7* %layer10_out_V_data_10_V, i7* %layer10_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:234  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1118, i32 0, i32 0, [1 x i8]* @p_str1119, [1 x i8]* @p_str1120, [1 x i8]* @p_str1121, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1122, [1 x i8]* @p_str1123)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:236  %empty_117 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1124, [1 x i8]* @p_str1124, i32 1, i32 1, i7* %layer10_out_V_data_11_V, i7* %layer10_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:237  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1125, i32 0, i32 0, [1 x i8]* @p_str1126, [1 x i8]* @p_str1127, [1 x i8]* @p_str1128, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1129, [1 x i8]* @p_str1130)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:239  %empty_118 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1131, [1 x i8]* @p_str1131, i32 1, i32 1, i7* %layer10_out_V_data_12_V, i7* %layer10_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:240  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1132, i32 0, i32 0, [1 x i8]* @p_str1133, [1 x i8]* @p_str1134, [1 x i8]* @p_str1135, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1136, [1 x i8]* @p_str1137)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:242  %empty_119 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1138, [1 x i8]* @p_str1138, i32 1, i32 1, i7* %layer10_out_V_data_13_V, i7* %layer10_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:243  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1139, i32 0, i32 0, [1 x i8]* @p_str1140, [1 x i8]* @p_str1141, [1 x i8]* @p_str1142, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1143, [1 x i8]* @p_str1144)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:245  %empty_120 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1145, [1 x i8]* @p_str1145, i32 1, i32 1, i7* %layer10_out_V_data_14_V, i7* %layer10_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:246  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1146, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1148, [1 x i8]* @p_str1149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1150, [1 x i8]* @p_str1151)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:248  %empty_121 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1152, [1 x i8]* @p_str1152, i32 1, i32 1, i7* %layer10_out_V_data_15_V, i7* %layer10_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:249  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1153, i32 0, i32 0, [1 x i8]* @p_str1154, [1 x i8]* @p_str1155, [1 x i8]* @p_str1156, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1157, [1 x i8]* @p_str1158)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:251  %empty_122 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1159, [1 x i8]* @p_str1159, i32 1, i32 1, i7* %layer10_out_V_data_16_V, i7* %layer10_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:252  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1160, i32 0, i32 0, [1 x i8]* @p_str1161, [1 x i8]* @p_str1162, [1 x i8]* @p_str1163, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1164, [1 x i8]* @p_str1165)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:254  %empty_123 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1166, [1 x i8]* @p_str1166, i32 1, i32 1, i7* %layer10_out_V_data_17_V, i7* %layer10_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:255  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1167, i32 0, i32 0, [1 x i8]* @p_str1168, [1 x i8]* @p_str1169, [1 x i8]* @p_str1170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1171, [1 x i8]* @p_str1172)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:257  %empty_124 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1173, [1 x i8]* @p_str1173, i32 1, i32 1, i7* %layer10_out_V_data_18_V, i7* %layer10_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:258  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1174, i32 0, i32 0, [1 x i8]* @p_str1175, [1 x i8]* @p_str1176, [1 x i8]* @p_str1177, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1178, [1 x i8]* @p_str1179)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:260  %empty_125 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1180, [1 x i8]* @p_str1180, i32 1, i32 1, i7* %layer10_out_V_data_19_V, i7* %layer10_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:261  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1181, i32 0, i32 0, [1 x i8]* @p_str1182, [1 x i8]* @p_str1183, [1 x i8]* @p_str1184, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1185, [1 x i8]* @p_str1186)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:263  %empty_126 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1187, [1 x i8]* @p_str1187, i32 1, i32 1, i7* %layer10_out_V_data_20_V, i7* %layer10_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:264  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1188, i32 0, i32 0, [1 x i8]* @p_str1189, [1 x i8]* @p_str1190, [1 x i8]* @p_str1191, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1192, [1 x i8]* @p_str1193)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:266  %empty_127 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1194, [1 x i8]* @p_str1194, i32 1, i32 1, i7* %layer10_out_V_data_21_V, i7* %layer10_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:267  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1195, i32 0, i32 0, [1 x i8]* @p_str1196, [1 x i8]* @p_str1197, [1 x i8]* @p_str1198, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1199, [1 x i8]* @p_str1200)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:269  %empty_128 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1201, [1 x i8]* @p_str1201, i32 1, i32 1, i7* %layer10_out_V_data_22_V, i7* %layer10_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:270  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1202, i32 0, i32 0, [1 x i8]* @p_str1203, [1 x i8]* @p_str1204, [1 x i8]* @p_str1205, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1206, [1 x i8]* @p_str1207)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:272  %empty_129 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1208, [1 x i8]* @p_str1208, i32 1, i32 1, i7* %layer10_out_V_data_23_V, i7* %layer10_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:273  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1209, i32 0, i32 0, [1 x i8]* @p_str1210, [1 x i8]* @p_str1211, [1 x i8]* @p_str1212, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1213, [1 x i8]* @p_str1214)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:275  %empty_130 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1215, [1 x i8]* @p_str1215, i32 1, i32 1, i7* %layer10_out_V_data_24_V, i7* %layer10_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:276  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1216, i32 0, i32 0, [1 x i8]* @p_str1217, [1 x i8]* @p_str1218, [1 x i8]* @p_str1219, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1220, [1 x i8]* @p_str1221)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:278  %empty_131 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1222, [1 x i8]* @p_str1222, i32 1, i32 1, i7* %layer10_out_V_data_25_V, i7* %layer10_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:279  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1223, i32 0, i32 0, [1 x i8]* @p_str1224, [1 x i8]* @p_str1225, [1 x i8]* @p_str1226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1227, [1 x i8]* @p_str1228)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:281  %empty_132 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1229, [1 x i8]* @p_str1229, i32 1, i32 1, i7* %layer10_out_V_data_26_V, i7* %layer10_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:282  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1230, i32 0, i32 0, [1 x i8]* @p_str1231, [1 x i8]* @p_str1232, [1 x i8]* @p_str1233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1234, [1 x i8]* @p_str1235)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:284  %empty_133 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1236, [1 x i8]* @p_str1236, i32 1, i32 1, i7* %layer10_out_V_data_27_V, i7* %layer10_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:285  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1237, i32 0, i32 0, [1 x i8]* @p_str1238, [1 x i8]* @p_str1239, [1 x i8]* @p_str1240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1241, [1 x i8]* @p_str1242)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:287  %empty_134 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1243, [1 x i8]* @p_str1243, i32 1, i32 1, i7* %layer10_out_V_data_28_V, i7* %layer10_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:288  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1244, i32 0, i32 0, [1 x i8]* @p_str1245, [1 x i8]* @p_str1246, [1 x i8]* @p_str1247, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1248, [1 x i8]* @p_str1249)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:290  %empty_135 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1250, [1 x i8]* @p_str1250, i32 1, i32 1, i7* %layer10_out_V_data_29_V, i7* %layer10_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:291  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1251, i32 0, i32 0, [1 x i8]* @p_str1252, [1 x i8]* @p_str1253, [1 x i8]* @p_str1254, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1255, [1 x i8]* @p_str1256)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:293  %empty_136 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1257, [1 x i8]* @p_str1257, i32 1, i32 1, i7* %layer10_out_V_data_30_V, i7* %layer10_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:294  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1258, i32 0, i32 0, [1 x i8]* @p_str1259, [1 x i8]* @p_str1260, [1 x i8]* @p_str1261, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1262, [1 x i8]* @p_str1263)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:296  %empty_137 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1264, [1 x i8]* @p_str1264, i32 1, i32 1, i7* %layer10_out_V_data_31_V, i7* %layer10_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:297  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1265, i32 0, i32 0, [1 x i8]* @p_str1266, [1 x i8]* @p_str1267, [1 x i8]* @p_str1268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1269, [1 x i8]* @p_str1270)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:299  %empty_138 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1271, [1 x i8]* @p_str1271, i32 1, i32 1, i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:300  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1272, i32 0, i32 0, [1 x i8]* @p_str1273, [1 x i8]* @p_str1274, [1 x i8]* @p_str1275, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1276, [1 x i8]* @p_str1277)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:302  %empty_139 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1278, [1 x i8]* @p_str1278, i32 1, i32 1, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:303  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1279, i32 0, i32 0, [1 x i8]* @p_str1280, [1 x i8]* @p_str1281, [1 x i8]* @p_str1282, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1283, [1 x i8]* @p_str1284)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:305  %empty_140 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1285, [1 x i8]* @p_str1285, i32 1, i32 1, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:306  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1286, i32 0, i32 0, [1 x i8]* @p_str1287, [1 x i8]* @p_str1288, [1 x i8]* @p_str1289, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1290, [1 x i8]* @p_str1291)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:308  %empty_141 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1292, [1 x i8]* @p_str1292, i32 1, i32 1, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:309  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1293, i32 0, i32 0, [1 x i8]* @p_str1294, [1 x i8]* @p_str1295, [1 x i8]* @p_str1296, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1297, [1 x i8]* @p_str1298)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:311  %empty_142 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1299, [1 x i8]* @p_str1299, i32 1, i32 1, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:312  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1300, i32 0, i32 0, [1 x i8]* @p_str1301, [1 x i8]* @p_str1302, [1 x i8]* @p_str1303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1304, [1 x i8]* @p_str1305)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:314  %empty_143 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1306, [1 x i8]* @p_str1306, i32 1, i32 1, i16* %layer11_out_V_data_5_V, i16* %layer11_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:315  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1307, i32 0, i32 0, [1 x i8]* @p_str1308, [1 x i8]* @p_str1309, [1 x i8]* @p_str1310, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1311, [1 x i8]* @p_str1312)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:317  %empty_144 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1313, [1 x i8]* @p_str1313, i32 1, i32 1, i16* %layer11_out_V_data_6_V, i16* %layer11_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:318  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1314, i32 0, i32 0, [1 x i8]* @p_str1315, [1 x i8]* @p_str1316, [1 x i8]* @p_str1317, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1318, [1 x i8]* @p_str1319)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:320  %empty_145 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1320, [1 x i8]* @p_str1320, i32 1, i32 1, i16* %layer11_out_V_data_7_V, i16* %layer11_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:321  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1321, i32 0, i32 0, [1 x i8]* @p_str1322, [1 x i8]* @p_str1323, [1 x i8]* @p_str1324, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1325, [1 x i8]* @p_str1326)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:323  %empty_146 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1327, [1 x i8]* @p_str1327, i32 1, i32 1, i16* %layer11_out_V_data_8_V, i16* %layer11_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:324  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1328, i32 0, i32 0, [1 x i8]* @p_str1329, [1 x i8]* @p_str1330, [1 x i8]* @p_str1331, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1332, [1 x i8]* @p_str1333)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:326  %empty_147 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1334, [1 x i8]* @p_str1334, i32 1, i32 1, i16* %layer11_out_V_data_9_V, i16* %layer11_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:327  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1335, i32 0, i32 0, [1 x i8]* @p_str1336, [1 x i8]* @p_str1337, [1 x i8]* @p_str1338, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1339, [1 x i8]* @p_str1340)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:329  %empty_148 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1341, [1 x i8]* @p_str1341, i32 1, i32 1, i16* %layer11_out_V_data_10_V, i16* %layer11_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:330  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1342, i32 0, i32 0, [1 x i8]* @p_str1343, [1 x i8]* @p_str1344, [1 x i8]* @p_str1345, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1346, [1 x i8]* @p_str1347)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="428" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:332  %empty_149 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1348, [1 x i8]* @p_str1348, i32 1, i32 1, i16* %layer11_out_V_data_11_V, i16* %layer11_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:333  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1349, i32 0, i32 0, [1 x i8]* @p_str1350, [1 x i8]* @p_str1351, [1 x i8]* @p_str1352, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1353, [1 x i8]* @p_str1354)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="430" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:335  %empty_150 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1355, [1 x i8]* @p_str1355, i32 1, i32 1, i16* %layer11_out_V_data_12_V, i16* %layer11_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:336  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1356, i32 0, i32 0, [1 x i8]* @p_str1357, [1 x i8]* @p_str1358, [1 x i8]* @p_str1359, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1360, [1 x i8]* @p_str1361)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:338  %empty_151 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1362, [1 x i8]* @p_str1362, i32 1, i32 1, i16* %layer11_out_V_data_13_V, i16* %layer11_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:339  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1363, i32 0, i32 0, [1 x i8]* @p_str1364, [1 x i8]* @p_str1365, [1 x i8]* @p_str1366, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1367, [1 x i8]* @p_str1368)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:341  %empty_152 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1369, [1 x i8]* @p_str1369, i32 1, i32 1, i16* %layer11_out_V_data_14_V, i16* %layer11_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:342  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1370, i32 0, i32 0, [1 x i8]* @p_str1371, [1 x i8]* @p_str1372, [1 x i8]* @p_str1373, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1374, [1 x i8]* @p_str1375)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:344  %empty_153 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1376, [1 x i8]* @p_str1376, i32 1, i32 1, i16* %layer11_out_V_data_15_V, i16* %layer11_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:345  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1377, i32 0, i32 0, [1 x i8]* @p_str1378, [1 x i8]* @p_str1379, [1 x i8]* @p_str1380, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1381, [1 x i8]* @p_str1382)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:347  %empty_154 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1383, [1 x i8]* @p_str1383, i32 1, i32 1, i16* %layer11_out_V_data_16_V, i16* %layer11_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:348  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1384, i32 0, i32 0, [1 x i8]* @p_str1385, [1 x i8]* @p_str1386, [1 x i8]* @p_str1387, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1388, [1 x i8]* @p_str1389)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:350  %empty_155 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1390, [1 x i8]* @p_str1390, i32 1, i32 1, i16* %layer11_out_V_data_17_V, i16* %layer11_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:351  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1391, i32 0, i32 0, [1 x i8]* @p_str1392, [1 x i8]* @p_str1393, [1 x i8]* @p_str1394, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1395, [1 x i8]* @p_str1396)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:353  %empty_156 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1397, [1 x i8]* @p_str1397, i32 1, i32 1, i16* %layer11_out_V_data_18_V, i16* %layer11_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:354  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1398, i32 0, i32 0, [1 x i8]* @p_str1399, [1 x i8]* @p_str1400, [1 x i8]* @p_str1401, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1402, [1 x i8]* @p_str1403)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:356  %empty_157 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1404, [1 x i8]* @p_str1404, i32 1, i32 1, i16* %layer11_out_V_data_19_V, i16* %layer11_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:357  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1405, i32 0, i32 0, [1 x i8]* @p_str1406, [1 x i8]* @p_str1407, [1 x i8]* @p_str1408, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1409, [1 x i8]* @p_str1410)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:359  %empty_158 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1411, [1 x i8]* @p_str1411, i32 1, i32 1, i16* %layer11_out_V_data_20_V, i16* %layer11_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:360  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1412, i32 0, i32 0, [1 x i8]* @p_str1413, [1 x i8]* @p_str1414, [1 x i8]* @p_str1415, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1416, [1 x i8]* @p_str1417)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:362  %empty_159 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1418, [1 x i8]* @p_str1418, i32 1, i32 1, i16* %layer11_out_V_data_21_V, i16* %layer11_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:363  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1419, i32 0, i32 0, [1 x i8]* @p_str1420, [1 x i8]* @p_str1421, [1 x i8]* @p_str1422, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1423, [1 x i8]* @p_str1424)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:365  %empty_160 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1425, [1 x i8]* @p_str1425, i32 1, i32 1, i16* %layer11_out_V_data_22_V, i16* %layer11_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:366  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1426, i32 0, i32 0, [1 x i8]* @p_str1427, [1 x i8]* @p_str1428, [1 x i8]* @p_str1429, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1431)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:368  %empty_161 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1432, [1 x i8]* @p_str1432, i32 1, i32 1, i16* %layer11_out_V_data_23_V, i16* %layer11_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:369  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1433, i32 0, i32 0, [1 x i8]* @p_str1434, [1 x i8]* @p_str1435, [1 x i8]* @p_str1436, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1437, [1 x i8]* @p_str1438)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:371  %empty_162 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1439, [1 x i8]* @p_str1439, i32 1, i32 1, i16* %layer11_out_V_data_24_V, i16* %layer11_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:372  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1440, i32 0, i32 0, [1 x i8]* @p_str1441, [1 x i8]* @p_str1442, [1 x i8]* @p_str1443, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1444, [1 x i8]* @p_str1445)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="456" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:374  %empty_163 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1446, [1 x i8]* @p_str1446, i32 1, i32 1, i16* %layer11_out_V_data_25_V, i16* %layer11_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:375  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1447, i32 0, i32 0, [1 x i8]* @p_str1448, [1 x i8]* @p_str1449, [1 x i8]* @p_str1450, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1451, [1 x i8]* @p_str1452)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:377  %empty_164 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1453, [1 x i8]* @p_str1453, i32 1, i32 1, i16* %layer11_out_V_data_26_V, i16* %layer11_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:378  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1454, i32 0, i32 0, [1 x i8]* @p_str1455, [1 x i8]* @p_str1456, [1 x i8]* @p_str1457, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1458, [1 x i8]* @p_str1459)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:380  %empty_165 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1460, [1 x i8]* @p_str1460, i32 1, i32 1, i16* %layer11_out_V_data_27_V, i16* %layer11_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="461" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:381  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1461, i32 0, i32 0, [1 x i8]* @p_str1462, [1 x i8]* @p_str1463, [1 x i8]* @p_str1464, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1465, [1 x i8]* @p_str1466)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:383  %empty_166 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1467, [1 x i8]* @p_str1467, i32 1, i32 1, i16* %layer11_out_V_data_28_V, i16* %layer11_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:384  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1468, i32 0, i32 0, [1 x i8]* @p_str1469, [1 x i8]* @p_str1470, [1 x i8]* @p_str1471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1472, [1 x i8]* @p_str1473)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:386  %empty_167 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1474, [1 x i8]* @p_str1474, i32 1, i32 1, i16* %layer11_out_V_data_29_V, i16* %layer11_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:387  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1475, i32 0, i32 0, [1 x i8]* @p_str1476, [1 x i8]* @p_str1477, [1 x i8]* @p_str1478, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1479, [1 x i8]* @p_str1480)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:389  %empty_168 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1481, [1 x i8]* @p_str1481, i32 1, i32 1, i16* %layer11_out_V_data_30_V, i16* %layer11_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:390  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1482, i32 0, i32 0, [1 x i8]* @p_str1483, [1 x i8]* @p_str1484, [1 x i8]* @p_str1485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1486, [1 x i8]* @p_str1487)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:392  %empty_169 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1488, [1 x i8]* @p_str1488, i32 1, i32 1, i16* %layer11_out_V_data_31_V, i16* %layer11_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:393  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1489, i32 0, i32 0, [1 x i8]* @p_str1490, [1 x i8]* @p_str1491, [1 x i8]* @p_str1492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1493, [1 x i8]* @p_str1494)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:395  %empty_170 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1495, [1 x i8]* @p_str1495, i32 1, i32 1, i7* %layer13_out_V_data_0_V, i7* %layer13_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:396  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1496, i32 0, i32 0, [1 x i8]* @p_str1497, [1 x i8]* @p_str1498, [1 x i8]* @p_str1499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1500, [1 x i8]* @p_str1501)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:398  %empty_171 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1502, [1 x i8]* @p_str1502, i32 1, i32 1, i7* %layer13_out_V_data_1_V, i7* %layer13_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:399  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1503, i32 0, i32 0, [1 x i8]* @p_str1504, [1 x i8]* @p_str1505, [1 x i8]* @p_str1506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1507, [1 x i8]* @p_str1508)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:401  %empty_172 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1509, [1 x i8]* @p_str1509, i32 1, i32 1, i7* %layer13_out_V_data_2_V, i7* %layer13_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="475" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:402  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1510, i32 0, i32 0, [1 x i8]* @p_str1511, [1 x i8]* @p_str1512, [1 x i8]* @p_str1513, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1514, [1 x i8]* @p_str1515)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:404  %empty_173 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1516, [1 x i8]* @p_str1516, i32 1, i32 1, i7* %layer13_out_V_data_3_V, i7* %layer13_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:405  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1517, i32 0, i32 0, [1 x i8]* @p_str1518, [1 x i8]* @p_str1519, [1 x i8]* @p_str1520, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1521, [1 x i8]* @p_str1522)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:407  %empty_174 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1523, [1 x i8]* @p_str1523, i32 1, i32 1, i7* %layer13_out_V_data_4_V, i7* %layer13_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:408  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1524, i32 0, i32 0, [1 x i8]* @p_str1525, [1 x i8]* @p_str1526, [1 x i8]* @p_str1527, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1528, [1 x i8]* @p_str1529)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:410  %empty_175 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1530, [1 x i8]* @p_str1530, i32 1, i32 1, i7* %layer13_out_V_data_5_V, i7* %layer13_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:411  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1531, i32 0, i32 0, [1 x i8]* @p_str1532, [1 x i8]* @p_str1533, [1 x i8]* @p_str1534, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1535, [1 x i8]* @p_str1536)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:413  %empty_176 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1537, [1 x i8]* @p_str1537, i32 1, i32 1, i7* %layer13_out_V_data_6_V, i7* %layer13_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:414  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1538, i32 0, i32 0, [1 x i8]* @p_str1539, [1 x i8]* @p_str1540, [1 x i8]* @p_str1541, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1542, [1 x i8]* @p_str1543)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:416  %empty_177 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1544, [1 x i8]* @p_str1544, i32 1, i32 1, i7* %layer13_out_V_data_7_V, i7* %layer13_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:417  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1545, i32 0, i32 0, [1 x i8]* @p_str1546, [1 x i8]* @p_str1547, [1 x i8]* @p_str1548, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1549, [1 x i8]* @p_str1550)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:419  %empty_178 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1551, [1 x i8]* @p_str1551, i32 1, i32 1, i7* %layer13_out_V_data_8_V, i7* %layer13_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:420  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1552, i32 0, i32 0, [1 x i8]* @p_str1553, [1 x i8]* @p_str1554, [1 x i8]* @p_str1555, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1556, [1 x i8]* @p_str1557)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:422  %empty_179 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1558, [1 x i8]* @p_str1558, i32 1, i32 1, i7* %layer13_out_V_data_9_V, i7* %layer13_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:423  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1559, i32 0, i32 0, [1 x i8]* @p_str1560, [1 x i8]* @p_str1561, [1 x i8]* @p_str1562, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1563, [1 x i8]* @p_str1564)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:425  %empty_180 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1565, [1 x i8]* @p_str1565, i32 1, i32 1, i7* %layer13_out_V_data_10_V, i7* %layer13_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="491" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:426  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1566, i32 0, i32 0, [1 x i8]* @p_str1567, [1 x i8]* @p_str1568, [1 x i8]* @p_str1569, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1570, [1 x i8]* @p_str1571)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="492" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:428  %empty_181 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1572, [1 x i8]* @p_str1572, i32 1, i32 1, i7* %layer13_out_V_data_11_V, i7* %layer13_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:429  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1573, i32 0, i32 0, [1 x i8]* @p_str1574, [1 x i8]* @p_str1575, [1 x i8]* @p_str1576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1577, [1 x i8]* @p_str1578)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:431  %empty_182 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1579, [1 x i8]* @p_str1579, i32 1, i32 1, i7* %layer13_out_V_data_12_V, i7* %layer13_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:432  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1580, i32 0, i32 0, [1 x i8]* @p_str1581, [1 x i8]* @p_str1582, [1 x i8]* @p_str1583, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1584, [1 x i8]* @p_str1585)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:434  %empty_183 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1586, [1 x i8]* @p_str1586, i32 1, i32 1, i7* %layer13_out_V_data_13_V, i7* %layer13_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:435  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1587, i32 0, i32 0, [1 x i8]* @p_str1588, [1 x i8]* @p_str1589, [1 x i8]* @p_str1590, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1591, [1 x i8]* @p_str1592)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:437  %empty_184 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1593, [1 x i8]* @p_str1593, i32 1, i32 1, i7* %layer13_out_V_data_14_V, i7* %layer13_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:438  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1594, i32 0, i32 0, [1 x i8]* @p_str1595, [1 x i8]* @p_str1596, [1 x i8]* @p_str1597, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1598, [1 x i8]* @p_str1599)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:440  %empty_185 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1600, [1 x i8]* @p_str1600, i32 1, i32 1, i7* %layer13_out_V_data_15_V, i7* %layer13_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:441  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1601, i32 0, i32 0, [1 x i8]* @p_str1602, [1 x i8]* @p_str1603, [1 x i8]* @p_str1604, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1605, [1 x i8]* @p_str1606)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:443  %empty_186 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1607, [1 x i8]* @p_str1607, i32 1, i32 1, i7* %layer13_out_V_data_16_V, i7* %layer13_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:444  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1608, i32 0, i32 0, [1 x i8]* @p_str1609, [1 x i8]* @p_str1610, [1 x i8]* @p_str1611, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1612, [1 x i8]* @p_str1613)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:446  %empty_187 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1614, [1 x i8]* @p_str1614, i32 1, i32 1, i7* %layer13_out_V_data_17_V, i7* %layer13_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="505" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:447  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1615, i32 0, i32 0, [1 x i8]* @p_str1616, [1 x i8]* @p_str1617, [1 x i8]* @p_str1618, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1619, [1 x i8]* @p_str1620)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="506" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:449  %empty_188 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1621, [1 x i8]* @p_str1621, i32 1, i32 1, i7* %layer13_out_V_data_18_V, i7* %layer13_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:450  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1622, i32 0, i32 0, [1 x i8]* @p_str1623, [1 x i8]* @p_str1624, [1 x i8]* @p_str1625, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1626, [1 x i8]* @p_str1627)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:452  %empty_189 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1628, [1 x i8]* @p_str1628, i32 1, i32 1, i7* %layer13_out_V_data_19_V, i7* %layer13_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:453  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1629, i32 0, i32 0, [1 x i8]* @p_str1630, [1 x i8]* @p_str1631, [1 x i8]* @p_str1632, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1633, [1 x i8]* @p_str1634)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:455  %empty_190 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1635, [1 x i8]* @p_str1635, i32 1, i32 1, i7* %layer13_out_V_data_20_V, i7* %layer13_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:456  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1636, i32 0, i32 0, [1 x i8]* @p_str1637, [1 x i8]* @p_str1638, [1 x i8]* @p_str1639, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1640, [1 x i8]* @p_str1641)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:458  %empty_191 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1642, [1 x i8]* @p_str1642, i32 1, i32 1, i7* %layer13_out_V_data_21_V, i7* %layer13_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:459  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1643, i32 0, i32 0, [1 x i8]* @p_str1644, [1 x i8]* @p_str1645, [1 x i8]* @p_str1646, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1647, [1 x i8]* @p_str1648)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:461  %empty_192 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1649, [1 x i8]* @p_str1649, i32 1, i32 1, i7* %layer13_out_V_data_22_V, i7* %layer13_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:462  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1650, i32 0, i32 0, [1 x i8]* @p_str1651, [1 x i8]* @p_str1652, [1 x i8]* @p_str1653, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1654, [1 x i8]* @p_str1655)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:464  %empty_193 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1656, [1 x i8]* @p_str1656, i32 1, i32 1, i7* %layer13_out_V_data_23_V, i7* %layer13_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:465  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1657, i32 0, i32 0, [1 x i8]* @p_str1658, [1 x i8]* @p_str1659, [1 x i8]* @p_str1660, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1661, [1 x i8]* @p_str1662)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:467  %empty_194 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1663, [1 x i8]* @p_str1663, i32 1, i32 1, i7* %layer13_out_V_data_24_V, i7* %layer13_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:468  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1664, i32 0, i32 0, [1 x i8]* @p_str1665, [1 x i8]* @p_str1666, [1 x i8]* @p_str1667, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1668, [1 x i8]* @p_str1669)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:470  %empty_195 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1670, [1 x i8]* @p_str1670, i32 1, i32 1, i7* %layer13_out_V_data_25_V, i7* %layer13_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:471  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1671, i32 0, i32 0, [1 x i8]* @p_str1672, [1 x i8]* @p_str1673, [1 x i8]* @p_str1674, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1675, [1 x i8]* @p_str1676)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:473  %empty_196 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1677, [1 x i8]* @p_str1677, i32 1, i32 1, i7* %layer13_out_V_data_26_V, i7* %layer13_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:474  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1678, i32 0, i32 0, [1 x i8]* @p_str1679, [1 x i8]* @p_str1680, [1 x i8]* @p_str1681, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1682, [1 x i8]* @p_str1683)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:476  %empty_197 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1684, [1 x i8]* @p_str1684, i32 1, i32 1, i7* %layer13_out_V_data_27_V, i7* %layer13_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:477  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1685, i32 0, i32 0, [1 x i8]* @p_str1686, [1 x i8]* @p_str1687, [1 x i8]* @p_str1688, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1689, [1 x i8]* @p_str1690)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:479  %empty_198 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1691, [1 x i8]* @p_str1691, i32 1, i32 1, i7* %layer13_out_V_data_28_V, i7* %layer13_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:480  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1692, i32 0, i32 0, [1 x i8]* @p_str1693, [1 x i8]* @p_str1694, [1 x i8]* @p_str1695, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1696, [1 x i8]* @p_str1697)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:482  %empty_199 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1698, [1 x i8]* @p_str1698, i32 1, i32 1, i7* %layer13_out_V_data_29_V, i7* %layer13_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:483  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1699, i32 0, i32 0, [1 x i8]* @p_str1700, [1 x i8]* @p_str1701, [1 x i8]* @p_str1702, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1703, [1 x i8]* @p_str1704)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:485  %empty_200 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1705, [1 x i8]* @p_str1705, i32 1, i32 1, i7* %layer13_out_V_data_30_V, i7* %layer13_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="531" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:486  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1706, i32 0, i32 0, [1 x i8]* @p_str1707, [1 x i8]* @p_str1708, [1 x i8]* @p_str1709, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1710, [1 x i8]* @p_str1711)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="532" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:488  %empty_201 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1712, [1 x i8]* @p_str1712, i32 1, i32 1, i7* %layer13_out_V_data_31_V, i7* %layer13_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="533" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:489  call void (...)* @_ssdm_op_SpecInterface(i7* %layer13_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1713, i32 0, i32 0, [1 x i8]* @p_str1714, [1 x i8]* @p_str1715, [1 x i8]* @p_str1716, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1717, [1 x i8]* @p_str1718)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="534" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:491  %empty_202 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1719, [1 x i8]* @p_str1719, i32 1, i32 1, i16* %layer14_out_V_data_0_V, i16* %layer14_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="535" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:492  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1720, i32 0, i32 0, [1 x i8]* @p_str1721, [1 x i8]* @p_str1722, [1 x i8]* @p_str1723, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1724, [1 x i8]* @p_str1725)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="536" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:494  %empty_203 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1726, [1 x i8]* @p_str1726, i32 1, i32 1, i16* %layer14_out_V_data_1_V, i16* %layer14_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="537" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:495  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1727, i32 0, i32 0, [1 x i8]* @p_str1728, [1 x i8]* @p_str1729, [1 x i8]* @p_str1730, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1731, [1 x i8]* @p_str1732)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="538" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:497  %empty_204 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1733, [1 x i8]* @p_str1733, i32 1, i32 1, i16* %layer14_out_V_data_2_V, i16* %layer14_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="539" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:498  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1734, i32 0, i32 0, [1 x i8]* @p_str1735, [1 x i8]* @p_str1736, [1 x i8]* @p_str1737, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1738, [1 x i8]* @p_str1739)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="540" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:500  %empty_205 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1740, [1 x i8]* @p_str1740, i32 1, i32 1, i16* %layer14_out_V_data_3_V, i16* %layer14_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="541" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:501  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1741, i32 0, i32 0, [1 x i8]* @p_str1742, [1 x i8]* @p_str1743, [1 x i8]* @p_str1744, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1745, [1 x i8]* @p_str1746)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="542" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:503  %empty_206 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer14_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1747, [1 x i8]* @p_str1747, i32 1, i32 1, i16* %layer14_out_V_data_4_V, i16* %layer14_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="543" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:504  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1748, i32 0, i32 0, [1 x i8]* @p_str1749, [1 x i8]* @p_str1750, [1 x i8]* @p_str1751, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1752, [1 x i8]* @p_str1753)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="544" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:505  call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_input_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="545" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:506  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="546" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:507  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="547" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:508  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="548" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:509  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="549" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:510  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_V_data_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="550" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:511  call fastcc void @Block__proc(i16* %const_size_in_1, i16* %const_size_out_1)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="551" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0">
<![CDATA[
codeRepl:522  ret void

]]></Node>
<StgValue><ssdm name="ret_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
